
digitalMultimeter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c25c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000638  0800c400  0800c400  0000d400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca38  0800ca38  0000e1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca38  0800ca38  0000da38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca40  0800ca40  0000e1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca40  0800ca40  0000da40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ca44  0800ca44  0000da44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800ca48  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c9c  200001e8  0800cc30  0000e1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004e84  0800cc30  0000ee84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b855  00000000  00000000  0000e218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b79  00000000  00000000  00029a6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001970  00000000  00000000  0002d5e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013e4  00000000  00000000  0002ef58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005393  00000000  00000000  0003033c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c711  00000000  00000000  000356cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a84d3  00000000  00000000  00051de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa2b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008178  00000000  00000000  000fa2f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  00102470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c3e4 	.word	0x0800c3e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800c3e4 	.word	0x0800c3e4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000ffe:	4a38      	ldr	r2, [pc, #224]	@ (80010e0 <HD44780_Init+0xec>)
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8001004:	4b37      	ldr	r3, [pc, #220]	@ (80010e4 <HD44780_Init+0xf0>)
 8001006:	2208      	movs	r2, #8
 8001008:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 800100a:	4b37      	ldr	r3, [pc, #220]	@ (80010e8 <HD44780_Init+0xf4>)
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8001010:	4b33      	ldr	r3, [pc, #204]	@ (80010e0 <HD44780_Init+0xec>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d907      	bls.n	8001028 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8001018:	4b33      	ldr	r3, [pc, #204]	@ (80010e8 <HD44780_Init+0xf4>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	f043 0308 	orr.w	r3, r3, #8
 8001020:	b2da      	uxtb	r2, r3
 8001022:	4b31      	ldr	r3, [pc, #196]	@ (80010e8 <HD44780_Init+0xf4>)
 8001024:	701a      	strb	r2, [r3, #0]
 8001026:	e006      	b.n	8001036 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8001028:	4b2f      	ldr	r3, [pc, #188]	@ (80010e8 <HD44780_Init+0xf4>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	f043 0304 	orr.w	r3, r3, #4
 8001030:	b2da      	uxtb	r2, r3
 8001032:	4b2d      	ldr	r3, [pc, #180]	@ (80010e8 <HD44780_Init+0xf4>)
 8001034:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8001036:	f000 f985 	bl	8001344 <DelayInit>
  HAL_Delay(50);
 800103a:	2032      	movs	r0, #50	@ 0x32
 800103c:	f001 f910 	bl	8002260 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8001040:	4b28      	ldr	r3, [pc, #160]	@ (80010e4 <HD44780_Init+0xf0>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4618      	mov	r0, r3
 8001046:	f000 f943 	bl	80012d0 <ExpanderWrite>
  HAL_Delay(1000);
 800104a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800104e:	f001 f907 	bl	8002260 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8001052:	2030      	movs	r0, #48	@ 0x30
 8001054:	f000 f92b 	bl	80012ae <Write4Bits>
  DelayUS(4500);
 8001058:	f241 1094 	movw	r0, #4500	@ 0x1194
 800105c:	f000 f99c 	bl	8001398 <DelayUS>

  Write4Bits(0x03 << 4);
 8001060:	2030      	movs	r0, #48	@ 0x30
 8001062:	f000 f924 	bl	80012ae <Write4Bits>
  DelayUS(4500);
 8001066:	f241 1094 	movw	r0, #4500	@ 0x1194
 800106a:	f000 f995 	bl	8001398 <DelayUS>

  Write4Bits(0x03 << 4);
 800106e:	2030      	movs	r0, #48	@ 0x30
 8001070:	f000 f91d 	bl	80012ae <Write4Bits>
  DelayUS(4500);
 8001074:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001078:	f000 f98e 	bl	8001398 <DelayUS>

  Write4Bits(0x02 << 4);
 800107c:	2020      	movs	r0, #32
 800107e:	f000 f916 	bl	80012ae <Write4Bits>
  DelayUS(100);
 8001082:	2064      	movs	r0, #100	@ 0x64
 8001084:	f000 f988 	bl	8001398 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001088:	4b17      	ldr	r3, [pc, #92]	@ (80010e8 <HD44780_Init+0xf4>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	f043 0320 	orr.w	r3, r3, #32
 8001090:	b2db      	uxtb	r3, r3
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f8ce 	bl	8001234 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001098:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <HD44780_Init+0xf8>)
 800109a:	2204      	movs	r2, #4
 800109c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 800109e:	f000 f875 	bl	800118c <HD44780_Display>
  HD44780_Clear();
 80010a2:	f000 f82b 	bl	80010fc <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80010a6:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <HD44780_Init+0xfc>)
 80010a8:	2202      	movs	r2, #2
 80010aa:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 80010ac:	4b10      	ldr	r3, [pc, #64]	@ (80010f0 <HD44780_Init+0xfc>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	f043 0304 	orr.w	r3, r3, #4
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 f8bc 	bl	8001234 <SendCommand>
  DelayUS(4500);
 80010bc:	f241 1094 	movw	r0, #4500	@ 0x1194
 80010c0:	f000 f96a 	bl	8001398 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 80010c4:	490b      	ldr	r1, [pc, #44]	@ (80010f4 <HD44780_Init+0x100>)
 80010c6:	2000      	movs	r0, #0
 80010c8:	f000 f876 	bl	80011b8 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 80010cc:	490a      	ldr	r1, [pc, #40]	@ (80010f8 <HD44780_Init+0x104>)
 80010ce:	2001      	movs	r0, #1
 80010d0:	f000 f872 	bl	80011b8 <HD44780_CreateSpecialChar>

  HD44780_Home();
 80010d4:	f000 f81d 	bl	8001112 <HD44780_Home>
}
 80010d8:	bf00      	nop
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000207 	.word	0x20000207
 80010e4:	20000208 	.word	0x20000208
 80010e8:	20000204 	.word	0x20000204
 80010ec:	20000205 	.word	0x20000205
 80010f0:	20000206 	.word	0x20000206
 80010f4:	20000000 	.word	0x20000000
 80010f8:	20000008 	.word	0x20000008

080010fc <HD44780_Clear>:

void HD44780_Clear()
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8001100:	2001      	movs	r0, #1
 8001102:	f000 f897 	bl	8001234 <SendCommand>
  DelayUS(2000);
 8001106:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800110a:	f000 f945 	bl	8001398 <DelayUS>
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}

08001112 <HD44780_Home>:

void HD44780_Home()
{
 8001112:	b580      	push	{r7, lr}
 8001114:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8001116:	2002      	movs	r0, #2
 8001118:	f000 f88c 	bl	8001234 <SendCommand>
  DelayUS(2000);
 800111c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001120:	f000 f93a 	bl	8001398 <DelayUS>
}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}

08001128 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001128:	b590      	push	{r4, r7, lr}
 800112a:	b087      	sub	sp, #28
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	460a      	mov	r2, r1
 8001132:	71fb      	strb	r3, [r7, #7]
 8001134:	4613      	mov	r3, r2
 8001136:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001138:	4b12      	ldr	r3, [pc, #72]	@ (8001184 <HD44780_SetCursor+0x5c>)
 800113a:	f107 0408 	add.w	r4, r7, #8
 800113e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001140:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001144:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <HD44780_SetCursor+0x60>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	79ba      	ldrb	r2, [r7, #6]
 800114a:	429a      	cmp	r2, r3
 800114c:	d303      	bcc.n	8001156 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 800114e:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <HD44780_SetCursor+0x60>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	3b01      	subs	r3, #1
 8001154:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001156:	79bb      	ldrb	r3, [r7, #6]
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	3318      	adds	r3, #24
 800115c:	443b      	add	r3, r7
 800115e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001162:	b2da      	uxtb	r2, r3
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	4413      	add	r3, r2
 8001168:	b2db      	uxtb	r3, r3
 800116a:	b25b      	sxtb	r3, r3
 800116c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001170:	b25b      	sxtb	r3, r3
 8001172:	b2db      	uxtb	r3, r3
 8001174:	4618      	mov	r0, r3
 8001176:	f000 f85d 	bl	8001234 <SendCommand>
}
 800117a:	bf00      	nop
 800117c:	371c      	adds	r7, #28
 800117e:	46bd      	mov	sp, r7
 8001180:	bd90      	pop	{r4, r7, pc}
 8001182:	bf00      	nop
 8001184:	0800c400 	.word	0x0800c400
 8001188:	20000207 	.word	0x20000207

0800118c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001190:	4b08      	ldr	r3, [pc, #32]	@ (80011b4 <HD44780_Display+0x28>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	f043 0304 	orr.w	r3, r3, #4
 8001198:	b2da      	uxtb	r2, r3
 800119a:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <HD44780_Display+0x28>)
 800119c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 800119e:	4b05      	ldr	r3, [pc, #20]	@ (80011b4 <HD44780_Display+0x28>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	f043 0308 	orr.w	r3, r3, #8
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	4618      	mov	r0, r3
 80011aa:	f000 f843 	bl	8001234 <SendCommand>
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000205 	.word	0x20000205

080011b8 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	6039      	str	r1, [r7, #0]
 80011c2:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	f003 0307 	and.w	r3, r3, #7
 80011ca:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	00db      	lsls	r3, r3, #3
 80011d0:	b25b      	sxtb	r3, r3
 80011d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011d6:	b25b      	sxtb	r3, r3
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	4618      	mov	r0, r3
 80011dc:	f000 f82a 	bl	8001234 <SendCommand>
  for (int i=0; i<8; i++)
 80011e0:	2300      	movs	r3, #0
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	e009      	b.n	80011fa <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	683a      	ldr	r2, [r7, #0]
 80011ea:	4413      	add	r3, r2
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f000 f82e 	bl	8001250 <SendChar>
  for (int i=0; i<8; i++)
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	3301      	adds	r3, #1
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2b07      	cmp	r3, #7
 80011fe:	ddf2      	ble.n	80011e6 <HD44780_CreateSpecialChar+0x2e>
  }
}
 8001200:	bf00      	nop
 8001202:	bf00      	nop
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 800120a:	b580      	push	{r7, lr}
 800120c:	b082      	sub	sp, #8
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8001212:	e006      	b.n	8001222 <HD44780_PrintStr+0x18>
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	1c5a      	adds	r2, r3, #1
 8001218:	607a      	str	r2, [r7, #4]
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	4618      	mov	r0, r3
 800121e:	f000 f817 	bl	8001250 <SendChar>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d1f4      	bne.n	8001214 <HD44780_PrintStr+0xa>
}
 800122a:	bf00      	nop
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	2100      	movs	r1, #0
 8001242:	4618      	mov	r0, r3
 8001244:	f000 f812 	bl	800126c <Send>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <SendChar>:

static void SendChar(uint8_t ch)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	2101      	movs	r1, #1
 800125e:	4618      	mov	r0, r3
 8001260:	f000 f804 	bl	800126c <Send>
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	460a      	mov	r2, r1
 8001276:	71fb      	strb	r3, [r7, #7]
 8001278:	4613      	mov	r3, r2
 800127a:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	f023 030f 	bic.w	r3, r3, #15
 8001282:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	011b      	lsls	r3, r3, #4
 8001288:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800128a:	7bfa      	ldrb	r2, [r7, #15]
 800128c:	79bb      	ldrb	r3, [r7, #6]
 800128e:	4313      	orrs	r3, r2
 8001290:	b2db      	uxtb	r3, r3
 8001292:	4618      	mov	r0, r3
 8001294:	f000 f80b 	bl	80012ae <Write4Bits>
  Write4Bits((lownib)|mode);
 8001298:	7bba      	ldrb	r2, [r7, #14]
 800129a:	79bb      	ldrb	r3, [r7, #6]
 800129c:	4313      	orrs	r3, r2
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 f804 	bl	80012ae <Write4Bits>
}
 80012a6:	bf00      	nop
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b082      	sub	sp, #8
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	4603      	mov	r3, r0
 80012b6:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 f808 	bl	80012d0 <ExpanderWrite>
  PulseEnable(value);
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 f820 	bl	8001308 <PulseEnable>
}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af02      	add	r7, sp, #8
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80012da:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <ExpanderWrite+0x30>)
 80012dc:	781a      	ldrb	r2, [r3, #0]
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80012e6:	f107 020f 	add.w	r2, r7, #15
 80012ea:	230a      	movs	r3, #10
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	2301      	movs	r3, #1
 80012f0:	214e      	movs	r1, #78	@ 0x4e
 80012f2:	4804      	ldr	r0, [pc, #16]	@ (8001304 <ExpanderWrite+0x34>)
 80012f4:	f001 ff62 	bl	80031bc <HAL_I2C_Master_Transmit>
}
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000208 	.word	0x20000208
 8001304:	20000294 	.word	0x20000294

08001308 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	f043 0304 	orr.w	r3, r3, #4
 8001318:	b2db      	uxtb	r3, r3
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff ffd8 	bl	80012d0 <ExpanderWrite>
  DelayUS(20);
 8001320:	2014      	movs	r0, #20
 8001322:	f000 f839 	bl	8001398 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	f023 0304 	bic.w	r3, r3, #4
 800132c:	b2db      	uxtb	r3, r3
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff ffce 	bl	80012d0 <ExpanderWrite>
  DelayUS(20);
 8001334:	2014      	movs	r0, #20
 8001336:	f000 f82f 	bl	8001398 <DelayUS>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <DelayInit>:

static void DelayInit(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <DelayInit+0x4c>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	4a10      	ldr	r2, [pc, #64]	@ (8001390 <DelayInit+0x4c>)
 800134e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001352:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001354:	4b0e      	ldr	r3, [pc, #56]	@ (8001390 <DelayInit+0x4c>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	4a0d      	ldr	r2, [pc, #52]	@ (8001390 <DelayInit+0x4c>)
 800135a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800135e:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001360:	4b0c      	ldr	r3, [pc, #48]	@ (8001394 <DelayInit+0x50>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a0b      	ldr	r2, [pc, #44]	@ (8001394 <DelayInit+0x50>)
 8001366:	f023 0301 	bic.w	r3, r3, #1
 800136a:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800136c:	4b09      	ldr	r3, [pc, #36]	@ (8001394 <DelayInit+0x50>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a08      	ldr	r2, [pc, #32]	@ (8001394 <DelayInit+0x50>)
 8001372:	f043 0301 	orr.w	r3, r3, #1
 8001376:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001378:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <DelayInit+0x50>)
 800137a:	2200      	movs	r2, #0
 800137c:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800137e:	bf00      	nop
  __ASM volatile ("NOP");
 8001380:	bf00      	nop
  __ASM volatile ("NOP");
 8001382:	bf00      	nop
}
 8001384:	bf00      	nop
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	e000edf0 	.word	0xe000edf0
 8001394:	e0001000 	.word	0xe0001000

08001398 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001398:	b480      	push	{r7}
 800139a:	b087      	sub	sp, #28
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 80013a0:	4b0e      	ldr	r3, [pc, #56]	@ (80013dc <DelayUS+0x44>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a0e      	ldr	r2, [pc, #56]	@ (80013e0 <DelayUS+0x48>)
 80013a6:	fba2 2303 	umull	r2, r3, r2, r3
 80013aa:	0c9a      	lsrs	r2, r3, #18
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	fb02 f303 	mul.w	r3, r2, r3
 80013b2:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80013b4:	4b0b      	ldr	r3, [pc, #44]	@ (80013e4 <DelayUS+0x4c>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80013ba:	4b0a      	ldr	r3, [pc, #40]	@ (80013e4 <DelayUS+0x4c>)
 80013bc:	685a      	ldr	r2, [r3, #4]
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	697a      	ldr	r2, [r7, #20]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d8f6      	bhi.n	80013ba <DelayUS+0x22>
}
 80013cc:	bf00      	nop
 80013ce:	bf00      	nop
 80013d0:	371c      	adds	r7, #28
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	20000010 	.word	0x20000010
 80013e0:	431bde83 	.word	0x431bde83
 80013e4:	e0001000 	.word	0xe0001000

080013e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ec:	f000 fef6 	bl	80021dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013f0:	f000 f87a 	bl	80014e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f4:	f000 f9b6 	bl	8001764 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013f8:	f000 f98a 	bl	8001710 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80013fc:	f000 f930 	bl	8001660 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001400:	f000 f8dc 	bl	80015bc <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001404:	f000 f95a 	bl	80016bc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001408:	f003 fc78 	bl	8004cfc <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of voltQueue */
  voltQueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &voltQueue_attributes);
 800140c:	4a21      	ldr	r2, [pc, #132]	@ (8001494 <main+0xac>)
 800140e:	2102      	movs	r1, #2
 8001410:	2010      	movs	r0, #16
 8001412:	f003 fdac 	bl	8004f6e <osMessageQueueNew>
 8001416:	4603      	mov	r3, r0
 8001418:	4a1f      	ldr	r2, [pc, #124]	@ (8001498 <main+0xb0>)
 800141a:	6013      	str	r3, [r2, #0]

  /* creation of queueAmper */
  queueAmperHandle = osMessageQueueNew (16, sizeof(uint16_t), &queueAmper_attributes);
 800141c:	4a1f      	ldr	r2, [pc, #124]	@ (800149c <main+0xb4>)
 800141e:	2102      	movs	r1, #2
 8001420:	2010      	movs	r0, #16
 8001422:	f003 fda4 	bl	8004f6e <osMessageQueueNew>
 8001426:	4603      	mov	r3, r0
 8001428:	4a1d      	ldr	r2, [pc, #116]	@ (80014a0 <main+0xb8>)
 800142a:	6013      	str	r3, [r2, #0]

  /* creation of queueOhm */
  queueOhmHandle = osMessageQueueNew (16, sizeof(uint16_t), &queueOhm_attributes);
 800142c:	4a1d      	ldr	r2, [pc, #116]	@ (80014a4 <main+0xbc>)
 800142e:	2102      	movs	r1, #2
 8001430:	2010      	movs	r0, #16
 8001432:	f003 fd9c 	bl	8004f6e <osMessageQueueNew>
 8001436:	4603      	mov	r3, r0
 8001438:	4a1b      	ldr	r2, [pc, #108]	@ (80014a8 <main+0xc0>)
 800143a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of voltMeter */
  voltMeterHandle = osThreadNew(StartVoltMeter, NULL, &voltMeter_attributes);
 800143c:	4a1b      	ldr	r2, [pc, #108]	@ (80014ac <main+0xc4>)
 800143e:	2100      	movs	r1, #0
 8001440:	481b      	ldr	r0, [pc, #108]	@ (80014b0 <main+0xc8>)
 8001442:	f003 fca5 	bl	8004d90 <osThreadNew>
 8001446:	4603      	mov	r3, r0
 8001448:	4a1a      	ldr	r2, [pc, #104]	@ (80014b4 <main+0xcc>)
 800144a:	6013      	str	r3, [r2, #0]

  /* creation of amperMeter */
  amperMeterHandle = osThreadNew(StartAmperMeter, NULL, &amperMeter_attributes);
 800144c:	4a1a      	ldr	r2, [pc, #104]	@ (80014b8 <main+0xd0>)
 800144e:	2100      	movs	r1, #0
 8001450:	481a      	ldr	r0, [pc, #104]	@ (80014bc <main+0xd4>)
 8001452:	f003 fc9d 	bl	8004d90 <osThreadNew>
 8001456:	4603      	mov	r3, r0
 8001458:	4a19      	ldr	r2, [pc, #100]	@ (80014c0 <main+0xd8>)
 800145a:	6013      	str	r3, [r2, #0]

  /* creation of ohmmeter */
  ohmmeterHandle = osThreadNew(StartOhmMeter, NULL, &ohmmeter_attributes);
 800145c:	4a19      	ldr	r2, [pc, #100]	@ (80014c4 <main+0xdc>)
 800145e:	2100      	movs	r1, #0
 8001460:	4819      	ldr	r0, [pc, #100]	@ (80014c8 <main+0xe0>)
 8001462:	f003 fc95 	bl	8004d90 <osThreadNew>
 8001466:	4603      	mov	r3, r0
 8001468:	4a18      	ldr	r2, [pc, #96]	@ (80014cc <main+0xe4>)
 800146a:	6013      	str	r3, [r2, #0]

  /* creation of defaultPrint */
  defaultPrintHandle = osThreadNew(StartPrint, NULL, &defaultPrint_attributes);
 800146c:	4a18      	ldr	r2, [pc, #96]	@ (80014d0 <main+0xe8>)
 800146e:	2100      	movs	r1, #0
 8001470:	4818      	ldr	r0, [pc, #96]	@ (80014d4 <main+0xec>)
 8001472:	f003 fc8d 	bl	8004d90 <osThreadNew>
 8001476:	4603      	mov	r3, r0
 8001478:	4a17      	ldr	r2, [pc, #92]	@ (80014d8 <main+0xf0>)
 800147a:	6013      	str	r3, [r2, #0]

  /* creation of adcAcquire */
  adcAcquireHandle = osThreadNew(StartADC, NULL, &adcAcquire_attributes);
 800147c:	4a17      	ldr	r2, [pc, #92]	@ (80014dc <main+0xf4>)
 800147e:	2100      	movs	r1, #0
 8001480:	4817      	ldr	r0, [pc, #92]	@ (80014e0 <main+0xf8>)
 8001482:	f003 fc85 	bl	8004d90 <osThreadNew>
 8001486:	4603      	mov	r3, r0
 8001488:	4a16      	ldr	r2, [pc, #88]	@ (80014e4 <main+0xfc>)
 800148a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800148c:	f003 fc5a 	bl	8004d44 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <main+0xa8>
 8001494:	0800c5a8 	.word	0x0800c5a8
 8001498:	2000038c 	.word	0x2000038c
 800149c:	0800c5c0 	.word	0x0800c5c0
 80014a0:	20000390 	.word	0x20000390
 80014a4:	0800c5d8 	.word	0x0800c5d8
 80014a8:	20000394 	.word	0x20000394
 80014ac:	0800c4f4 	.word	0x0800c4f4
 80014b0:	08001959 	.word	0x08001959
 80014b4:	20000378 	.word	0x20000378
 80014b8:	0800c518 	.word	0x0800c518
 80014bc:	080019e5 	.word	0x080019e5
 80014c0:	2000037c 	.word	0x2000037c
 80014c4:	0800c53c 	.word	0x0800c53c
 80014c8:	08001a71 	.word	0x08001a71
 80014cc:	20000380 	.word	0x20000380
 80014d0:	0800c560 	.word	0x0800c560
 80014d4:	08001afd 	.word	0x08001afd
 80014d8:	20000384 	.word	0x20000384
 80014dc:	0800c584 	.word	0x0800c584
 80014e0:	08001b69 	.word	0x08001b69
 80014e4:	20000388 	.word	0x20000388

080014e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b094      	sub	sp, #80	@ 0x50
 80014ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ee:	f107 0320 	add.w	r3, r7, #32
 80014f2:	2230      	movs	r2, #48	@ 0x30
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f007 fb9b 	bl	8008c32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014fc:	f107 030c 	add.w	r3, r7, #12
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	605a      	str	r2, [r3, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	60da      	str	r2, [r3, #12]
 800150a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800150c:	2300      	movs	r3, #0
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	4b28      	ldr	r3, [pc, #160]	@ (80015b4 <SystemClock_Config+0xcc>)
 8001512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001514:	4a27      	ldr	r2, [pc, #156]	@ (80015b4 <SystemClock_Config+0xcc>)
 8001516:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800151a:	6413      	str	r3, [r2, #64]	@ 0x40
 800151c:	4b25      	ldr	r3, [pc, #148]	@ (80015b4 <SystemClock_Config+0xcc>)
 800151e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001528:	2300      	movs	r3, #0
 800152a:	607b      	str	r3, [r7, #4]
 800152c:	4b22      	ldr	r3, [pc, #136]	@ (80015b8 <SystemClock_Config+0xd0>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001534:	4a20      	ldr	r2, [pc, #128]	@ (80015b8 <SystemClock_Config+0xd0>)
 8001536:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800153a:	6013      	str	r3, [r2, #0]
 800153c:	4b1e      	ldr	r3, [pc, #120]	@ (80015b8 <SystemClock_Config+0xd0>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001544:	607b      	str	r3, [r7, #4]
 8001546:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001548:	2302      	movs	r3, #2
 800154a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800154c:	2301      	movs	r3, #1
 800154e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001550:	2310      	movs	r3, #16
 8001552:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001554:	2302      	movs	r3, #2
 8001556:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001558:	2300      	movs	r3, #0
 800155a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800155c:	2308      	movs	r3, #8
 800155e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001560:	2354      	movs	r3, #84	@ 0x54
 8001562:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001564:	2302      	movs	r3, #2
 8001566:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001568:	2307      	movs	r3, #7
 800156a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800156c:	f107 0320 	add.w	r3, r7, #32
 8001570:	4618      	mov	r0, r3
 8001572:	f002 f97d 	bl	8003870 <HAL_RCC_OscConfig>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800157c:	f000 fb39 	bl	8001bf2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001580:	230f      	movs	r3, #15
 8001582:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001584:	2302      	movs	r3, #2
 8001586:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800158c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001590:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001592:	2300      	movs	r3, #0
 8001594:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001596:	f107 030c 	add.w	r3, r7, #12
 800159a:	2102      	movs	r1, #2
 800159c:	4618      	mov	r0, r3
 800159e:	f002 fbdf 	bl	8003d60 <HAL_RCC_ClockConfig>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80015a8:	f000 fb23 	bl	8001bf2 <Error_Handler>
  }
}
 80015ac:	bf00      	nop
 80015ae:	3750      	adds	r7, #80	@ 0x50
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40007000 	.word	0x40007000

080015bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015c2:	463b      	mov	r3, r7
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015ce:	4b21      	ldr	r3, [pc, #132]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015d0:	4a21      	ldr	r2, [pc, #132]	@ (8001658 <MX_ADC1_Init+0x9c>)
 80015d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80015da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015de:	2200      	movs	r2, #0
 80015e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015ee:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015f6:	4b17      	ldr	r3, [pc, #92]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015fc:	4b15      	ldr	r3, [pc, #84]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015fe:	4a17      	ldr	r2, [pc, #92]	@ (800165c <MX_ADC1_Init+0xa0>)
 8001600:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001602:	4b14      	ldr	r3, [pc, #80]	@ (8001654 <MX_ADC1_Init+0x98>)
 8001604:	2200      	movs	r2, #0
 8001606:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001608:	4b12      	ldr	r3, [pc, #72]	@ (8001654 <MX_ADC1_Init+0x98>)
 800160a:	2201      	movs	r2, #1
 800160c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800160e:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <MX_ADC1_Init+0x98>)
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001616:	4b0f      	ldr	r3, [pc, #60]	@ (8001654 <MX_ADC1_Init+0x98>)
 8001618:	2201      	movs	r2, #1
 800161a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800161c:	480d      	ldr	r0, [pc, #52]	@ (8001654 <MX_ADC1_Init+0x98>)
 800161e:	f000 fe43 	bl	80022a8 <HAL_ADC_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001628:	f000 fae3 	bl	8001bf2 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800162c:	2300      	movs	r3, #0
 800162e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001630:	2301      	movs	r3, #1
 8001632:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001634:	2300      	movs	r3, #0
 8001636:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001638:	463b      	mov	r3, r7
 800163a:	4619      	mov	r1, r3
 800163c:	4805      	ldr	r0, [pc, #20]	@ (8001654 <MX_ADC1_Init+0x98>)
 800163e:	f000 ffc3 	bl	80025c8 <HAL_ADC_ConfigChannel>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001648:	f000 fad3 	bl	8001bf2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	2000024c 	.word	0x2000024c
 8001658:	40012000 	.word	0x40012000
 800165c:	0f000001 	.word	0x0f000001

08001660 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001664:	4b12      	ldr	r3, [pc, #72]	@ (80016b0 <MX_I2C1_Init+0x50>)
 8001666:	4a13      	ldr	r2, [pc, #76]	@ (80016b4 <MX_I2C1_Init+0x54>)
 8001668:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800166a:	4b11      	ldr	r3, [pc, #68]	@ (80016b0 <MX_I2C1_Init+0x50>)
 800166c:	4a12      	ldr	r2, [pc, #72]	@ (80016b8 <MX_I2C1_Init+0x58>)
 800166e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001670:	4b0f      	ldr	r3, [pc, #60]	@ (80016b0 <MX_I2C1_Init+0x50>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001676:	4b0e      	ldr	r3, [pc, #56]	@ (80016b0 <MX_I2C1_Init+0x50>)
 8001678:	2200      	movs	r2, #0
 800167a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800167c:	4b0c      	ldr	r3, [pc, #48]	@ (80016b0 <MX_I2C1_Init+0x50>)
 800167e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001682:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001684:	4b0a      	ldr	r3, [pc, #40]	@ (80016b0 <MX_I2C1_Init+0x50>)
 8001686:	2200      	movs	r2, #0
 8001688:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800168a:	4b09      	ldr	r3, [pc, #36]	@ (80016b0 <MX_I2C1_Init+0x50>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001690:	4b07      	ldr	r3, [pc, #28]	@ (80016b0 <MX_I2C1_Init+0x50>)
 8001692:	2200      	movs	r2, #0
 8001694:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001696:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <MX_I2C1_Init+0x50>)
 8001698:	2200      	movs	r2, #0
 800169a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800169c:	4804      	ldr	r0, [pc, #16]	@ (80016b0 <MX_I2C1_Init+0x50>)
 800169e:	f001 fc49 	bl	8002f34 <HAL_I2C_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016a8:	f000 faa3 	bl	8001bf2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000294 	.word	0x20000294
 80016b4:	40005400 	.word	0x40005400
 80016b8:	000186a0 	.word	0x000186a0

080016bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016c0:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <MX_USART1_UART_Init+0x4c>)
 80016c2:	4a12      	ldr	r2, [pc, #72]	@ (800170c <MX_USART1_UART_Init+0x50>)
 80016c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80016c6:	4b10      	ldr	r3, [pc, #64]	@ (8001708 <MX_USART1_UART_Init+0x4c>)
 80016c8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80016cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001708 <MX_USART1_UART_Init+0x4c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001708 <MX_USART1_UART_Init+0x4c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016da:	4b0b      	ldr	r3, [pc, #44]	@ (8001708 <MX_USART1_UART_Init+0x4c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016e0:	4b09      	ldr	r3, [pc, #36]	@ (8001708 <MX_USART1_UART_Init+0x4c>)
 80016e2:	220c      	movs	r2, #12
 80016e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016e6:	4b08      	ldr	r3, [pc, #32]	@ (8001708 <MX_USART1_UART_Init+0x4c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016ec:	4b06      	ldr	r3, [pc, #24]	@ (8001708 <MX_USART1_UART_Init+0x4c>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016f2:	4805      	ldr	r0, [pc, #20]	@ (8001708 <MX_USART1_UART_Init+0x4c>)
 80016f4:	f002 fffa 	bl	80046ec <HAL_UART_Init>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016fe:	f000 fa78 	bl	8001bf2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	200002e8 	.word	0x200002e8
 800170c:	40011000 	.word	0x40011000

08001710 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001714:	4b11      	ldr	r3, [pc, #68]	@ (800175c <MX_USART2_UART_Init+0x4c>)
 8001716:	4a12      	ldr	r2, [pc, #72]	@ (8001760 <MX_USART2_UART_Init+0x50>)
 8001718:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800171a:	4b10      	ldr	r3, [pc, #64]	@ (800175c <MX_USART2_UART_Init+0x4c>)
 800171c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001720:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001722:	4b0e      	ldr	r3, [pc, #56]	@ (800175c <MX_USART2_UART_Init+0x4c>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001728:	4b0c      	ldr	r3, [pc, #48]	@ (800175c <MX_USART2_UART_Init+0x4c>)
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800172e:	4b0b      	ldr	r3, [pc, #44]	@ (800175c <MX_USART2_UART_Init+0x4c>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001734:	4b09      	ldr	r3, [pc, #36]	@ (800175c <MX_USART2_UART_Init+0x4c>)
 8001736:	220c      	movs	r2, #12
 8001738:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173a:	4b08      	ldr	r3, [pc, #32]	@ (800175c <MX_USART2_UART_Init+0x4c>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001740:	4b06      	ldr	r3, [pc, #24]	@ (800175c <MX_USART2_UART_Init+0x4c>)
 8001742:	2200      	movs	r2, #0
 8001744:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001746:	4805      	ldr	r0, [pc, #20]	@ (800175c <MX_USART2_UART_Init+0x4c>)
 8001748:	f002 ffd0 	bl	80046ec <HAL_UART_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001752:	f000 fa4e 	bl	8001bf2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000330 	.word	0x20000330
 8001760:	40004400 	.word	0x40004400

08001764 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08a      	sub	sp, #40	@ 0x28
 8001768:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176a:	f107 0314 	add.w	r3, r7, #20
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
 8001778:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	613b      	str	r3, [r7, #16]
 800177e:	4b49      	ldr	r3, [pc, #292]	@ (80018a4 <MX_GPIO_Init+0x140>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	4a48      	ldr	r2, [pc, #288]	@ (80018a4 <MX_GPIO_Init+0x140>)
 8001784:	f043 0304 	orr.w	r3, r3, #4
 8001788:	6313      	str	r3, [r2, #48]	@ 0x30
 800178a:	4b46      	ldr	r3, [pc, #280]	@ (80018a4 <MX_GPIO_Init+0x140>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	f003 0304 	and.w	r3, r3, #4
 8001792:	613b      	str	r3, [r7, #16]
 8001794:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	4b42      	ldr	r3, [pc, #264]	@ (80018a4 <MX_GPIO_Init+0x140>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a41      	ldr	r2, [pc, #260]	@ (80018a4 <MX_GPIO_Init+0x140>)
 80017a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b3f      	ldr	r3, [pc, #252]	@ (80018a4 <MX_GPIO_Init+0x140>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	60bb      	str	r3, [r7, #8]
 80017b6:	4b3b      	ldr	r3, [pc, #236]	@ (80018a4 <MX_GPIO_Init+0x140>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	4a3a      	ldr	r2, [pc, #232]	@ (80018a4 <MX_GPIO_Init+0x140>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c2:	4b38      	ldr	r3, [pc, #224]	@ (80018a4 <MX_GPIO_Init+0x140>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	60bb      	str	r3, [r7, #8]
 80017cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	4b34      	ldr	r3, [pc, #208]	@ (80018a4 <MX_GPIO_Init+0x140>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a33      	ldr	r2, [pc, #204]	@ (80018a4 <MX_GPIO_Init+0x140>)
 80017d8:	f043 0302 	orr.w	r3, r3, #2
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b31      	ldr	r3, [pc, #196]	@ (80018a4 <MX_GPIO_Init+0x140>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	607b      	str	r3, [r7, #4]
 80017e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80017ea:	2200      	movs	r2, #0
 80017ec:	2120      	movs	r1, #32
 80017ee:	482e      	ldr	r0, [pc, #184]	@ (80018a8 <MX_GPIO_Init+0x144>)
 80017f0:	f001 fb6e 	bl	8002ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017fa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80017fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001804:	f107 0314 	add.w	r3, r7, #20
 8001808:	4619      	mov	r1, r3
 800180a:	4828      	ldr	r0, [pc, #160]	@ (80018ac <MX_GPIO_Init+0x148>)
 800180c:	f001 f9dc 	bl	8002bc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001810:	2320      	movs	r3, #32
 8001812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001814:	2301      	movs	r3, #1
 8001816:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181c:	2300      	movs	r3, #0
 800181e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001820:	f107 0314 	add.w	r3, r7, #20
 8001824:	4619      	mov	r1, r3
 8001826:	4820      	ldr	r0, [pc, #128]	@ (80018a8 <MX_GPIO_Init+0x144>)
 8001828:	f001 f9ce 	bl	8002bc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Amper_Button_Pin */
  GPIO_InitStruct.Pin = Amper_Button_Pin;
 800182c:	2380      	movs	r3, #128	@ 0x80
 800182e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001830:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Amper_Button_GPIO_Port, &GPIO_InitStruct);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	481a      	ldr	r0, [pc, #104]	@ (80018ac <MX_GPIO_Init+0x148>)
 8001842:	f001 f9c1 	bl	8002bc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Volt_Button_Pin */
  GPIO_InitStruct.Pin = Volt_Button_Pin;
 8001846:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800184a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800184c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001850:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Volt_Button_GPIO_Port, &GPIO_InitStruct);
 8001856:	f107 0314 	add.w	r3, r7, #20
 800185a:	4619      	mov	r1, r3
 800185c:	4812      	ldr	r0, [pc, #72]	@ (80018a8 <MX_GPIO_Init+0x144>)
 800185e:	f001 f9b3 	bl	8002bc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Ohm_Button_Pin */
  GPIO_InitStruct.Pin = Ohm_Button_Pin;
 8001862:	2340      	movs	r3, #64	@ 0x40
 8001864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001866:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800186a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Ohm_Button_GPIO_Port, &GPIO_InitStruct);
 8001870:	f107 0314 	add.w	r3, r7, #20
 8001874:	4619      	mov	r1, r3
 8001876:	480e      	ldr	r0, [pc, #56]	@ (80018b0 <MX_GPIO_Init+0x14c>)
 8001878:	f001 f9a6 	bl	8002bc8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800187c:	2200      	movs	r2, #0
 800187e:	2105      	movs	r1, #5
 8001880:	2017      	movs	r0, #23
 8001882:	f001 f977 	bl	8002b74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001886:	2017      	movs	r0, #23
 8001888:	f001 f990 	bl	8002bac <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800188c:	2200      	movs	r2, #0
 800188e:	2105      	movs	r1, #5
 8001890:	2028      	movs	r0, #40	@ 0x28
 8001892:	f001 f96f 	bl	8002b74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001896:	2028      	movs	r0, #40	@ 0x28
 8001898:	f001 f988 	bl	8002bac <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800189c:	bf00      	nop
 800189e:	3728      	adds	r7, #40	@ 0x28
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	40023800 	.word	0x40023800
 80018a8:	40020000 	.word	0x40020000
 80018ac:	40020800 	.word	0x40020800
 80018b0:	40020400 	.word	0x40020400

080018b4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	80fb      	strh	r3, [r7, #6]
    switch(GPIO_Pin){
 80018be:	88fb      	ldrh	r3, [r7, #6]
 80018c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80018c4:	d00d      	beq.n	80018e2 <HAL_GPIO_EXTI_Callback+0x2e>
 80018c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80018ca:	dc30      	bgt.n	800192e <HAL_GPIO_EXTI_Callback+0x7a>
 80018cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018d0:	d011      	beq.n	80018f6 <HAL_GPIO_EXTI_Callback+0x42>
 80018d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018d6:	dc2a      	bgt.n	800192e <HAL_GPIO_EXTI_Callback+0x7a>
 80018d8:	2b40      	cmp	r3, #64	@ 0x40
 80018da:	d01f      	beq.n	800191c <HAL_GPIO_EXTI_Callback+0x68>
 80018dc:	2b80      	cmp	r3, #128	@ 0x80
 80018de:	d014      	beq.n	800190a <HAL_GPIO_EXTI_Callback+0x56>
 80018e0:	e025      	b.n	800192e <HAL_GPIO_EXTI_Callback+0x7a>
        case B1_Pin:
            Button_Pressed = B1_Pin;
 80018e2:	4b18      	ldr	r3, [pc, #96]	@ (8001944 <HAL_GPIO_EXTI_Callback+0x90>)
 80018e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018e8:	801a      	strh	r2, [r3, #0]
            osThreadResume(defaultPrintHandle);
 80018ea:	4b17      	ldr	r3, [pc, #92]	@ (8001948 <HAL_GPIO_EXTI_Callback+0x94>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f003 fb01 	bl	8004ef6 <osThreadResume>
            break;
 80018f4:	e021      	b.n	800193a <HAL_GPIO_EXTI_Callback+0x86>
        case Volt_Button_Pin:
        	Button_Pressed = Volt_Button_Pin;
 80018f6:	4b13      	ldr	r3, [pc, #76]	@ (8001944 <HAL_GPIO_EXTI_Callback+0x90>)
 80018f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018fc:	801a      	strh	r2, [r3, #0]
        	osThreadResume(voltMeterHandle);
 80018fe:	4b13      	ldr	r3, [pc, #76]	@ (800194c <HAL_GPIO_EXTI_Callback+0x98>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4618      	mov	r0, r3
 8001904:	f003 faf7 	bl	8004ef6 <osThreadResume>
        	break;
 8001908:	e017      	b.n	800193a <HAL_GPIO_EXTI_Callback+0x86>
        case Amper_Button_Pin:
        	Button_Pressed = Amper_Button_Pin;
 800190a:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <HAL_GPIO_EXTI_Callback+0x90>)
 800190c:	2280      	movs	r2, #128	@ 0x80
 800190e:	801a      	strh	r2, [r3, #0]
        	osThreadResume(amperMeterHandle);
 8001910:	4b0f      	ldr	r3, [pc, #60]	@ (8001950 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4618      	mov	r0, r3
 8001916:	f003 faee 	bl	8004ef6 <osThreadResume>
        	break;
 800191a:	e00e      	b.n	800193a <HAL_GPIO_EXTI_Callback+0x86>
        case Ohm_Button_Pin:
        	Button_Pressed = Ohm_Button_Pin;
 800191c:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <HAL_GPIO_EXTI_Callback+0x90>)
 800191e:	2240      	movs	r2, #64	@ 0x40
 8001920:	801a      	strh	r2, [r3, #0]
        	osThreadResume(ohmmeterHandle);
 8001922:	4b0c      	ldr	r3, [pc, #48]	@ (8001954 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f003 fae5 	bl	8004ef6 <osThreadResume>
        	break;
 800192c:	e005      	b.n	800193a <HAL_GPIO_EXTI_Callback+0x86>
        default:
        	osThreadResume(defaultPrintHandle);
 800192e:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <HAL_GPIO_EXTI_Callback+0x94>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f003 fadf 	bl	8004ef6 <osThreadResume>
        	break;
 8001938:	bf00      	nop
    }
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	20000248 	.word	0x20000248
 8001948:	20000384 	.word	0x20000384
 800194c:	20000378 	.word	0x20000378
 8001950:	2000037c 	.word	0x2000037c
 8001954:	20000380 	.word	0x20000380

08001958 <StartVoltMeter>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartVoltMeter */
void StartVoltMeter(void *argument)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af02      	add	r7, sp, #8
 800195e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
osThreadSuspend(defaultPrintHandle);
 8001960:	4b1a      	ldr	r3, [pc, #104]	@ (80019cc <StartVoltMeter+0x74>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4618      	mov	r0, r3
 8001966:	f003 faa5 	bl	8004eb4 <osThreadSuspend>
osThreadSuspend(amperMeterHandle);
 800196a:	4b19      	ldr	r3, [pc, #100]	@ (80019d0 <StartVoltMeter+0x78>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f003 faa0 	bl	8004eb4 <osThreadSuspend>
osThreadSuspend(ohmmeterHandle);
 8001974:	4b17      	ldr	r3, [pc, #92]	@ (80019d4 <StartVoltMeter+0x7c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4618      	mov	r0, r3
 800197a:	f003 fa9b 	bl	8004eb4 <osThreadSuspend>
  /* Infinite loop */
  for(;;)
  {

	HD44780_Init(2);
 800197e:	2002      	movs	r0, #2
 8001980:	f7ff fb38 	bl	8000ff4 <HD44780_Init>
	HD44780_Clear();
 8001984:	f7ff fbba 	bl	80010fc <HD44780_Clear>
	HD44780_SetCursor(0,0);
 8001988:	2100      	movs	r1, #0
 800198a:	2000      	movs	r0, #0
 800198c:	f7ff fbcc 	bl	8001128 <HD44780_SetCursor>
	HD44780_PrintStr("VOLTMETER");
 8001990:	4811      	ldr	r0, [pc, #68]	@ (80019d8 <StartVoltMeter+0x80>)
 8001992:	f7ff fc3a 	bl	800120a <HD44780_PrintStr>
    float voltage = 0;
 8001996:	f04f 0300 	mov.w	r3, #0
 800199a:	60fb      	str	r3, [r7, #12]
    snprintf(voltageStr, sizeof(voltageStr), "%.2f V", voltage);
 800199c:	68f8      	ldr	r0, [r7, #12]
 800199e:	f7fe fddb 	bl	8000558 <__aeabi_f2d>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	e9cd 2300 	strd	r2, r3, [sp]
 80019aa:	4a0c      	ldr	r2, [pc, #48]	@ (80019dc <StartVoltMeter+0x84>)
 80019ac:	2114      	movs	r1, #20
 80019ae:	480c      	ldr	r0, [pc, #48]	@ (80019e0 <StartVoltMeter+0x88>)
 80019b0:	f007 f8a8 	bl	8008b04 <sniprintf>
    HD44780_SetCursor(0,1);
 80019b4:	2101      	movs	r1, #1
 80019b6:	2000      	movs	r0, #0
 80019b8:	f7ff fbb6 	bl	8001128 <HD44780_SetCursor>
    HD44780_PrintStr(voltageStr);
 80019bc:	4808      	ldr	r0, [pc, #32]	@ (80019e0 <StartVoltMeter+0x88>)
 80019be:	f7ff fc24 	bl	800120a <HD44780_PrintStr>
    osDelay(100);
 80019c2:	2064      	movs	r0, #100	@ 0x64
 80019c4:	f003 fab8 	bl	8004f38 <osDelay>
  {
 80019c8:	bf00      	nop
 80019ca:	e7d8      	b.n	800197e <StartVoltMeter+0x26>
 80019cc:	20000384 	.word	0x20000384
 80019d0:	2000037c 	.word	0x2000037c
 80019d4:	20000380 	.word	0x20000380
 80019d8:	0800c474 	.word	0x0800c474
 80019dc:	0800c480 	.word	0x0800c480
 80019e0:	2000020c 	.word	0x2000020c

080019e4 <StartAmperMeter>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAmperMeter */
void StartAmperMeter(void *argument)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af02      	add	r7, sp, #8
 80019ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAmperMeter */
osThreadSuspend(defaultPrintHandle);
 80019ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <StartAmperMeter+0x74>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f003 fa5f 	bl	8004eb4 <osThreadSuspend>
osThreadSuspend(voltMeterHandle);
 80019f6:	4b19      	ldr	r3, [pc, #100]	@ (8001a5c <StartAmperMeter+0x78>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f003 fa5a 	bl	8004eb4 <osThreadSuspend>
osThreadSuspend(ohmmeterHandle);
 8001a00:	4b17      	ldr	r3, [pc, #92]	@ (8001a60 <StartAmperMeter+0x7c>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f003 fa55 	bl	8004eb4 <osThreadSuspend>
  /* Infinite loop */
  for(;;)
  {

	HD44780_Init(2);
 8001a0a:	2002      	movs	r0, #2
 8001a0c:	f7ff faf2 	bl	8000ff4 <HD44780_Init>
	HD44780_Clear();
 8001a10:	f7ff fb74 	bl	80010fc <HD44780_Clear>
	HD44780_SetCursor(0,0);
 8001a14:	2100      	movs	r1, #0
 8001a16:	2000      	movs	r0, #0
 8001a18:	f7ff fb86 	bl	8001128 <HD44780_SetCursor>
	HD44780_PrintStr("AMPERMETER");
 8001a1c:	4811      	ldr	r0, [pc, #68]	@ (8001a64 <StartAmperMeter+0x80>)
 8001a1e:	f7ff fbf4 	bl	800120a <HD44780_PrintStr>
	float ampers = 0;
 8001a22:	f04f 0300 	mov.w	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]
	snprintf(amperStr, sizeof(amperStr), "%.2f A", ampers);
 8001a28:	68f8      	ldr	r0, [r7, #12]
 8001a2a:	f7fe fd95 	bl	8000558 <__aeabi_f2d>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	e9cd 2300 	strd	r2, r3, [sp]
 8001a36:	4a0c      	ldr	r2, [pc, #48]	@ (8001a68 <StartAmperMeter+0x84>)
 8001a38:	2114      	movs	r1, #20
 8001a3a:	480c      	ldr	r0, [pc, #48]	@ (8001a6c <StartAmperMeter+0x88>)
 8001a3c:	f007 f862 	bl	8008b04 <sniprintf>
	HD44780_SetCursor(0,1);
 8001a40:	2101      	movs	r1, #1
 8001a42:	2000      	movs	r0, #0
 8001a44:	f7ff fb70 	bl	8001128 <HD44780_SetCursor>
	HD44780_PrintStr(amperStr);
 8001a48:	4808      	ldr	r0, [pc, #32]	@ (8001a6c <StartAmperMeter+0x88>)
 8001a4a:	f7ff fbde 	bl	800120a <HD44780_PrintStr>
    osDelay(100);
 8001a4e:	2064      	movs	r0, #100	@ 0x64
 8001a50:	f003 fa72 	bl	8004f38 <osDelay>
  {
 8001a54:	bf00      	nop
 8001a56:	e7d8      	b.n	8001a0a <StartAmperMeter+0x26>
 8001a58:	20000384 	.word	0x20000384
 8001a5c:	20000378 	.word	0x20000378
 8001a60:	20000380 	.word	0x20000380
 8001a64:	0800c488 	.word	0x0800c488
 8001a68:	0800c494 	.word	0x0800c494
 8001a6c:	20000220 	.word	0x20000220

08001a70 <StartOhmMeter>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOhmMeter */
void StartOhmMeter(void *argument)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af02      	add	r7, sp, #8
 8001a76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOhmMeter */
osThreadSuspend(defaultPrintHandle);
 8001a78:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <StartOhmMeter+0x74>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f003 fa19 	bl	8004eb4 <osThreadSuspend>
osThreadSuspend(voltMeterHandle);
 8001a82:	4b19      	ldr	r3, [pc, #100]	@ (8001ae8 <StartOhmMeter+0x78>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f003 fa14 	bl	8004eb4 <osThreadSuspend>
osThreadSuspend(amperMeterHandle);
 8001a8c:	4b17      	ldr	r3, [pc, #92]	@ (8001aec <StartOhmMeter+0x7c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f003 fa0f 	bl	8004eb4 <osThreadSuspend>
  /* Infinite loop */
  for(;;)
  {

	  	HD44780_Init(2);
 8001a96:	2002      	movs	r0, #2
 8001a98:	f7ff faac 	bl	8000ff4 <HD44780_Init>
	  	HD44780_Clear();
 8001a9c:	f7ff fb2e 	bl	80010fc <HD44780_Clear>
	  	HD44780_SetCursor(0,0);
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	2000      	movs	r0, #0
 8001aa4:	f7ff fb40 	bl	8001128 <HD44780_SetCursor>
	  	HD44780_PrintStr("OHMMETER");
 8001aa8:	4811      	ldr	r0, [pc, #68]	@ (8001af0 <StartOhmMeter+0x80>)
 8001aaa:	f7ff fbae 	bl	800120a <HD44780_PrintStr>
	  	float ohms = 0;
 8001aae:	f04f 0300 	mov.w	r3, #0
 8001ab2:	60fb      	str	r3, [r7, #12]
	  	snprintf(ohmStr, sizeof(ohmStr), "%.2f ohm", ohms);
 8001ab4:	68f8      	ldr	r0, [r7, #12]
 8001ab6:	f7fe fd4f 	bl	8000558 <__aeabi_f2d>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	e9cd 2300 	strd	r2, r3, [sp]
 8001ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8001af4 <StartOhmMeter+0x84>)
 8001ac4:	2114      	movs	r1, #20
 8001ac6:	480c      	ldr	r0, [pc, #48]	@ (8001af8 <StartOhmMeter+0x88>)
 8001ac8:	f007 f81c 	bl	8008b04 <sniprintf>
	  	HD44780_SetCursor(0,1);
 8001acc:	2101      	movs	r1, #1
 8001ace:	2000      	movs	r0, #0
 8001ad0:	f7ff fb2a 	bl	8001128 <HD44780_SetCursor>
	  	HD44780_PrintStr(ohmStr);
 8001ad4:	4808      	ldr	r0, [pc, #32]	@ (8001af8 <StartOhmMeter+0x88>)
 8001ad6:	f7ff fb98 	bl	800120a <HD44780_PrintStr>
	    osDelay(100);
 8001ada:	2064      	movs	r0, #100	@ 0x64
 8001adc:	f003 fa2c 	bl	8004f38 <osDelay>
  {
 8001ae0:	bf00      	nop
 8001ae2:	e7d8      	b.n	8001a96 <StartOhmMeter+0x26>
 8001ae4:	20000384 	.word	0x20000384
 8001ae8:	20000378 	.word	0x20000378
 8001aec:	2000037c 	.word	0x2000037c
 8001af0:	0800c49c 	.word	0x0800c49c
 8001af4:	0800c4a8 	.word	0x0800c4a8
 8001af8:	20000234 	.word	0x20000234

08001afc <StartPrint>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPrint */
void StartPrint(void *argument)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPrint */
osThreadSuspend(voltMeterHandle);
 8001b04:	4b13      	ldr	r3, [pc, #76]	@ (8001b54 <StartPrint+0x58>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f003 f9d3 	bl	8004eb4 <osThreadSuspend>
osThreadSuspend(amperMeterHandle);
 8001b0e:	4b12      	ldr	r3, [pc, #72]	@ (8001b58 <StartPrint+0x5c>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f003 f9ce 	bl	8004eb4 <osThreadSuspend>
osThreadSuspend(ohmmeterHandle);
 8001b18:	4b10      	ldr	r3, [pc, #64]	@ (8001b5c <StartPrint+0x60>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f003 f9c9 	bl	8004eb4 <osThreadSuspend>
  /* Infinite loop */
  for(;;)
  {

	  		HD44780_Init(2);
 8001b22:	2002      	movs	r0, #2
 8001b24:	f7ff fa66 	bl	8000ff4 <HD44780_Init>
	  		HD44780_Clear();
 8001b28:	f7ff fae8 	bl	80010fc <HD44780_Clear>
	  		HD44780_SetCursor(0,0);
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	2000      	movs	r0, #0
 8001b30:	f7ff fafa 	bl	8001128 <HD44780_SetCursor>
	  		HD44780_PrintStr("/////DIGITAL////");
 8001b34:	480a      	ldr	r0, [pc, #40]	@ (8001b60 <StartPrint+0x64>)
 8001b36:	f7ff fb68 	bl	800120a <HD44780_PrintStr>
	  		HD44780_SetCursor(0,1);
 8001b3a:	2101      	movs	r1, #1
 8001b3c:	2000      	movs	r0, #0
 8001b3e:	f7ff faf3 	bl	8001128 <HD44780_SetCursor>
	  		HD44780_PrintStr("///MULTIMETER///");
 8001b42:	4808      	ldr	r0, [pc, #32]	@ (8001b64 <StartPrint+0x68>)
 8001b44:	f7ff fb61 	bl	800120a <HD44780_PrintStr>
	  		osDelay(100);
 8001b48:	2064      	movs	r0, #100	@ 0x64
 8001b4a:	f003 f9f5 	bl	8004f38 <osDelay>
	  		HD44780_Init(2);
 8001b4e:	bf00      	nop
 8001b50:	e7e7      	b.n	8001b22 <StartPrint+0x26>
 8001b52:	bf00      	nop
 8001b54:	20000378 	.word	0x20000378
 8001b58:	2000037c 	.word	0x2000037c
 8001b5c:	20000380 	.word	0x20000380
 8001b60:	0800c4b4 	.word	0x0800c4b4
 8001b64:	0800c4c8 	.word	0x0800c4c8

08001b68 <StartADC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADC */
void StartADC(void *argument)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartADC */
  /* Infinite loop */
  for(;;)
  {
	HAL_ADC_Start(&hadc1);
 8001b70:	4813      	ldr	r0, [pc, #76]	@ (8001bc0 <StartADC+0x58>)
 8001b72:	f000 fbdd 	bl	8002330 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1,100);
 8001b76:	2164      	movs	r1, #100	@ 0x64
 8001b78:	4811      	ldr	r0, [pc, #68]	@ (8001bc0 <StartADC+0x58>)
 8001b7a:	f000 fc8d 	bl	8002498 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 8001b7e:	4810      	ldr	r0, [pc, #64]	@ (8001bc0 <StartADC+0x58>)
 8001b80:	f000 fd15 	bl	80025ae <HAL_ADC_GetValue>
 8001b84:	4603      	mov	r3, r0
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <StartADC+0x5c>)
 8001b8a:	801a      	strh	r2, [r3, #0]
	osMessageQueuePut(voltQueueHandle, &raw, 1, 10);
 8001b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc8 <StartADC+0x60>)
 8001b8e:	6818      	ldr	r0, [r3, #0]
 8001b90:	230a      	movs	r3, #10
 8001b92:	2201      	movs	r2, #1
 8001b94:	490b      	ldr	r1, [pc, #44]	@ (8001bc4 <StartADC+0x5c>)
 8001b96:	f003 fa5d 	bl	8005054 <osMessageQueuePut>
	osMessageQueuePut(queueAmperHandle, &raw, 1, 10);
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001bcc <StartADC+0x64>)
 8001b9c:	6818      	ldr	r0, [r3, #0]
 8001b9e:	230a      	movs	r3, #10
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	4908      	ldr	r1, [pc, #32]	@ (8001bc4 <StartADC+0x5c>)
 8001ba4:	f003 fa56 	bl	8005054 <osMessageQueuePut>
	osMessageQueuePut(queueOhmHandle, &raw, 1, 10);
 8001ba8:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <StartADC+0x68>)
 8001baa:	6818      	ldr	r0, [r3, #0]
 8001bac:	230a      	movs	r3, #10
 8001bae:	2201      	movs	r2, #1
 8001bb0:	4904      	ldr	r1, [pc, #16]	@ (8001bc4 <StartADC+0x5c>)
 8001bb2:	f003 fa4f 	bl	8005054 <osMessageQueuePut>
    osDelay(100);
 8001bb6:	2064      	movs	r0, #100	@ 0x64
 8001bb8:	f003 f9be 	bl	8004f38 <osDelay>
	HAL_ADC_Start(&hadc1);
 8001bbc:	bf00      	nop
 8001bbe:	e7d7      	b.n	8001b70 <StartADC+0x8>
 8001bc0:	2000024c 	.word	0x2000024c
 8001bc4:	2000020a 	.word	0x2000020a
 8001bc8:	2000038c 	.word	0x2000038c
 8001bcc:	20000390 	.word	0x20000390
 8001bd0:	20000394 	.word	0x20000394

08001bd4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001be4:	d101      	bne.n	8001bea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001be6:	f000 fb1b 	bl	8002220 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf6:	b672      	cpsid	i
}
 8001bf8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bfa:	bf00      	nop
 8001bfc:	e7fd      	b.n	8001bfa <Error_Handler+0x8>
	...

08001c00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	607b      	str	r3, [r7, #4]
 8001c0a:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <HAL_MspInit+0x54>)
 8001c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0e:	4a11      	ldr	r2, [pc, #68]	@ (8001c54 <HAL_MspInit+0x54>)
 8001c10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c16:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <HAL_MspInit+0x54>)
 8001c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c1e:	607b      	str	r3, [r7, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	603b      	str	r3, [r7, #0]
 8001c26:	4b0b      	ldr	r3, [pc, #44]	@ (8001c54 <HAL_MspInit+0x54>)
 8001c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c54 <HAL_MspInit+0x54>)
 8001c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c32:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <HAL_MspInit+0x54>)
 8001c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c3a:	603b      	str	r3, [r7, #0]
 8001c3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	210f      	movs	r1, #15
 8001c42:	f06f 0001 	mvn.w	r0, #1
 8001c46:	f000 ff95 	bl	8002b74 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40023800 	.word	0x40023800

08001c58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08a      	sub	sp, #40	@ 0x28
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a17      	ldr	r2, [pc, #92]	@ (8001cd4 <HAL_ADC_MspInit+0x7c>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d127      	bne.n	8001cca <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	613b      	str	r3, [r7, #16]
 8001c7e:	4b16      	ldr	r3, [pc, #88]	@ (8001cd8 <HAL_ADC_MspInit+0x80>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c82:	4a15      	ldr	r2, [pc, #84]	@ (8001cd8 <HAL_ADC_MspInit+0x80>)
 8001c84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c8a:	4b13      	ldr	r3, [pc, #76]	@ (8001cd8 <HAL_ADC_MspInit+0x80>)
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c92:	613b      	str	r3, [r7, #16]
 8001c94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd8 <HAL_ADC_MspInit+0x80>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	4a0e      	ldr	r2, [pc, #56]	@ (8001cd8 <HAL_ADC_MspInit+0x80>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd8 <HAL_ADC_MspInit+0x80>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbe:	f107 0314 	add.w	r3, r7, #20
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4805      	ldr	r0, [pc, #20]	@ (8001cdc <HAL_ADC_MspInit+0x84>)
 8001cc6:	f000 ff7f 	bl	8002bc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cca:	bf00      	nop
 8001ccc:	3728      	adds	r7, #40	@ 0x28
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40012000 	.word	0x40012000
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40020000 	.word	0x40020000

08001ce0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	@ 0x28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a19      	ldr	r2, [pc, #100]	@ (8001d64 <HAL_I2C_MspInit+0x84>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d12c      	bne.n	8001d5c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	613b      	str	r3, [r7, #16]
 8001d06:	4b18      	ldr	r3, [pc, #96]	@ (8001d68 <HAL_I2C_MspInit+0x88>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	4a17      	ldr	r2, [pc, #92]	@ (8001d68 <HAL_I2C_MspInit+0x88>)
 8001d0c:	f043 0302 	orr.w	r3, r3, #2
 8001d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d12:	4b15      	ldr	r3, [pc, #84]	@ (8001d68 <HAL_I2C_MspInit+0x88>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	613b      	str	r3, [r7, #16]
 8001d1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d1e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d24:	2312      	movs	r3, #18
 8001d26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d30:	2304      	movs	r3, #4
 8001d32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	4619      	mov	r1, r3
 8001d3a:	480c      	ldr	r0, [pc, #48]	@ (8001d6c <HAL_I2C_MspInit+0x8c>)
 8001d3c:	f000 ff44 	bl	8002bc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d40:	2300      	movs	r3, #0
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <HAL_I2C_MspInit+0x88>)
 8001d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d48:	4a07      	ldr	r2, [pc, #28]	@ (8001d68 <HAL_I2C_MspInit+0x88>)
 8001d4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d50:	4b05      	ldr	r3, [pc, #20]	@ (8001d68 <HAL_I2C_MspInit+0x88>)
 8001d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d58:	60fb      	str	r3, [r7, #12]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d5c:	bf00      	nop
 8001d5e:	3728      	adds	r7, #40	@ 0x28
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40005400 	.word	0x40005400
 8001d68:	40023800 	.word	0x40023800
 8001d6c:	40020400 	.word	0x40020400

08001d70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08c      	sub	sp, #48	@ 0x30
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d78:	f107 031c 	add.w	r3, r7, #28
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	609a      	str	r2, [r3, #8]
 8001d84:	60da      	str	r2, [r3, #12]
 8001d86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a32      	ldr	r2, [pc, #200]	@ (8001e58 <HAL_UART_MspInit+0xe8>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d12d      	bne.n	8001dee <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d92:	2300      	movs	r3, #0
 8001d94:	61bb      	str	r3, [r7, #24]
 8001d96:	4b31      	ldr	r3, [pc, #196]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9a:	4a30      	ldr	r2, [pc, #192]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001d9c:	f043 0310 	orr.w	r3, r3, #16
 8001da0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001da2:	4b2e      	ldr	r3, [pc, #184]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da6:	f003 0310 	and.w	r3, r3, #16
 8001daa:	61bb      	str	r3, [r7, #24]
 8001dac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	617b      	str	r3, [r7, #20]
 8001db2:	4b2a      	ldr	r3, [pc, #168]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db6:	4a29      	ldr	r2, [pc, #164]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001db8:	f043 0301 	orr.w	r3, r3, #1
 8001dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dbe:	4b27      	ldr	r3, [pc, #156]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001dca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ddc:	2307      	movs	r3, #7
 8001dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de0:	f107 031c 	add.w	r3, r7, #28
 8001de4:	4619      	mov	r1, r3
 8001de6:	481e      	ldr	r0, [pc, #120]	@ (8001e60 <HAL_UART_MspInit+0xf0>)
 8001de8:	f000 feee 	bl	8002bc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001dec:	e030      	b.n	8001e50 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a1c      	ldr	r2, [pc, #112]	@ (8001e64 <HAL_UART_MspInit+0xf4>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d12b      	bne.n	8001e50 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001df8:	2300      	movs	r3, #0
 8001dfa:	613b      	str	r3, [r7, #16]
 8001dfc:	4b17      	ldr	r3, [pc, #92]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e00:	4a16      	ldr	r2, [pc, #88]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001e02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e06:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e08:	4b14      	ldr	r3, [pc, #80]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e10:	613b      	str	r3, [r7, #16]
 8001e12:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e14:	2300      	movs	r3, #0
 8001e16:	60fb      	str	r3, [r7, #12]
 8001e18:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1c:	4a0f      	ldr	r2, [pc, #60]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e24:	4b0d      	ldr	r3, [pc, #52]	@ (8001e5c <HAL_UART_MspInit+0xec>)
 8001e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e30:	230c      	movs	r3, #12
 8001e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e34:	2302      	movs	r3, #2
 8001e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e40:	2307      	movs	r3, #7
 8001e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e44:	f107 031c 	add.w	r3, r7, #28
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4805      	ldr	r0, [pc, #20]	@ (8001e60 <HAL_UART_MspInit+0xf0>)
 8001e4c:	f000 febc 	bl	8002bc8 <HAL_GPIO_Init>
}
 8001e50:	bf00      	nop
 8001e52:	3730      	adds	r7, #48	@ 0x30
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40011000 	.word	0x40011000
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	40020000 	.word	0x40020000
 8001e64:	40004400 	.word	0x40004400

08001e68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08e      	sub	sp, #56	@ 0x38
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001e74:	2300      	movs	r3, #0
 8001e76:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	4b34      	ldr	r3, [pc, #208]	@ (8001f50 <HAL_InitTick+0xe8>)
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e80:	4a33      	ldr	r2, [pc, #204]	@ (8001f50 <HAL_InitTick+0xe8>)
 8001e82:	f043 0301 	orr.w	r3, r3, #1
 8001e86:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e88:	4b31      	ldr	r3, [pc, #196]	@ (8001f50 <HAL_InitTick+0xe8>)
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8c:	f003 0301 	and.w	r3, r3, #1
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e94:	f107 0210 	add.w	r2, r7, #16
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	4611      	mov	r1, r2
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f002 f97e 	bl	80041a0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001ea4:	6a3b      	ldr	r3, [r7, #32]
 8001ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d103      	bne.n	8001eb6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001eae:	f002 f94f 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8001eb2:	6378      	str	r0, [r7, #52]	@ 0x34
 8001eb4:	e004      	b.n	8001ec0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001eb6:	f002 f94b 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ec2:	4a24      	ldr	r2, [pc, #144]	@ (8001f54 <HAL_InitTick+0xec>)
 8001ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec8:	0c9b      	lsrs	r3, r3, #18
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001ece:	4b22      	ldr	r3, [pc, #136]	@ (8001f58 <HAL_InitTick+0xf0>)
 8001ed0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ed4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001ed6:	4b20      	ldr	r3, [pc, #128]	@ (8001f58 <HAL_InitTick+0xf0>)
 8001ed8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001edc:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001ede:	4a1e      	ldr	r2, [pc, #120]	@ (8001f58 <HAL_InitTick+0xf0>)
 8001ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ee2:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001ee4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f58 <HAL_InitTick+0xf0>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eea:	4b1b      	ldr	r3, [pc, #108]	@ (8001f58 <HAL_InitTick+0xf0>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef0:	4b19      	ldr	r3, [pc, #100]	@ (8001f58 <HAL_InitTick+0xf0>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001ef6:	4818      	ldr	r0, [pc, #96]	@ (8001f58 <HAL_InitTick+0xf0>)
 8001ef8:	f002 f984 	bl	8004204 <HAL_TIM_Base_Init>
 8001efc:	4603      	mov	r3, r0
 8001efe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001f02:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d11b      	bne.n	8001f42 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001f0a:	4813      	ldr	r0, [pc, #76]	@ (8001f58 <HAL_InitTick+0xf0>)
 8001f0c:	f002 f9d4 	bl	80042b8 <HAL_TIM_Base_Start_IT>
 8001f10:	4603      	mov	r3, r0
 8001f12:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001f16:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d111      	bne.n	8001f42 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f1e:	201c      	movs	r0, #28
 8001f20:	f000 fe44 	bl	8002bac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b0f      	cmp	r3, #15
 8001f28:	d808      	bhi.n	8001f3c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	6879      	ldr	r1, [r7, #4]
 8001f2e:	201c      	movs	r0, #28
 8001f30:	f000 fe20 	bl	8002b74 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f34:	4a09      	ldr	r2, [pc, #36]	@ (8001f5c <HAL_InitTick+0xf4>)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6013      	str	r3, [r2, #0]
 8001f3a:	e002      	b.n	8001f42 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f42:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3738      	adds	r7, #56	@ 0x38
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40023800 	.word	0x40023800
 8001f54:	431bde83 	.word	0x431bde83
 8001f58:	20000398 	.word	0x20000398
 8001f5c:	20000014 	.word	0x20000014

08001f60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f64:	bf00      	nop
 8001f66:	e7fd      	b.n	8001f64 <NMI_Handler+0x4>

08001f68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f6c:	bf00      	nop
 8001f6e:	e7fd      	b.n	8001f6c <HardFault_Handler+0x4>

08001f70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <MemManage_Handler+0x4>

08001f78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <BusFault_Handler+0x4>

08001f80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f84:	bf00      	nop
 8001f86:	e7fd      	b.n	8001f84 <UsageFault_Handler+0x4>

08001f88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Ohm_Button_Pin);
 8001f9a:	2040      	movs	r0, #64	@ 0x40
 8001f9c:	f000 ffb2 	bl	8002f04 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Amper_Button_Pin);
 8001fa0:	2080      	movs	r0, #128	@ 0x80
 8001fa2:	f000 ffaf 	bl	8002f04 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Volt_Button_Pin);
 8001fa6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001faa:	f000 ffab 	bl	8002f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
	...

08001fb4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001fb8:	4802      	ldr	r0, [pc, #8]	@ (8001fc4 <TIM2_IRQHandler+0x10>)
 8001fba:	f002 f9df 	bl	800437c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000398 	.word	0x20000398

08001fc8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001fcc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001fd0:	f000 ff98 	bl	8002f04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fd4:	bf00      	nop
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  return 1;
 8001fdc:	2301      	movs	r3, #1
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <_kill>:

int _kill(int pid, int sig)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ff2:	f006 fe71 	bl	8008cd8 <__errno>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2216      	movs	r2, #22
 8001ffa:	601a      	str	r2, [r3, #0]
  return -1;
 8001ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002000:	4618      	mov	r0, r3
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <_exit>:

void _exit (int status)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002010:	f04f 31ff 	mov.w	r1, #4294967295
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff ffe7 	bl	8001fe8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800201a:	bf00      	nop
 800201c:	e7fd      	b.n	800201a <_exit+0x12>

0800201e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b086      	sub	sp, #24
 8002022:	af00      	add	r7, sp, #0
 8002024:	60f8      	str	r0, [r7, #12]
 8002026:	60b9      	str	r1, [r7, #8]
 8002028:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	e00a      	b.n	8002046 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002030:	f3af 8000 	nop.w
 8002034:	4601      	mov	r1, r0
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	1c5a      	adds	r2, r3, #1
 800203a:	60ba      	str	r2, [r7, #8]
 800203c:	b2ca      	uxtb	r2, r1
 800203e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	3301      	adds	r3, #1
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	697a      	ldr	r2, [r7, #20]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	429a      	cmp	r2, r3
 800204c:	dbf0      	blt.n	8002030 <_read+0x12>
  }

  return len;
 800204e:	687b      	ldr	r3, [r7, #4]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002064:	2300      	movs	r3, #0
 8002066:	617b      	str	r3, [r7, #20]
 8002068:	e009      	b.n	800207e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	1c5a      	adds	r2, r3, #1
 800206e:	60ba      	str	r2, [r7, #8]
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	3301      	adds	r3, #1
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	429a      	cmp	r2, r3
 8002084:	dbf1      	blt.n	800206a <_write+0x12>
  }
  return len;
 8002086:	687b      	ldr	r3, [r7, #4]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <_close>:

int _close(int file)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002098:	f04f 33ff 	mov.w	r3, #4294967295
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020b8:	605a      	str	r2, [r3, #4]
  return 0;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <_isatty>:

int _isatty(int file)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020d0:	2301      	movs	r3, #1
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020de:	b480      	push	{r7}
 80020e0:	b085      	sub	sp, #20
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	60f8      	str	r0, [r7, #12]
 80020e6:	60b9      	str	r1, [r7, #8]
 80020e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002100:	4a14      	ldr	r2, [pc, #80]	@ (8002154 <_sbrk+0x5c>)
 8002102:	4b15      	ldr	r3, [pc, #84]	@ (8002158 <_sbrk+0x60>)
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800210c:	4b13      	ldr	r3, [pc, #76]	@ (800215c <_sbrk+0x64>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d102      	bne.n	800211a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002114:	4b11      	ldr	r3, [pc, #68]	@ (800215c <_sbrk+0x64>)
 8002116:	4a12      	ldr	r2, [pc, #72]	@ (8002160 <_sbrk+0x68>)
 8002118:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800211a:	4b10      	ldr	r3, [pc, #64]	@ (800215c <_sbrk+0x64>)
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4413      	add	r3, r2
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	429a      	cmp	r2, r3
 8002126:	d207      	bcs.n	8002138 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002128:	f006 fdd6 	bl	8008cd8 <__errno>
 800212c:	4603      	mov	r3, r0
 800212e:	220c      	movs	r2, #12
 8002130:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002132:	f04f 33ff 	mov.w	r3, #4294967295
 8002136:	e009      	b.n	800214c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002138:	4b08      	ldr	r3, [pc, #32]	@ (800215c <_sbrk+0x64>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800213e:	4b07      	ldr	r3, [pc, #28]	@ (800215c <_sbrk+0x64>)
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4413      	add	r3, r2
 8002146:	4a05      	ldr	r2, [pc, #20]	@ (800215c <_sbrk+0x64>)
 8002148:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800214a:	68fb      	ldr	r3, [r7, #12]
}
 800214c:	4618      	mov	r0, r3
 800214e:	3718      	adds	r7, #24
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	20018000 	.word	0x20018000
 8002158:	00000400 	.word	0x00000400
 800215c:	200003e0 	.word	0x200003e0
 8002160:	20004e88 	.word	0x20004e88

08002164 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002168:	4b06      	ldr	r3, [pc, #24]	@ (8002184 <SystemInit+0x20>)
 800216a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800216e:	4a05      	ldr	r2, [pc, #20]	@ (8002184 <SystemInit+0x20>)
 8002170:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002174:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002178:	bf00      	nop
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002188:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021c0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 800218c:	f7ff ffea 	bl	8002164 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002190:	480c      	ldr	r0, [pc, #48]	@ (80021c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002192:	490d      	ldr	r1, [pc, #52]	@ (80021c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002194:	4a0d      	ldr	r2, [pc, #52]	@ (80021cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002196:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002198:	e002      	b.n	80021a0 <LoopCopyDataInit>

0800219a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800219a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800219c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800219e:	3304      	adds	r3, #4

080021a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021a4:	d3f9      	bcc.n	800219a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021a6:	4a0a      	ldr	r2, [pc, #40]	@ (80021d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021a8:	4c0a      	ldr	r4, [pc, #40]	@ (80021d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021ac:	e001      	b.n	80021b2 <LoopFillZerobss>

080021ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021b0:	3204      	adds	r2, #4

080021b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021b4:	d3fb      	bcc.n	80021ae <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80021b6:	f006 fd95 	bl	8008ce4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ba:	f7ff f915 	bl	80013e8 <main>
  bx  lr    
 80021be:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80021c0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80021c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021c8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80021cc:	0800ca48 	.word	0x0800ca48
  ldr r2, =_sbss
 80021d0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80021d4:	20004e84 	.word	0x20004e84

080021d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021d8:	e7fe      	b.n	80021d8 <ADC_IRQHandler>
	...

080021dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021e0:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <HAL_Init+0x40>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a0d      	ldr	r2, [pc, #52]	@ (800221c <HAL_Init+0x40>)
 80021e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021ec:	4b0b      	ldr	r3, [pc, #44]	@ (800221c <HAL_Init+0x40>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a0a      	ldr	r2, [pc, #40]	@ (800221c <HAL_Init+0x40>)
 80021f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021f8:	4b08      	ldr	r3, [pc, #32]	@ (800221c <HAL_Init+0x40>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a07      	ldr	r2, [pc, #28]	@ (800221c <HAL_Init+0x40>)
 80021fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002202:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002204:	2003      	movs	r0, #3
 8002206:	f000 fcaa 	bl	8002b5e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800220a:	200f      	movs	r0, #15
 800220c:	f7ff fe2c 	bl	8001e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002210:	f7ff fcf6 	bl	8001c00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40023c00 	.word	0x40023c00

08002220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002224:	4b06      	ldr	r3, [pc, #24]	@ (8002240 <HAL_IncTick+0x20>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	461a      	mov	r2, r3
 800222a:	4b06      	ldr	r3, [pc, #24]	@ (8002244 <HAL_IncTick+0x24>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4413      	add	r3, r2
 8002230:	4a04      	ldr	r2, [pc, #16]	@ (8002244 <HAL_IncTick+0x24>)
 8002232:	6013      	str	r3, [r2, #0]
}
 8002234:	bf00      	nop
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	20000018 	.word	0x20000018
 8002244:	200003e4 	.word	0x200003e4

08002248 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  return uwTick;
 800224c:	4b03      	ldr	r3, [pc, #12]	@ (800225c <HAL_GetTick+0x14>)
 800224e:	681b      	ldr	r3, [r3, #0]
}
 8002250:	4618      	mov	r0, r3
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	200003e4 	.word	0x200003e4

08002260 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002268:	f7ff ffee 	bl	8002248 <HAL_GetTick>
 800226c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002278:	d005      	beq.n	8002286 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800227a:	4b0a      	ldr	r3, [pc, #40]	@ (80022a4 <HAL_Delay+0x44>)
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	461a      	mov	r2, r3
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	4413      	add	r3, r2
 8002284:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002286:	bf00      	nop
 8002288:	f7ff ffde 	bl	8002248 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	68fa      	ldr	r2, [r7, #12]
 8002294:	429a      	cmp	r2, r3
 8002296:	d8f7      	bhi.n	8002288 <HAL_Delay+0x28>
  {
  }
}
 8002298:	bf00      	nop
 800229a:	bf00      	nop
 800229c:	3710      	adds	r7, #16
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000018 	.word	0x20000018

080022a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b0:	2300      	movs	r3, #0
 80022b2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e033      	b.n	8002326 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d109      	bne.n	80022da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f7ff fcc6 	bl	8001c58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022de:	f003 0310 	and.w	r3, r3, #16
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d118      	bne.n	8002318 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80022ee:	f023 0302 	bic.w	r3, r3, #2
 80022f2:	f043 0202 	orr.w	r2, r3, #2
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 fa86 	bl	800280c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230a:	f023 0303 	bic.w	r3, r3, #3
 800230e:	f043 0201 	orr.w	r2, r3, #1
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	641a      	str	r2, [r3, #64]	@ 0x40
 8002316:	e001      	b.n	800231c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002324:	7bfb      	ldrb	r3, [r7, #15]
}
 8002326:	4618      	mov	r0, r3
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
	...

08002330 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002338:	2300      	movs	r3, #0
 800233a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002342:	2b01      	cmp	r3, #1
 8002344:	d101      	bne.n	800234a <HAL_ADC_Start+0x1a>
 8002346:	2302      	movs	r3, #2
 8002348:	e097      	b.n	800247a <HAL_ADC_Start+0x14a>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2201      	movs	r2, #1
 800234e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f003 0301 	and.w	r3, r3, #1
 800235c:	2b01      	cmp	r3, #1
 800235e:	d018      	beq.n	8002392 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	689a      	ldr	r2, [r3, #8]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f042 0201 	orr.w	r2, r2, #1
 800236e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002370:	4b45      	ldr	r3, [pc, #276]	@ (8002488 <HAL_ADC_Start+0x158>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a45      	ldr	r2, [pc, #276]	@ (800248c <HAL_ADC_Start+0x15c>)
 8002376:	fba2 2303 	umull	r2, r3, r2, r3
 800237a:	0c9a      	lsrs	r2, r3, #18
 800237c:	4613      	mov	r3, r2
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	4413      	add	r3, r2
 8002382:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002384:	e002      	b.n	800238c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	3b01      	subs	r3, #1
 800238a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1f9      	bne.n	8002386 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	2b01      	cmp	r3, #1
 800239e:	d15f      	bne.n	8002460 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80023a8:	f023 0301 	bic.w	r3, r3, #1
 80023ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d007      	beq.n	80023d2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80023ca:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023de:	d106      	bne.n	80023ee <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e4:	f023 0206 	bic.w	r2, r3, #6
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	645a      	str	r2, [r3, #68]	@ 0x44
 80023ec:	e002      	b.n	80023f4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023fc:	4b24      	ldr	r3, [pc, #144]	@ (8002490 <HAL_ADC_Start+0x160>)
 80023fe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002408:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f003 031f 	and.w	r3, r3, #31
 8002412:	2b00      	cmp	r3, #0
 8002414:	d10f      	bne.n	8002436 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d129      	bne.n	8002478 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689a      	ldr	r2, [r3, #8]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002432:	609a      	str	r2, [r3, #8]
 8002434:	e020      	b.n	8002478 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a16      	ldr	r2, [pc, #88]	@ (8002494 <HAL_ADC_Start+0x164>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d11b      	bne.n	8002478 <HAL_ADC_Start+0x148>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d114      	bne.n	8002478 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800245c:	609a      	str	r2, [r3, #8]
 800245e:	e00b      	b.n	8002478 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002464:	f043 0210 	orr.w	r2, r3, #16
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002470:	f043 0201 	orr.w	r2, r3, #1
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3714      	adds	r7, #20
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20000010 	.word	0x20000010
 800248c:	431bde83 	.word	0x431bde83
 8002490:	40012300 	.word	0x40012300
 8002494:	40012000 	.word	0x40012000

08002498 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024b4:	d113      	bne.n	80024de <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80024c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024c4:	d10b      	bne.n	80024de <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	f043 0220 	orr.w	r2, r3, #32
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e063      	b.n	80025a6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80024de:	f7ff feb3 	bl	8002248 <HAL_GetTick>
 80024e2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80024e4:	e021      	b.n	800252a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ec:	d01d      	beq.n	800252a <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d007      	beq.n	8002504 <HAL_ADC_PollForConversion+0x6c>
 80024f4:	f7ff fea8 	bl	8002248 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	683a      	ldr	r2, [r7, #0]
 8002500:	429a      	cmp	r2, r3
 8002502:	d212      	bcs.n	800252a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	2b02      	cmp	r3, #2
 8002510:	d00b      	beq.n	800252a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002516:	f043 0204 	orr.w	r2, r3, #4
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e03d      	b.n	80025a6 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b02      	cmp	r3, #2
 8002536:	d1d6      	bne.n	80024e6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f06f 0212 	mvn.w	r2, #18
 8002540:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002546:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d123      	bne.n	80025a4 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002560:	2b00      	cmp	r3, #0
 8002562:	d11f      	bne.n	80025a4 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800256e:	2b00      	cmp	r3, #0
 8002570:	d006      	beq.n	8002580 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800257c:	2b00      	cmp	r3, #0
 800257e:	d111      	bne.n	80025a4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002584:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d105      	bne.n	80025a4 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259c:	f043 0201 	orr.w	r2, r3, #1
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80025bc:	4618      	mov	r0, r3
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d101      	bne.n	80025e4 <HAL_ADC_ConfigChannel+0x1c>
 80025e0:	2302      	movs	r3, #2
 80025e2:	e105      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x228>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2b09      	cmp	r3, #9
 80025f2:	d925      	bls.n	8002640 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68d9      	ldr	r1, [r3, #12]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	b29b      	uxth	r3, r3
 8002600:	461a      	mov	r2, r3
 8002602:	4613      	mov	r3, r2
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	4413      	add	r3, r2
 8002608:	3b1e      	subs	r3, #30
 800260a:	2207      	movs	r2, #7
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	43da      	mvns	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	400a      	ands	r2, r1
 8002618:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	68d9      	ldr	r1, [r3, #12]
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	b29b      	uxth	r3, r3
 800262a:	4618      	mov	r0, r3
 800262c:	4603      	mov	r3, r0
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	4403      	add	r3, r0
 8002632:	3b1e      	subs	r3, #30
 8002634:	409a      	lsls	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	430a      	orrs	r2, r1
 800263c:	60da      	str	r2, [r3, #12]
 800263e:	e022      	b.n	8002686 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	6919      	ldr	r1, [r3, #16]
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	b29b      	uxth	r3, r3
 800264c:	461a      	mov	r2, r3
 800264e:	4613      	mov	r3, r2
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	4413      	add	r3, r2
 8002654:	2207      	movs	r2, #7
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	43da      	mvns	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	400a      	ands	r2, r1
 8002662:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	6919      	ldr	r1, [r3, #16]
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	689a      	ldr	r2, [r3, #8]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	b29b      	uxth	r3, r3
 8002674:	4618      	mov	r0, r3
 8002676:	4603      	mov	r3, r0
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	4403      	add	r3, r0
 800267c:	409a      	lsls	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	430a      	orrs	r2, r1
 8002684:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	2b06      	cmp	r3, #6
 800268c:	d824      	bhi.n	80026d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685a      	ldr	r2, [r3, #4]
 8002698:	4613      	mov	r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	3b05      	subs	r3, #5
 80026a0:	221f      	movs	r2, #31
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43da      	mvns	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	400a      	ands	r2, r1
 80026ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	4618      	mov	r0, r3
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	4613      	mov	r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	4413      	add	r3, r2
 80026c8:	3b05      	subs	r3, #5
 80026ca:	fa00 f203 	lsl.w	r2, r0, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	430a      	orrs	r2, r1
 80026d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80026d6:	e04c      	b.n	8002772 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	2b0c      	cmp	r3, #12
 80026de:	d824      	bhi.n	800272a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	685a      	ldr	r2, [r3, #4]
 80026ea:	4613      	mov	r3, r2
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	4413      	add	r3, r2
 80026f0:	3b23      	subs	r3, #35	@ 0x23
 80026f2:	221f      	movs	r2, #31
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	43da      	mvns	r2, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	400a      	ands	r2, r1
 8002700:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	b29b      	uxth	r3, r3
 800270e:	4618      	mov	r0, r3
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	4613      	mov	r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	4413      	add	r3, r2
 800271a:	3b23      	subs	r3, #35	@ 0x23
 800271c:	fa00 f203 	lsl.w	r2, r0, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	430a      	orrs	r2, r1
 8002726:	631a      	str	r2, [r3, #48]	@ 0x30
 8002728:	e023      	b.n	8002772 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	4413      	add	r3, r2
 800273a:	3b41      	subs	r3, #65	@ 0x41
 800273c:	221f      	movs	r2, #31
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	43da      	mvns	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	400a      	ands	r2, r1
 800274a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	b29b      	uxth	r3, r3
 8002758:	4618      	mov	r0, r3
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	4613      	mov	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	3b41      	subs	r3, #65	@ 0x41
 8002766:	fa00 f203 	lsl.w	r2, r0, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	430a      	orrs	r2, r1
 8002770:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002772:	4b22      	ldr	r3, [pc, #136]	@ (80027fc <HAL_ADC_ConfigChannel+0x234>)
 8002774:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a21      	ldr	r2, [pc, #132]	@ (8002800 <HAL_ADC_ConfigChannel+0x238>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d109      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x1cc>
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2b12      	cmp	r3, #18
 8002786:	d105      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a19      	ldr	r2, [pc, #100]	@ (8002800 <HAL_ADC_ConfigChannel+0x238>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d123      	bne.n	80027e6 <HAL_ADC_ConfigChannel+0x21e>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2b10      	cmp	r3, #16
 80027a4:	d003      	beq.n	80027ae <HAL_ADC_ConfigChannel+0x1e6>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2b11      	cmp	r3, #17
 80027ac:	d11b      	bne.n	80027e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2b10      	cmp	r3, #16
 80027c0:	d111      	bne.n	80027e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027c2:	4b10      	ldr	r3, [pc, #64]	@ (8002804 <HAL_ADC_ConfigChannel+0x23c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a10      	ldr	r2, [pc, #64]	@ (8002808 <HAL_ADC_ConfigChannel+0x240>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	0c9a      	lsrs	r2, r3, #18
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027d8:	e002      	b.n	80027e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	3b01      	subs	r3, #1
 80027de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1f9      	bne.n	80027da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3714      	adds	r7, #20
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	40012300 	.word	0x40012300
 8002800:	40012000 	.word	0x40012000
 8002804:	20000010 	.word	0x20000010
 8002808:	431bde83 	.word	0x431bde83

0800280c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002814:	4b79      	ldr	r3, [pc, #484]	@ (80029fc <ADC_Init+0x1f0>)
 8002816:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	431a      	orrs	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002840:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6859      	ldr	r1, [r3, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	691b      	ldr	r3, [r3, #16]
 800284c:	021a      	lsls	r2, r3, #8
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	430a      	orrs	r2, r1
 8002854:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002864:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6859      	ldr	r1, [r3, #4]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689a      	ldr	r2, [r3, #8]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	430a      	orrs	r2, r1
 8002876:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	689a      	ldr	r2, [r3, #8]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002886:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6899      	ldr	r1, [r3, #8]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	68da      	ldr	r2, [r3, #12]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	430a      	orrs	r2, r1
 8002898:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800289e:	4a58      	ldr	r2, [pc, #352]	@ (8002a00 <ADC_Init+0x1f4>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d022      	beq.n	80028ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6899      	ldr	r1, [r3, #8]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	430a      	orrs	r2, r1
 80028c4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	6899      	ldr	r1, [r3, #8]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	430a      	orrs	r2, r1
 80028e6:	609a      	str	r2, [r3, #8]
 80028e8:	e00f      	b.n	800290a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002908:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 0202 	bic.w	r2, r2, #2
 8002918:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	6899      	ldr	r1, [r3, #8]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	7e1b      	ldrb	r3, [r3, #24]
 8002924:	005a      	lsls	r2, r3, #1
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	430a      	orrs	r2, r1
 800292c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d01b      	beq.n	8002970 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002946:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685a      	ldr	r2, [r3, #4]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002956:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6859      	ldr	r1, [r3, #4]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002962:	3b01      	subs	r3, #1
 8002964:	035a      	lsls	r2, r3, #13
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	e007      	b.n	8002980 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685a      	ldr	r2, [r3, #4]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800297e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800298e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69db      	ldr	r3, [r3, #28]
 800299a:	3b01      	subs	r3, #1
 800299c:	051a      	lsls	r2, r3, #20
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689a      	ldr	r2, [r3, #8]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80029b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	6899      	ldr	r1, [r3, #8]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80029c2:	025a      	lsls	r2, r3, #9
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	430a      	orrs	r2, r1
 80029ca:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689a      	ldr	r2, [r3, #8]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6899      	ldr	r1, [r3, #8]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	029a      	lsls	r2, r3, #10
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	609a      	str	r2, [r3, #8]
}
 80029f0:	bf00      	nop
 80029f2:	3714      	adds	r7, #20
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr
 80029fc:	40012300 	.word	0x40012300
 8002a00:	0f000001 	.word	0x0f000001

08002a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a14:	4b0c      	ldr	r3, [pc, #48]	@ (8002a48 <__NVIC_SetPriorityGrouping+0x44>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a1a:	68ba      	ldr	r2, [r7, #8]
 8002a1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a20:	4013      	ands	r3, r2
 8002a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a36:	4a04      	ldr	r2, [pc, #16]	@ (8002a48 <__NVIC_SetPriorityGrouping+0x44>)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	60d3      	str	r3, [r2, #12]
}
 8002a3c:	bf00      	nop
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a50:	4b04      	ldr	r3, [pc, #16]	@ (8002a64 <__NVIC_GetPriorityGrouping+0x18>)
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	0a1b      	lsrs	r3, r3, #8
 8002a56:	f003 0307 	and.w	r3, r3, #7
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	e000ed00 	.word	0xe000ed00

08002a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	db0b      	blt.n	8002a92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	f003 021f 	and.w	r2, r3, #31
 8002a80:	4907      	ldr	r1, [pc, #28]	@ (8002aa0 <__NVIC_EnableIRQ+0x38>)
 8002a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a86:	095b      	lsrs	r3, r3, #5
 8002a88:	2001      	movs	r0, #1
 8002a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	e000e100 	.word	0xe000e100

08002aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	6039      	str	r1, [r7, #0]
 8002aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	db0a      	blt.n	8002ace <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	490c      	ldr	r1, [pc, #48]	@ (8002af0 <__NVIC_SetPriority+0x4c>)
 8002abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac2:	0112      	lsls	r2, r2, #4
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002acc:	e00a      	b.n	8002ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	4908      	ldr	r1, [pc, #32]	@ (8002af4 <__NVIC_SetPriority+0x50>)
 8002ad4:	79fb      	ldrb	r3, [r7, #7]
 8002ad6:	f003 030f 	and.w	r3, r3, #15
 8002ada:	3b04      	subs	r3, #4
 8002adc:	0112      	lsls	r2, r2, #4
 8002ade:	b2d2      	uxtb	r2, r2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	761a      	strb	r2, [r3, #24]
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr
 8002af0:	e000e100 	.word	0xe000e100
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b089      	sub	sp, #36	@ 0x24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f003 0307 	and.w	r3, r3, #7
 8002b0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	f1c3 0307 	rsb	r3, r3, #7
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	bf28      	it	cs
 8002b16:	2304      	movcs	r3, #4
 8002b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	3304      	adds	r3, #4
 8002b1e:	2b06      	cmp	r3, #6
 8002b20:	d902      	bls.n	8002b28 <NVIC_EncodePriority+0x30>
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	3b03      	subs	r3, #3
 8002b26:	e000      	b.n	8002b2a <NVIC_EncodePriority+0x32>
 8002b28:	2300      	movs	r3, #0
 8002b2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43da      	mvns	r2, r3
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	401a      	ands	r2, r3
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b40:	f04f 31ff 	mov.w	r1, #4294967295
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	fa01 f303 	lsl.w	r3, r1, r3
 8002b4a:	43d9      	mvns	r1, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b50:	4313      	orrs	r3, r2
         );
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3724      	adds	r7, #36	@ 0x24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b082      	sub	sp, #8
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f7ff ff4c 	bl	8002a04 <__NVIC_SetPriorityGrouping>
}
 8002b6c:	bf00      	nop
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b086      	sub	sp, #24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
 8002b80:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b86:	f7ff ff61 	bl	8002a4c <__NVIC_GetPriorityGrouping>
 8002b8a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	68b9      	ldr	r1, [r7, #8]
 8002b90:	6978      	ldr	r0, [r7, #20]
 8002b92:	f7ff ffb1 	bl	8002af8 <NVIC_EncodePriority>
 8002b96:	4602      	mov	r2, r0
 8002b98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b9c:	4611      	mov	r1, r2
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff ff80 	bl	8002aa4 <__NVIC_SetPriority>
}
 8002ba4:	bf00      	nop
 8002ba6:	3718      	adds	r7, #24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff ff54 	bl	8002a68 <__NVIC_EnableIRQ>
}
 8002bc0:	bf00      	nop
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b089      	sub	sp, #36	@ 0x24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bde:	2300      	movs	r3, #0
 8002be0:	61fb      	str	r3, [r7, #28]
 8002be2:	e159      	b.n	8002e98 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002be4:	2201      	movs	r2, #1
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	697a      	ldr	r2, [r7, #20]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	f040 8148 	bne.w	8002e92 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f003 0303 	and.w	r3, r3, #3
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d005      	beq.n	8002c1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d130      	bne.n	8002c7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	2203      	movs	r2, #3
 8002c26:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2a:	43db      	mvns	r3, r3
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	4013      	ands	r3, r2
 8002c30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	68da      	ldr	r2, [r3, #12]
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3e:	69ba      	ldr	r2, [r7, #24]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c50:	2201      	movs	r2, #1
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	fa02 f303 	lsl.w	r3, r2, r3
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	69ba      	ldr	r2, [r7, #24]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	091b      	lsrs	r3, r3, #4
 8002c66:	f003 0201 	and.w	r2, r3, #1
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f003 0303 	and.w	r3, r3, #3
 8002c84:	2b03      	cmp	r3, #3
 8002c86:	d017      	beq.n	8002cb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	2203      	movs	r2, #3
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	69ba      	ldr	r2, [r7, #24]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	689a      	ldr	r2, [r3, #8]
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f003 0303 	and.w	r3, r3, #3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d123      	bne.n	8002d0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	08da      	lsrs	r2, r3, #3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	3208      	adds	r2, #8
 8002ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	f003 0307 	and.w	r3, r3, #7
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	220f      	movs	r2, #15
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	69ba      	ldr	r2, [r7, #24]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	691a      	ldr	r2, [r3, #16]
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	f003 0307 	and.w	r3, r3, #7
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	08da      	lsrs	r2, r3, #3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	3208      	adds	r2, #8
 8002d06:	69b9      	ldr	r1, [r7, #24]
 8002d08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	2203      	movs	r2, #3
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	43db      	mvns	r3, r3
 8002d1e:	69ba      	ldr	r2, [r7, #24]
 8002d20:	4013      	ands	r3, r2
 8002d22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f003 0203 	and.w	r2, r3, #3
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 80a2 	beq.w	8002e92 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60fb      	str	r3, [r7, #12]
 8002d52:	4b57      	ldr	r3, [pc, #348]	@ (8002eb0 <HAL_GPIO_Init+0x2e8>)
 8002d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d56:	4a56      	ldr	r2, [pc, #344]	@ (8002eb0 <HAL_GPIO_Init+0x2e8>)
 8002d58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d5e:	4b54      	ldr	r3, [pc, #336]	@ (8002eb0 <HAL_GPIO_Init+0x2e8>)
 8002d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d66:	60fb      	str	r3, [r7, #12]
 8002d68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d6a:	4a52      	ldr	r2, [pc, #328]	@ (8002eb4 <HAL_GPIO_Init+0x2ec>)
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	089b      	lsrs	r3, r3, #2
 8002d70:	3302      	adds	r3, #2
 8002d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	f003 0303 	and.w	r3, r3, #3
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	220f      	movs	r2, #15
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	43db      	mvns	r3, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a49      	ldr	r2, [pc, #292]	@ (8002eb8 <HAL_GPIO_Init+0x2f0>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d019      	beq.n	8002dca <HAL_GPIO_Init+0x202>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a48      	ldr	r2, [pc, #288]	@ (8002ebc <HAL_GPIO_Init+0x2f4>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d013      	beq.n	8002dc6 <HAL_GPIO_Init+0x1fe>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a47      	ldr	r2, [pc, #284]	@ (8002ec0 <HAL_GPIO_Init+0x2f8>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d00d      	beq.n	8002dc2 <HAL_GPIO_Init+0x1fa>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a46      	ldr	r2, [pc, #280]	@ (8002ec4 <HAL_GPIO_Init+0x2fc>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d007      	beq.n	8002dbe <HAL_GPIO_Init+0x1f6>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a45      	ldr	r2, [pc, #276]	@ (8002ec8 <HAL_GPIO_Init+0x300>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d101      	bne.n	8002dba <HAL_GPIO_Init+0x1f2>
 8002db6:	2304      	movs	r3, #4
 8002db8:	e008      	b.n	8002dcc <HAL_GPIO_Init+0x204>
 8002dba:	2307      	movs	r3, #7
 8002dbc:	e006      	b.n	8002dcc <HAL_GPIO_Init+0x204>
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e004      	b.n	8002dcc <HAL_GPIO_Init+0x204>
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	e002      	b.n	8002dcc <HAL_GPIO_Init+0x204>
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e000      	b.n	8002dcc <HAL_GPIO_Init+0x204>
 8002dca:	2300      	movs	r3, #0
 8002dcc:	69fa      	ldr	r2, [r7, #28]
 8002dce:	f002 0203 	and.w	r2, r2, #3
 8002dd2:	0092      	lsls	r2, r2, #2
 8002dd4:	4093      	lsls	r3, r2
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ddc:	4935      	ldr	r1, [pc, #212]	@ (8002eb4 <HAL_GPIO_Init+0x2ec>)
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	089b      	lsrs	r3, r3, #2
 8002de2:	3302      	adds	r3, #2
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dea:	4b38      	ldr	r3, [pc, #224]	@ (8002ecc <HAL_GPIO_Init+0x304>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	43db      	mvns	r3, r3
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	4013      	ands	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d003      	beq.n	8002e0e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e0e:	4a2f      	ldr	r2, [pc, #188]	@ (8002ecc <HAL_GPIO_Init+0x304>)
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e14:	4b2d      	ldr	r3, [pc, #180]	@ (8002ecc <HAL_GPIO_Init+0x304>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	4013      	ands	r3, r2
 8002e22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d003      	beq.n	8002e38 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e38:	4a24      	ldr	r2, [pc, #144]	@ (8002ecc <HAL_GPIO_Init+0x304>)
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e3e:	4b23      	ldr	r3, [pc, #140]	@ (8002ecc <HAL_GPIO_Init+0x304>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	43db      	mvns	r3, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e62:	4a1a      	ldr	r2, [pc, #104]	@ (8002ecc <HAL_GPIO_Init+0x304>)
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e68:	4b18      	ldr	r3, [pc, #96]	@ (8002ecc <HAL_GPIO_Init+0x304>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	43db      	mvns	r3, r3
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	4013      	ands	r3, r2
 8002e76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d003      	beq.n	8002e8c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e8c:	4a0f      	ldr	r2, [pc, #60]	@ (8002ecc <HAL_GPIO_Init+0x304>)
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	3301      	adds	r3, #1
 8002e96:	61fb      	str	r3, [r7, #28]
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	2b0f      	cmp	r3, #15
 8002e9c:	f67f aea2 	bls.w	8002be4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ea0:	bf00      	nop
 8002ea2:	bf00      	nop
 8002ea4:	3724      	adds	r7, #36	@ 0x24
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	40013800 	.word	0x40013800
 8002eb8:	40020000 	.word	0x40020000
 8002ebc:	40020400 	.word	0x40020400
 8002ec0:	40020800 	.word	0x40020800
 8002ec4:	40020c00 	.word	0x40020c00
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	40013c00 	.word	0x40013c00

08002ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	460b      	mov	r3, r1
 8002eda:	807b      	strh	r3, [r7, #2]
 8002edc:	4613      	mov	r3, r2
 8002ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ee0:	787b      	ldrb	r3, [r7, #1]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ee6:	887a      	ldrh	r2, [r7, #2]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002eec:	e003      	b.n	8002ef6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002eee:	887b      	ldrh	r3, [r7, #2]
 8002ef0:	041a      	lsls	r2, r3, #16
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	619a      	str	r2, [r3, #24]
}
 8002ef6:	bf00      	nop
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
	...

08002f04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002f0e:	4b08      	ldr	r3, [pc, #32]	@ (8002f30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f10:	695a      	ldr	r2, [r3, #20]
 8002f12:	88fb      	ldrh	r3, [r7, #6]
 8002f14:	4013      	ands	r3, r2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d006      	beq.n	8002f28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f1a:	4a05      	ldr	r2, [pc, #20]	@ (8002f30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f1c:	88fb      	ldrh	r3, [r7, #6]
 8002f1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f20:	88fb      	ldrh	r3, [r7, #6]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7fe fcc6 	bl	80018b4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f28:	bf00      	nop
 8002f2a:	3708      	adds	r7, #8
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	40013c00 	.word	0x40013c00

08002f34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d101      	bne.n	8002f46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e12b      	b.n	800319e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d106      	bne.n	8002f60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7fe fec0 	bl	8001ce0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2224      	movs	r2, #36	@ 0x24
 8002f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f022 0201 	bic.w	r2, r2, #1
 8002f76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f98:	f001 f8da 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8002f9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	4a81      	ldr	r2, [pc, #516]	@ (80031a8 <HAL_I2C_Init+0x274>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d807      	bhi.n	8002fb8 <HAL_I2C_Init+0x84>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4a80      	ldr	r2, [pc, #512]	@ (80031ac <HAL_I2C_Init+0x278>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	bf94      	ite	ls
 8002fb0:	2301      	movls	r3, #1
 8002fb2:	2300      	movhi	r3, #0
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	e006      	b.n	8002fc6 <HAL_I2C_Init+0x92>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4a7d      	ldr	r2, [pc, #500]	@ (80031b0 <HAL_I2C_Init+0x27c>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	bf94      	ite	ls
 8002fc0:	2301      	movls	r3, #1
 8002fc2:	2300      	movhi	r3, #0
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e0e7      	b.n	800319e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	4a78      	ldr	r2, [pc, #480]	@ (80031b4 <HAL_I2C_Init+0x280>)
 8002fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd6:	0c9b      	lsrs	r3, r3, #18
 8002fd8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	6a1b      	ldr	r3, [r3, #32]
 8002ff4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	4a6a      	ldr	r2, [pc, #424]	@ (80031a8 <HAL_I2C_Init+0x274>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d802      	bhi.n	8003008 <HAL_I2C_Init+0xd4>
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	3301      	adds	r3, #1
 8003006:	e009      	b.n	800301c <HAL_I2C_Init+0xe8>
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800300e:	fb02 f303 	mul.w	r3, r2, r3
 8003012:	4a69      	ldr	r2, [pc, #420]	@ (80031b8 <HAL_I2C_Init+0x284>)
 8003014:	fba2 2303 	umull	r2, r3, r2, r3
 8003018:	099b      	lsrs	r3, r3, #6
 800301a:	3301      	adds	r3, #1
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	6812      	ldr	r2, [r2, #0]
 8003020:	430b      	orrs	r3, r1
 8003022:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	69db      	ldr	r3, [r3, #28]
 800302a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800302e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	495c      	ldr	r1, [pc, #368]	@ (80031a8 <HAL_I2C_Init+0x274>)
 8003038:	428b      	cmp	r3, r1
 800303a:	d819      	bhi.n	8003070 <HAL_I2C_Init+0x13c>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	1e59      	subs	r1, r3, #1
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	fbb1 f3f3 	udiv	r3, r1, r3
 800304a:	1c59      	adds	r1, r3, #1
 800304c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003050:	400b      	ands	r3, r1
 8003052:	2b00      	cmp	r3, #0
 8003054:	d00a      	beq.n	800306c <HAL_I2C_Init+0x138>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	1e59      	subs	r1, r3, #1
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	fbb1 f3f3 	udiv	r3, r1, r3
 8003064:	3301      	adds	r3, #1
 8003066:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800306a:	e051      	b.n	8003110 <HAL_I2C_Init+0x1dc>
 800306c:	2304      	movs	r3, #4
 800306e:	e04f      	b.n	8003110 <HAL_I2C_Init+0x1dc>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d111      	bne.n	800309c <HAL_I2C_Init+0x168>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	1e58      	subs	r0, r3, #1
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6859      	ldr	r1, [r3, #4]
 8003080:	460b      	mov	r3, r1
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	440b      	add	r3, r1
 8003086:	fbb0 f3f3 	udiv	r3, r0, r3
 800308a:	3301      	adds	r3, #1
 800308c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003090:	2b00      	cmp	r3, #0
 8003092:	bf0c      	ite	eq
 8003094:	2301      	moveq	r3, #1
 8003096:	2300      	movne	r3, #0
 8003098:	b2db      	uxtb	r3, r3
 800309a:	e012      	b.n	80030c2 <HAL_I2C_Init+0x18e>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	1e58      	subs	r0, r3, #1
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6859      	ldr	r1, [r3, #4]
 80030a4:	460b      	mov	r3, r1
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	440b      	add	r3, r1
 80030aa:	0099      	lsls	r1, r3, #2
 80030ac:	440b      	add	r3, r1
 80030ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80030b2:	3301      	adds	r3, #1
 80030b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	bf0c      	ite	eq
 80030bc:	2301      	moveq	r3, #1
 80030be:	2300      	movne	r3, #0
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <HAL_I2C_Init+0x196>
 80030c6:	2301      	movs	r3, #1
 80030c8:	e022      	b.n	8003110 <HAL_I2C_Init+0x1dc>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d10e      	bne.n	80030f0 <HAL_I2C_Init+0x1bc>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	1e58      	subs	r0, r3, #1
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6859      	ldr	r1, [r3, #4]
 80030da:	460b      	mov	r3, r1
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	440b      	add	r3, r1
 80030e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80030e4:	3301      	adds	r3, #1
 80030e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030ee:	e00f      	b.n	8003110 <HAL_I2C_Init+0x1dc>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	1e58      	subs	r0, r3, #1
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6859      	ldr	r1, [r3, #4]
 80030f8:	460b      	mov	r3, r1
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	0099      	lsls	r1, r3, #2
 8003100:	440b      	add	r3, r1
 8003102:	fbb0 f3f3 	udiv	r3, r0, r3
 8003106:	3301      	adds	r3, #1
 8003108:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800310c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003110:	6879      	ldr	r1, [r7, #4]
 8003112:	6809      	ldr	r1, [r1, #0]
 8003114:	4313      	orrs	r3, r2
 8003116:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	69da      	ldr	r2, [r3, #28]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	431a      	orrs	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	430a      	orrs	r2, r1
 8003132:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800313e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	6911      	ldr	r1, [r2, #16]
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	68d2      	ldr	r2, [r2, #12]
 800314a:	4311      	orrs	r1, r2
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6812      	ldr	r2, [r2, #0]
 8003150:	430b      	orrs	r3, r1
 8003152:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	695a      	ldr	r2, [r3, #20]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	431a      	orrs	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 0201 	orr.w	r2, r2, #1
 800317e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2220      	movs	r2, #32
 800318a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	000186a0 	.word	0x000186a0
 80031ac:	001e847f 	.word	0x001e847f
 80031b0:	003d08ff 	.word	0x003d08ff
 80031b4:	431bde83 	.word	0x431bde83
 80031b8:	10624dd3 	.word	0x10624dd3

080031bc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b088      	sub	sp, #32
 80031c0:	af02      	add	r7, sp, #8
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	607a      	str	r2, [r7, #4]
 80031c6:	461a      	mov	r2, r3
 80031c8:	460b      	mov	r3, r1
 80031ca:	817b      	strh	r3, [r7, #10]
 80031cc:	4613      	mov	r3, r2
 80031ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031d0:	f7ff f83a 	bl	8002248 <HAL_GetTick>
 80031d4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b20      	cmp	r3, #32
 80031e0:	f040 80e0 	bne.w	80033a4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	9300      	str	r3, [sp, #0]
 80031e8:	2319      	movs	r3, #25
 80031ea:	2201      	movs	r2, #1
 80031ec:	4970      	ldr	r1, [pc, #448]	@ (80033b0 <HAL_I2C_Master_Transmit+0x1f4>)
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f000 f964 	bl	80034bc <I2C_WaitOnFlagUntilTimeout>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80031fa:	2302      	movs	r3, #2
 80031fc:	e0d3      	b.n	80033a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003204:	2b01      	cmp	r3, #1
 8003206:	d101      	bne.n	800320c <HAL_I2C_Master_Transmit+0x50>
 8003208:	2302      	movs	r3, #2
 800320a:	e0cc      	b.n	80033a6 <HAL_I2C_Master_Transmit+0x1ea>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b01      	cmp	r3, #1
 8003220:	d007      	beq.n	8003232 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f042 0201 	orr.w	r2, r2, #1
 8003230:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003240:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2221      	movs	r2, #33	@ 0x21
 8003246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2210      	movs	r2, #16
 800324e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	893a      	ldrh	r2, [r7, #8]
 8003262:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003268:	b29a      	uxth	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	4a50      	ldr	r2, [pc, #320]	@ (80033b4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003272:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003274:	8979      	ldrh	r1, [r7, #10]
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	6a3a      	ldr	r2, [r7, #32]
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f000 f89c 	bl	80033b8 <I2C_MasterRequestWrite>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e08d      	b.n	80033a6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800328a:	2300      	movs	r3, #0
 800328c:	613b      	str	r3, [r7, #16]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	613b      	str	r3, [r7, #16]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	613b      	str	r3, [r7, #16]
 800329e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80032a0:	e066      	b.n	8003370 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032a2:	697a      	ldr	r2, [r7, #20]
 80032a4:	6a39      	ldr	r1, [r7, #32]
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 fa22 	bl	80036f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00d      	beq.n	80032ce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d107      	bne.n	80032ca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e06b      	b.n	80033a6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d2:	781a      	ldrb	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032de:	1c5a      	adds	r2, r3, #1
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	3b01      	subs	r3, #1
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f6:	3b01      	subs	r3, #1
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	695b      	ldr	r3, [r3, #20]
 8003304:	f003 0304 	and.w	r3, r3, #4
 8003308:	2b04      	cmp	r3, #4
 800330a:	d11b      	bne.n	8003344 <HAL_I2C_Master_Transmit+0x188>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003310:	2b00      	cmp	r3, #0
 8003312:	d017      	beq.n	8003344 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003318:	781a      	ldrb	r2, [r3, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003324:	1c5a      	adds	r2, r3, #1
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800332e:	b29b      	uxth	r3, r3
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800333c:	3b01      	subs	r3, #1
 800333e:	b29a      	uxth	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	6a39      	ldr	r1, [r7, #32]
 8003348:	68f8      	ldr	r0, [r7, #12]
 800334a:	f000 fa19 	bl	8003780 <I2C_WaitOnBTFFlagUntilTimeout>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00d      	beq.n	8003370 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003358:	2b04      	cmp	r3, #4
 800335a:	d107      	bne.n	800336c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800336a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e01a      	b.n	80033a6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003374:	2b00      	cmp	r3, #0
 8003376:	d194      	bne.n	80032a2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003386:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2220      	movs	r2, #32
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80033a0:	2300      	movs	r3, #0
 80033a2:	e000      	b.n	80033a6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80033a4:	2302      	movs	r3, #2
  }
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3718      	adds	r7, #24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	00100002 	.word	0x00100002
 80033b4:	ffff0000 	.word	0xffff0000

080033b8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b088      	sub	sp, #32
 80033bc:	af02      	add	r7, sp, #8
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	607a      	str	r2, [r7, #4]
 80033c2:	603b      	str	r3, [r7, #0]
 80033c4:	460b      	mov	r3, r1
 80033c6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033cc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	2b08      	cmp	r3, #8
 80033d2:	d006      	beq.n	80033e2 <I2C_MasterRequestWrite+0x2a>
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d003      	beq.n	80033e2 <I2C_MasterRequestWrite+0x2a>
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80033e0:	d108      	bne.n	80033f4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033f0:	601a      	str	r2, [r3, #0]
 80033f2:	e00b      	b.n	800340c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f8:	2b12      	cmp	r3, #18
 80033fa:	d107      	bne.n	800340c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800340a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f000 f84f 	bl	80034bc <I2C_WaitOnFlagUntilTimeout>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00d      	beq.n	8003440 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800342e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003432:	d103      	bne.n	800343c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800343a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e035      	b.n	80034ac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	691b      	ldr	r3, [r3, #16]
 8003444:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003448:	d108      	bne.n	800345c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800344a:	897b      	ldrh	r3, [r7, #10]
 800344c:	b2db      	uxtb	r3, r3
 800344e:	461a      	mov	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003458:	611a      	str	r2, [r3, #16]
 800345a:	e01b      	b.n	8003494 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800345c:	897b      	ldrh	r3, [r7, #10]
 800345e:	11db      	asrs	r3, r3, #7
 8003460:	b2db      	uxtb	r3, r3
 8003462:	f003 0306 	and.w	r3, r3, #6
 8003466:	b2db      	uxtb	r3, r3
 8003468:	f063 030f 	orn	r3, r3, #15
 800346c:	b2da      	uxtb	r2, r3
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	490e      	ldr	r1, [pc, #56]	@ (80034b4 <I2C_MasterRequestWrite+0xfc>)
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 f898 	bl	80035b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e010      	b.n	80034ac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800348a:	897b      	ldrh	r3, [r7, #10]
 800348c:	b2da      	uxtb	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	4907      	ldr	r1, [pc, #28]	@ (80034b8 <I2C_MasterRequestWrite+0x100>)
 800349a:	68f8      	ldr	r0, [r7, #12]
 800349c:	f000 f888 	bl	80035b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e000      	b.n	80034ac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3718      	adds	r7, #24
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	00010008 	.word	0x00010008
 80034b8:	00010002 	.word	0x00010002

080034bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	603b      	str	r3, [r7, #0]
 80034c8:	4613      	mov	r3, r2
 80034ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034cc:	e048      	b.n	8003560 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d4:	d044      	beq.n	8003560 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034d6:	f7fe feb7 	bl	8002248 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d302      	bcc.n	80034ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d139      	bne.n	8003560 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	0c1b      	lsrs	r3, r3, #16
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d10d      	bne.n	8003512 <I2C_WaitOnFlagUntilTimeout+0x56>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	43da      	mvns	r2, r3
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	4013      	ands	r3, r2
 8003502:	b29b      	uxth	r3, r3
 8003504:	2b00      	cmp	r3, #0
 8003506:	bf0c      	ite	eq
 8003508:	2301      	moveq	r3, #1
 800350a:	2300      	movne	r3, #0
 800350c:	b2db      	uxtb	r3, r3
 800350e:	461a      	mov	r2, r3
 8003510:	e00c      	b.n	800352c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	43da      	mvns	r2, r3
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	4013      	ands	r3, r2
 800351e:	b29b      	uxth	r3, r3
 8003520:	2b00      	cmp	r3, #0
 8003522:	bf0c      	ite	eq
 8003524:	2301      	moveq	r3, #1
 8003526:	2300      	movne	r3, #0
 8003528:	b2db      	uxtb	r3, r3
 800352a:	461a      	mov	r2, r3
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	429a      	cmp	r2, r3
 8003530:	d116      	bne.n	8003560 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2220      	movs	r2, #32
 800353c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354c:	f043 0220 	orr.w	r2, r3, #32
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e023      	b.n	80035a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	0c1b      	lsrs	r3, r3, #16
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b01      	cmp	r3, #1
 8003568:	d10d      	bne.n	8003586 <I2C_WaitOnFlagUntilTimeout+0xca>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	43da      	mvns	r2, r3
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	4013      	ands	r3, r2
 8003576:	b29b      	uxth	r3, r3
 8003578:	2b00      	cmp	r3, #0
 800357a:	bf0c      	ite	eq
 800357c:	2301      	moveq	r3, #1
 800357e:	2300      	movne	r3, #0
 8003580:	b2db      	uxtb	r3, r3
 8003582:	461a      	mov	r2, r3
 8003584:	e00c      	b.n	80035a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	43da      	mvns	r2, r3
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	4013      	ands	r3, r2
 8003592:	b29b      	uxth	r3, r3
 8003594:	2b00      	cmp	r3, #0
 8003596:	bf0c      	ite	eq
 8003598:	2301      	moveq	r3, #1
 800359a:	2300      	movne	r3, #0
 800359c:	b2db      	uxtb	r3, r3
 800359e:	461a      	mov	r2, r3
 80035a0:	79fb      	ldrb	r3, [r7, #7]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d093      	beq.n	80034ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3710      	adds	r7, #16
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
 80035bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035be:	e071      	b.n	80036a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	695b      	ldr	r3, [r3, #20]
 80035c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035ce:	d123      	bne.n	8003618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80035e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2220      	movs	r2, #32
 80035f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003604:	f043 0204 	orr.w	r2, r3, #4
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e067      	b.n	80036e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800361e:	d041      	beq.n	80036a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003620:	f7fe fe12 	bl	8002248 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	429a      	cmp	r2, r3
 800362e:	d302      	bcc.n	8003636 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d136      	bne.n	80036a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	0c1b      	lsrs	r3, r3, #16
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b01      	cmp	r3, #1
 800363e:	d10c      	bne.n	800365a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	43da      	mvns	r2, r3
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	4013      	ands	r3, r2
 800364c:	b29b      	uxth	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	bf14      	ite	ne
 8003652:	2301      	movne	r3, #1
 8003654:	2300      	moveq	r3, #0
 8003656:	b2db      	uxtb	r3, r3
 8003658:	e00b      	b.n	8003672 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	43da      	mvns	r2, r3
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	4013      	ands	r3, r2
 8003666:	b29b      	uxth	r3, r3
 8003668:	2b00      	cmp	r3, #0
 800366a:	bf14      	ite	ne
 800366c:	2301      	movne	r3, #1
 800366e:	2300      	moveq	r3, #0
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d016      	beq.n	80036a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2220      	movs	r2, #32
 8003680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003690:	f043 0220 	orr.w	r2, r3, #32
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e021      	b.n	80036e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	0c1b      	lsrs	r3, r3, #16
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d10c      	bne.n	80036c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	695b      	ldr	r3, [r3, #20]
 80036b4:	43da      	mvns	r2, r3
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	4013      	ands	r3, r2
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	2b00      	cmp	r3, #0
 80036be:	bf14      	ite	ne
 80036c0:	2301      	movne	r3, #1
 80036c2:	2300      	moveq	r3, #0
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	e00b      	b.n	80036e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	43da      	mvns	r2, r3
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	4013      	ands	r3, r2
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	bf14      	ite	ne
 80036da:	2301      	movne	r3, #1
 80036dc:	2300      	moveq	r3, #0
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	f47f af6d 	bne.w	80035c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036fc:	e034      	b.n	8003768 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f000 f886 	bl	8003810 <I2C_IsAcknowledgeFailed>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e034      	b.n	8003778 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003714:	d028      	beq.n	8003768 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003716:	f7fe fd97 	bl	8002248 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	68ba      	ldr	r2, [r7, #8]
 8003722:	429a      	cmp	r2, r3
 8003724:	d302      	bcc.n	800372c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d11d      	bne.n	8003768 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003736:	2b80      	cmp	r3, #128	@ 0x80
 8003738:	d016      	beq.n	8003768 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2200      	movs	r2, #0
 800373e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2220      	movs	r2, #32
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003754:	f043 0220 	orr.w	r2, r3, #32
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e007      	b.n	8003778 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003772:	2b80      	cmp	r3, #128	@ 0x80
 8003774:	d1c3      	bne.n	80036fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	60b9      	str	r1, [r7, #8]
 800378a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800378c:	e034      	b.n	80037f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800378e:	68f8      	ldr	r0, [r7, #12]
 8003790:	f000 f83e 	bl	8003810 <I2C_IsAcknowledgeFailed>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e034      	b.n	8003808 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a4:	d028      	beq.n	80037f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037a6:	f7fe fd4f 	bl	8002248 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d302      	bcc.n	80037bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d11d      	bne.n	80037f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	f003 0304 	and.w	r3, r3, #4
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	d016      	beq.n	80037f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e4:	f043 0220 	orr.w	r2, r3, #32
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e007      	b.n	8003808 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	f003 0304 	and.w	r3, r3, #4
 8003802:	2b04      	cmp	r3, #4
 8003804:	d1c3      	bne.n	800378e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003826:	d11b      	bne.n	8003860 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003830:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2220      	movs	r2, #32
 800383c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384c:	f043 0204 	orr.w	r2, r3, #4
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e000      	b.n	8003862 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
	...

08003870 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b086      	sub	sp, #24
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d101      	bne.n	8003882 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e267      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	2b00      	cmp	r3, #0
 800388c:	d075      	beq.n	800397a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800388e:	4b88      	ldr	r3, [pc, #544]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f003 030c 	and.w	r3, r3, #12
 8003896:	2b04      	cmp	r3, #4
 8003898:	d00c      	beq.n	80038b4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800389a:	4b85      	ldr	r3, [pc, #532]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038a2:	2b08      	cmp	r3, #8
 80038a4:	d112      	bne.n	80038cc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038a6:	4b82      	ldr	r3, [pc, #520]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038b2:	d10b      	bne.n	80038cc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b4:	4b7e      	ldr	r3, [pc, #504]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d05b      	beq.n	8003978 <HAL_RCC_OscConfig+0x108>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d157      	bne.n	8003978 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e242      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038d4:	d106      	bne.n	80038e4 <HAL_RCC_OscConfig+0x74>
 80038d6:	4b76      	ldr	r3, [pc, #472]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a75      	ldr	r2, [pc, #468]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 80038dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038e0:	6013      	str	r3, [r2, #0]
 80038e2:	e01d      	b.n	8003920 <HAL_RCC_OscConfig+0xb0>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038ec:	d10c      	bne.n	8003908 <HAL_RCC_OscConfig+0x98>
 80038ee:	4b70      	ldr	r3, [pc, #448]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a6f      	ldr	r2, [pc, #444]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 80038f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038f8:	6013      	str	r3, [r2, #0]
 80038fa:	4b6d      	ldr	r3, [pc, #436]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a6c      	ldr	r2, [pc, #432]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 8003900:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003904:	6013      	str	r3, [r2, #0]
 8003906:	e00b      	b.n	8003920 <HAL_RCC_OscConfig+0xb0>
 8003908:	4b69      	ldr	r3, [pc, #420]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a68      	ldr	r2, [pc, #416]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 800390e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003912:	6013      	str	r3, [r2, #0]
 8003914:	4b66      	ldr	r3, [pc, #408]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a65      	ldr	r2, [pc, #404]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 800391a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800391e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d013      	beq.n	8003950 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003928:	f7fe fc8e 	bl	8002248 <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003930:	f7fe fc8a 	bl	8002248 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b64      	cmp	r3, #100	@ 0x64
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e207      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003942:	4b5b      	ldr	r3, [pc, #364]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d0f0      	beq.n	8003930 <HAL_RCC_OscConfig+0xc0>
 800394e:	e014      	b.n	800397a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003950:	f7fe fc7a 	bl	8002248 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003958:	f7fe fc76 	bl	8002248 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b64      	cmp	r3, #100	@ 0x64
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e1f3      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800396a:	4b51      	ldr	r3, [pc, #324]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1f0      	bne.n	8003958 <HAL_RCC_OscConfig+0xe8>
 8003976:	e000      	b.n	800397a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003978:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d063      	beq.n	8003a4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003986:	4b4a      	ldr	r3, [pc, #296]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 030c 	and.w	r3, r3, #12
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00b      	beq.n	80039aa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003992:	4b47      	ldr	r3, [pc, #284]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800399a:	2b08      	cmp	r3, #8
 800399c:	d11c      	bne.n	80039d8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800399e:	4b44      	ldr	r3, [pc, #272]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d116      	bne.n	80039d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039aa:	4b41      	ldr	r3, [pc, #260]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d005      	beq.n	80039c2 <HAL_RCC_OscConfig+0x152>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d001      	beq.n	80039c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e1c7      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c2:	4b3b      	ldr	r3, [pc, #236]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	00db      	lsls	r3, r3, #3
 80039d0:	4937      	ldr	r1, [pc, #220]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039d6:	e03a      	b.n	8003a4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d020      	beq.n	8003a22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039e0:	4b34      	ldr	r3, [pc, #208]	@ (8003ab4 <HAL_RCC_OscConfig+0x244>)
 80039e2:	2201      	movs	r2, #1
 80039e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e6:	f7fe fc2f 	bl	8002248 <HAL_GetTick>
 80039ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ec:	e008      	b.n	8003a00 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039ee:	f7fe fc2b 	bl	8002248 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d901      	bls.n	8003a00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e1a8      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a00:	4b2b      	ldr	r3, [pc, #172]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d0f0      	beq.n	80039ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a0c:	4b28      	ldr	r3, [pc, #160]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	00db      	lsls	r3, r3, #3
 8003a1a:	4925      	ldr	r1, [pc, #148]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	600b      	str	r3, [r1, #0]
 8003a20:	e015      	b.n	8003a4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a22:	4b24      	ldr	r3, [pc, #144]	@ (8003ab4 <HAL_RCC_OscConfig+0x244>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a28:	f7fe fc0e 	bl	8002248 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a30:	f7fe fc0a 	bl	8002248 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e187      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a42:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1f0      	bne.n	8003a30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0308 	and.w	r3, r3, #8
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d036      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	695b      	ldr	r3, [r3, #20]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d016      	beq.n	8003a90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a62:	4b15      	ldr	r3, [pc, #84]	@ (8003ab8 <HAL_RCC_OscConfig+0x248>)
 8003a64:	2201      	movs	r2, #1
 8003a66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a68:	f7fe fbee 	bl	8002248 <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a70:	f7fe fbea 	bl	8002248 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e167      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a82:	4b0b      	ldr	r3, [pc, #44]	@ (8003ab0 <HAL_RCC_OscConfig+0x240>)
 8003a84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d0f0      	beq.n	8003a70 <HAL_RCC_OscConfig+0x200>
 8003a8e:	e01b      	b.n	8003ac8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a90:	4b09      	ldr	r3, [pc, #36]	@ (8003ab8 <HAL_RCC_OscConfig+0x248>)
 8003a92:	2200      	movs	r2, #0
 8003a94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a96:	f7fe fbd7 	bl	8002248 <HAL_GetTick>
 8003a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a9c:	e00e      	b.n	8003abc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a9e:	f7fe fbd3 	bl	8002248 <HAL_GetTick>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d907      	bls.n	8003abc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e150      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
 8003ab0:	40023800 	.word	0x40023800
 8003ab4:	42470000 	.word	0x42470000
 8003ab8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003abc:	4b88      	ldr	r3, [pc, #544]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003abe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d1ea      	bne.n	8003a9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f000 8097 	beq.w	8003c04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ada:	4b81      	ldr	r3, [pc, #516]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ade:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10f      	bne.n	8003b06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	60bb      	str	r3, [r7, #8]
 8003aea:	4b7d      	ldr	r3, [pc, #500]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aee:	4a7c      	ldr	r2, [pc, #496]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003af0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003af4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003af6:	4b7a      	ldr	r3, [pc, #488]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003afe:	60bb      	str	r3, [r7, #8]
 8003b00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b02:	2301      	movs	r3, #1
 8003b04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b06:	4b77      	ldr	r3, [pc, #476]	@ (8003ce4 <HAL_RCC_OscConfig+0x474>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d118      	bne.n	8003b44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b12:	4b74      	ldr	r3, [pc, #464]	@ (8003ce4 <HAL_RCC_OscConfig+0x474>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a73      	ldr	r2, [pc, #460]	@ (8003ce4 <HAL_RCC_OscConfig+0x474>)
 8003b18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b1e:	f7fe fb93 	bl	8002248 <HAL_GetTick>
 8003b22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b24:	e008      	b.n	8003b38 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b26:	f7fe fb8f 	bl	8002248 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d901      	bls.n	8003b38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e10c      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b38:	4b6a      	ldr	r3, [pc, #424]	@ (8003ce4 <HAL_RCC_OscConfig+0x474>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d0f0      	beq.n	8003b26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d106      	bne.n	8003b5a <HAL_RCC_OscConfig+0x2ea>
 8003b4c:	4b64      	ldr	r3, [pc, #400]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b50:	4a63      	ldr	r2, [pc, #396]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003b52:	f043 0301 	orr.w	r3, r3, #1
 8003b56:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b58:	e01c      	b.n	8003b94 <HAL_RCC_OscConfig+0x324>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	2b05      	cmp	r3, #5
 8003b60:	d10c      	bne.n	8003b7c <HAL_RCC_OscConfig+0x30c>
 8003b62:	4b5f      	ldr	r3, [pc, #380]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b66:	4a5e      	ldr	r2, [pc, #376]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003b68:	f043 0304 	orr.w	r3, r3, #4
 8003b6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b6e:	4b5c      	ldr	r3, [pc, #368]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b72:	4a5b      	ldr	r2, [pc, #364]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003b74:	f043 0301 	orr.w	r3, r3, #1
 8003b78:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b7a:	e00b      	b.n	8003b94 <HAL_RCC_OscConfig+0x324>
 8003b7c:	4b58      	ldr	r3, [pc, #352]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003b7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b80:	4a57      	ldr	r2, [pc, #348]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003b82:	f023 0301 	bic.w	r3, r3, #1
 8003b86:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b88:	4b55      	ldr	r3, [pc, #340]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b8c:	4a54      	ldr	r2, [pc, #336]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003b8e:	f023 0304 	bic.w	r3, r3, #4
 8003b92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d015      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b9c:	f7fe fb54 	bl	8002248 <HAL_GetTick>
 8003ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba2:	e00a      	b.n	8003bba <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ba4:	f7fe fb50 	bl	8002248 <HAL_GetTick>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e0cb      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bba:	4b49      	ldr	r3, [pc, #292]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d0ee      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x334>
 8003bc6:	e014      	b.n	8003bf2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bc8:	f7fe fb3e 	bl	8002248 <HAL_GetTick>
 8003bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bce:	e00a      	b.n	8003be6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bd0:	f7fe fb3a 	bl	8002248 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e0b5      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003be6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1ee      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bf2:	7dfb      	ldrb	r3, [r7, #23]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d105      	bne.n	8003c04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bf8:	4b39      	ldr	r3, [pc, #228]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfc:	4a38      	ldr	r2, [pc, #224]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003bfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c02:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f000 80a1 	beq.w	8003d50 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c0e:	4b34      	ldr	r3, [pc, #208]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f003 030c 	and.w	r3, r3, #12
 8003c16:	2b08      	cmp	r3, #8
 8003c18:	d05c      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d141      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c22:	4b31      	ldr	r3, [pc, #196]	@ (8003ce8 <HAL_RCC_OscConfig+0x478>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c28:	f7fe fb0e 	bl	8002248 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c30:	f7fe fb0a 	bl	8002248 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e087      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c42:	4b27      	ldr	r3, [pc, #156]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f0      	bne.n	8003c30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	69da      	ldr	r2, [r3, #28]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a1b      	ldr	r3, [r3, #32]
 8003c56:	431a      	orrs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5c:	019b      	lsls	r3, r3, #6
 8003c5e:	431a      	orrs	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c64:	085b      	lsrs	r3, r3, #1
 8003c66:	3b01      	subs	r3, #1
 8003c68:	041b      	lsls	r3, r3, #16
 8003c6a:	431a      	orrs	r2, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c70:	061b      	lsls	r3, r3, #24
 8003c72:	491b      	ldr	r1, [pc, #108]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c78:	4b1b      	ldr	r3, [pc, #108]	@ (8003ce8 <HAL_RCC_OscConfig+0x478>)
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c7e:	f7fe fae3 	bl	8002248 <HAL_GetTick>
 8003c82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c84:	e008      	b.n	8003c98 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c86:	f7fe fadf 	bl	8002248 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e05c      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c98:	4b11      	ldr	r3, [pc, #68]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d0f0      	beq.n	8003c86 <HAL_RCC_OscConfig+0x416>
 8003ca4:	e054      	b.n	8003d50 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ca6:	4b10      	ldr	r3, [pc, #64]	@ (8003ce8 <HAL_RCC_OscConfig+0x478>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cac:	f7fe facc 	bl	8002248 <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cb4:	f7fe fac8 	bl	8002248 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e045      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cc6:	4b06      	ldr	r3, [pc, #24]	@ (8003ce0 <HAL_RCC_OscConfig+0x470>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1f0      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x444>
 8003cd2:	e03d      	b.n	8003d50 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d107      	bne.n	8003cec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e038      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
 8003ce0:	40023800 	.word	0x40023800
 8003ce4:	40007000 	.word	0x40007000
 8003ce8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003cec:	4b1b      	ldr	r3, [pc, #108]	@ (8003d5c <HAL_RCC_OscConfig+0x4ec>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d028      	beq.n	8003d4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d121      	bne.n	8003d4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d11a      	bne.n	8003d4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d22:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d111      	bne.n	8003d4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d32:	085b      	lsrs	r3, r3, #1
 8003d34:	3b01      	subs	r3, #1
 8003d36:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d107      	bne.n	8003d4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d46:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d001      	beq.n	8003d50 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e000      	b.n	8003d52 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3718      	adds	r7, #24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	40023800 	.word	0x40023800

08003d60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d101      	bne.n	8003d74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e0cc      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d74:	4b68      	ldr	r3, [pc, #416]	@ (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0307 	and.w	r3, r3, #7
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d90c      	bls.n	8003d9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d82:	4b65      	ldr	r3, [pc, #404]	@ (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d8a:	4b63      	ldr	r3, [pc, #396]	@ (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d001      	beq.n	8003d9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e0b8      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d020      	beq.n	8003dea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0304 	and.w	r3, r3, #4
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d005      	beq.n	8003dc0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003db4:	4b59      	ldr	r3, [pc, #356]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	4a58      	ldr	r2, [pc, #352]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003dba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003dbe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0308 	and.w	r3, r3, #8
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d005      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dcc:	4b53      	ldr	r3, [pc, #332]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	4a52      	ldr	r2, [pc, #328]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003dd2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003dd6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dd8:	4b50      	ldr	r3, [pc, #320]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	494d      	ldr	r1, [pc, #308]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d044      	beq.n	8003e80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d107      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dfe:	4b47      	ldr	r3, [pc, #284]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d119      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e07f      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d003      	beq.n	8003e1e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e1a:	2b03      	cmp	r3, #3
 8003e1c:	d107      	bne.n	8003e2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e1e:	4b3f      	ldr	r3, [pc, #252]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d109      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e06f      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e2e:	4b3b      	ldr	r3, [pc, #236]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e067      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e3e:	4b37      	ldr	r3, [pc, #220]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f023 0203 	bic.w	r2, r3, #3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	4934      	ldr	r1, [pc, #208]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e50:	f7fe f9fa 	bl	8002248 <HAL_GetTick>
 8003e54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e56:	e00a      	b.n	8003e6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e58:	f7fe f9f6 	bl	8002248 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e04f      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e6e:	4b2b      	ldr	r3, [pc, #172]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 020c 	and.w	r2, r3, #12
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d1eb      	bne.n	8003e58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e80:	4b25      	ldr	r3, [pc, #148]	@ (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0307 	and.w	r3, r3, #7
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d20c      	bcs.n	8003ea8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8e:	4b22      	ldr	r3, [pc, #136]	@ (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003e90:	683a      	ldr	r2, [r7, #0]
 8003e92:	b2d2      	uxtb	r2, r2
 8003e94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e96:	4b20      	ldr	r3, [pc, #128]	@ (8003f18 <HAL_RCC_ClockConfig+0x1b8>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0307 	and.w	r3, r3, #7
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d001      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e032      	b.n	8003f0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0304 	and.w	r3, r3, #4
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d008      	beq.n	8003ec6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eb4:	4b19      	ldr	r3, [pc, #100]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	4916      	ldr	r1, [pc, #88]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0308 	and.w	r3, r3, #8
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d009      	beq.n	8003ee6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ed2:	4b12      	ldr	r3, [pc, #72]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	490e      	ldr	r1, [pc, #56]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ee6:	f000 f821 	bl	8003f2c <HAL_RCC_GetSysClockFreq>
 8003eea:	4602      	mov	r2, r0
 8003eec:	4b0b      	ldr	r3, [pc, #44]	@ (8003f1c <HAL_RCC_ClockConfig+0x1bc>)
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	091b      	lsrs	r3, r3, #4
 8003ef2:	f003 030f 	and.w	r3, r3, #15
 8003ef6:	490a      	ldr	r1, [pc, #40]	@ (8003f20 <HAL_RCC_ClockConfig+0x1c0>)
 8003ef8:	5ccb      	ldrb	r3, [r1, r3]
 8003efa:	fa22 f303 	lsr.w	r3, r2, r3
 8003efe:	4a09      	ldr	r2, [pc, #36]	@ (8003f24 <HAL_RCC_ClockConfig+0x1c4>)
 8003f00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f02:	4b09      	ldr	r3, [pc, #36]	@ (8003f28 <HAL_RCC_ClockConfig+0x1c8>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fd ffae 	bl	8001e68 <HAL_InitTick>

  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	40023c00 	.word	0x40023c00
 8003f1c:	40023800 	.word	0x40023800
 8003f20:	0800c5f0 	.word	0x0800c5f0
 8003f24:	20000010 	.word	0x20000010
 8003f28:	20000014 	.word	0x20000014

08003f2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f30:	b094      	sub	sp, #80	@ 0x50
 8003f32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f34:	2300      	movs	r3, #0
 8003f36:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f38:	2300      	movs	r3, #0
 8003f3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f44:	4b79      	ldr	r3, [pc, #484]	@ (800412c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	f003 030c 	and.w	r3, r3, #12
 8003f4c:	2b08      	cmp	r3, #8
 8003f4e:	d00d      	beq.n	8003f6c <HAL_RCC_GetSysClockFreq+0x40>
 8003f50:	2b08      	cmp	r3, #8
 8003f52:	f200 80e1 	bhi.w	8004118 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d002      	beq.n	8003f60 <HAL_RCC_GetSysClockFreq+0x34>
 8003f5a:	2b04      	cmp	r3, #4
 8003f5c:	d003      	beq.n	8003f66 <HAL_RCC_GetSysClockFreq+0x3a>
 8003f5e:	e0db      	b.n	8004118 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f60:	4b73      	ldr	r3, [pc, #460]	@ (8004130 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f62:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003f64:	e0db      	b.n	800411e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f66:	4b73      	ldr	r3, [pc, #460]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f68:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f6a:	e0d8      	b.n	800411e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f6c:	4b6f      	ldr	r3, [pc, #444]	@ (800412c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f74:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f76:	4b6d      	ldr	r3, [pc, #436]	@ (800412c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d063      	beq.n	800404a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f82:	4b6a      	ldr	r3, [pc, #424]	@ (800412c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	099b      	lsrs	r3, r3, #6
 8003f88:	2200      	movs	r2, #0
 8003f8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f8c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f94:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f96:	2300      	movs	r3, #0
 8003f98:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f9a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003f9e:	4622      	mov	r2, r4
 8003fa0:	462b      	mov	r3, r5
 8003fa2:	f04f 0000 	mov.w	r0, #0
 8003fa6:	f04f 0100 	mov.w	r1, #0
 8003faa:	0159      	lsls	r1, r3, #5
 8003fac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fb0:	0150      	lsls	r0, r2, #5
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	4621      	mov	r1, r4
 8003fb8:	1a51      	subs	r1, r2, r1
 8003fba:	6139      	str	r1, [r7, #16]
 8003fbc:	4629      	mov	r1, r5
 8003fbe:	eb63 0301 	sbc.w	r3, r3, r1
 8003fc2:	617b      	str	r3, [r7, #20]
 8003fc4:	f04f 0200 	mov.w	r2, #0
 8003fc8:	f04f 0300 	mov.w	r3, #0
 8003fcc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fd0:	4659      	mov	r1, fp
 8003fd2:	018b      	lsls	r3, r1, #6
 8003fd4:	4651      	mov	r1, sl
 8003fd6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fda:	4651      	mov	r1, sl
 8003fdc:	018a      	lsls	r2, r1, #6
 8003fde:	4651      	mov	r1, sl
 8003fe0:	ebb2 0801 	subs.w	r8, r2, r1
 8003fe4:	4659      	mov	r1, fp
 8003fe6:	eb63 0901 	sbc.w	r9, r3, r1
 8003fea:	f04f 0200 	mov.w	r2, #0
 8003fee:	f04f 0300 	mov.w	r3, #0
 8003ff2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ff6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ffa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ffe:	4690      	mov	r8, r2
 8004000:	4699      	mov	r9, r3
 8004002:	4623      	mov	r3, r4
 8004004:	eb18 0303 	adds.w	r3, r8, r3
 8004008:	60bb      	str	r3, [r7, #8]
 800400a:	462b      	mov	r3, r5
 800400c:	eb49 0303 	adc.w	r3, r9, r3
 8004010:	60fb      	str	r3, [r7, #12]
 8004012:	f04f 0200 	mov.w	r2, #0
 8004016:	f04f 0300 	mov.w	r3, #0
 800401a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800401e:	4629      	mov	r1, r5
 8004020:	024b      	lsls	r3, r1, #9
 8004022:	4621      	mov	r1, r4
 8004024:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004028:	4621      	mov	r1, r4
 800402a:	024a      	lsls	r2, r1, #9
 800402c:	4610      	mov	r0, r2
 800402e:	4619      	mov	r1, r3
 8004030:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004032:	2200      	movs	r2, #0
 8004034:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004036:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004038:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800403c:	f7fc fe2c 	bl	8000c98 <__aeabi_uldivmod>
 8004040:	4602      	mov	r2, r0
 8004042:	460b      	mov	r3, r1
 8004044:	4613      	mov	r3, r2
 8004046:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004048:	e058      	b.n	80040fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800404a:	4b38      	ldr	r3, [pc, #224]	@ (800412c <HAL_RCC_GetSysClockFreq+0x200>)
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	099b      	lsrs	r3, r3, #6
 8004050:	2200      	movs	r2, #0
 8004052:	4618      	mov	r0, r3
 8004054:	4611      	mov	r1, r2
 8004056:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800405a:	623b      	str	r3, [r7, #32]
 800405c:	2300      	movs	r3, #0
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004060:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004064:	4642      	mov	r2, r8
 8004066:	464b      	mov	r3, r9
 8004068:	f04f 0000 	mov.w	r0, #0
 800406c:	f04f 0100 	mov.w	r1, #0
 8004070:	0159      	lsls	r1, r3, #5
 8004072:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004076:	0150      	lsls	r0, r2, #5
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	4641      	mov	r1, r8
 800407e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004082:	4649      	mov	r1, r9
 8004084:	eb63 0b01 	sbc.w	fp, r3, r1
 8004088:	f04f 0200 	mov.w	r2, #0
 800408c:	f04f 0300 	mov.w	r3, #0
 8004090:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004094:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004098:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800409c:	ebb2 040a 	subs.w	r4, r2, sl
 80040a0:	eb63 050b 	sbc.w	r5, r3, fp
 80040a4:	f04f 0200 	mov.w	r2, #0
 80040a8:	f04f 0300 	mov.w	r3, #0
 80040ac:	00eb      	lsls	r3, r5, #3
 80040ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040b2:	00e2      	lsls	r2, r4, #3
 80040b4:	4614      	mov	r4, r2
 80040b6:	461d      	mov	r5, r3
 80040b8:	4643      	mov	r3, r8
 80040ba:	18e3      	adds	r3, r4, r3
 80040bc:	603b      	str	r3, [r7, #0]
 80040be:	464b      	mov	r3, r9
 80040c0:	eb45 0303 	adc.w	r3, r5, r3
 80040c4:	607b      	str	r3, [r7, #4]
 80040c6:	f04f 0200 	mov.w	r2, #0
 80040ca:	f04f 0300 	mov.w	r3, #0
 80040ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040d2:	4629      	mov	r1, r5
 80040d4:	028b      	lsls	r3, r1, #10
 80040d6:	4621      	mov	r1, r4
 80040d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040dc:	4621      	mov	r1, r4
 80040de:	028a      	lsls	r2, r1, #10
 80040e0:	4610      	mov	r0, r2
 80040e2:	4619      	mov	r1, r3
 80040e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040e6:	2200      	movs	r2, #0
 80040e8:	61bb      	str	r3, [r7, #24]
 80040ea:	61fa      	str	r2, [r7, #28]
 80040ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040f0:	f7fc fdd2 	bl	8000c98 <__aeabi_uldivmod>
 80040f4:	4602      	mov	r2, r0
 80040f6:	460b      	mov	r3, r1
 80040f8:	4613      	mov	r3, r2
 80040fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80040fc:	4b0b      	ldr	r3, [pc, #44]	@ (800412c <HAL_RCC_GetSysClockFreq+0x200>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	0c1b      	lsrs	r3, r3, #16
 8004102:	f003 0303 	and.w	r3, r3, #3
 8004106:	3301      	adds	r3, #1
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800410c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800410e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004110:	fbb2 f3f3 	udiv	r3, r2, r3
 8004114:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004116:	e002      	b.n	800411e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004118:	4b05      	ldr	r3, [pc, #20]	@ (8004130 <HAL_RCC_GetSysClockFreq+0x204>)
 800411a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800411c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800411e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004120:	4618      	mov	r0, r3
 8004122:	3750      	adds	r7, #80	@ 0x50
 8004124:	46bd      	mov	sp, r7
 8004126:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800412a:	bf00      	nop
 800412c:	40023800 	.word	0x40023800
 8004130:	00f42400 	.word	0x00f42400
 8004134:	007a1200 	.word	0x007a1200

08004138 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004138:	b480      	push	{r7}
 800413a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800413c:	4b03      	ldr	r3, [pc, #12]	@ (800414c <HAL_RCC_GetHCLKFreq+0x14>)
 800413e:	681b      	ldr	r3, [r3, #0]
}
 8004140:	4618      	mov	r0, r3
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	20000010 	.word	0x20000010

08004150 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004154:	f7ff fff0 	bl	8004138 <HAL_RCC_GetHCLKFreq>
 8004158:	4602      	mov	r2, r0
 800415a:	4b05      	ldr	r3, [pc, #20]	@ (8004170 <HAL_RCC_GetPCLK1Freq+0x20>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	0a9b      	lsrs	r3, r3, #10
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	4903      	ldr	r1, [pc, #12]	@ (8004174 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004166:	5ccb      	ldrb	r3, [r1, r3]
 8004168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800416c:	4618      	mov	r0, r3
 800416e:	bd80      	pop	{r7, pc}
 8004170:	40023800 	.word	0x40023800
 8004174:	0800c600 	.word	0x0800c600

08004178 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800417c:	f7ff ffdc 	bl	8004138 <HAL_RCC_GetHCLKFreq>
 8004180:	4602      	mov	r2, r0
 8004182:	4b05      	ldr	r3, [pc, #20]	@ (8004198 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	0b5b      	lsrs	r3, r3, #13
 8004188:	f003 0307 	and.w	r3, r3, #7
 800418c:	4903      	ldr	r1, [pc, #12]	@ (800419c <HAL_RCC_GetPCLK2Freq+0x24>)
 800418e:	5ccb      	ldrb	r3, [r1, r3]
 8004190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004194:	4618      	mov	r0, r3
 8004196:	bd80      	pop	{r7, pc}
 8004198:	40023800 	.word	0x40023800
 800419c:	0800c600 	.word	0x0800c600

080041a0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	220f      	movs	r2, #15
 80041ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80041b0:	4b12      	ldr	r3, [pc, #72]	@ (80041fc <HAL_RCC_GetClockConfig+0x5c>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f003 0203 	and.w	r2, r3, #3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80041bc:	4b0f      	ldr	r3, [pc, #60]	@ (80041fc <HAL_RCC_GetClockConfig+0x5c>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80041c8:	4b0c      	ldr	r3, [pc, #48]	@ (80041fc <HAL_RCC_GetClockConfig+0x5c>)
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80041d4:	4b09      	ldr	r3, [pc, #36]	@ (80041fc <HAL_RCC_GetClockConfig+0x5c>)
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	08db      	lsrs	r3, r3, #3
 80041da:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80041e2:	4b07      	ldr	r3, [pc, #28]	@ (8004200 <HAL_RCC_GetClockConfig+0x60>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0207 	and.w	r2, r3, #7
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	601a      	str	r2, [r3, #0]
}
 80041ee:	bf00      	nop
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	40023800 	.word	0x40023800
 8004200:	40023c00 	.word	0x40023c00

08004204 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e041      	b.n	800429a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d106      	bne.n	8004230 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 f839 	bl	80042a2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2202      	movs	r2, #2
 8004234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	3304      	adds	r3, #4
 8004240:	4619      	mov	r1, r3
 8004242:	4610      	mov	r0, r2
 8004244:	f000 f9b2 	bl	80045ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80042a2:	b480      	push	{r7}
 80042a4:	b083      	sub	sp, #12
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80042aa:	bf00      	nop
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
	...

080042b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b085      	sub	sp, #20
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d001      	beq.n	80042d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e044      	b.n	800435a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2202      	movs	r2, #2
 80042d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68da      	ldr	r2, [r3, #12]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0201 	orr.w	r2, r2, #1
 80042e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a1e      	ldr	r2, [pc, #120]	@ (8004368 <HAL_TIM_Base_Start_IT+0xb0>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d018      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x6c>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042fa:	d013      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x6c>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a1a      	ldr	r2, [pc, #104]	@ (800436c <HAL_TIM_Base_Start_IT+0xb4>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d00e      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x6c>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a19      	ldr	r2, [pc, #100]	@ (8004370 <HAL_TIM_Base_Start_IT+0xb8>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d009      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x6c>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a17      	ldr	r2, [pc, #92]	@ (8004374 <HAL_TIM_Base_Start_IT+0xbc>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d004      	beq.n	8004324 <HAL_TIM_Base_Start_IT+0x6c>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a16      	ldr	r2, [pc, #88]	@ (8004378 <HAL_TIM_Base_Start_IT+0xc0>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d111      	bne.n	8004348 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2b06      	cmp	r3, #6
 8004334:	d010      	beq.n	8004358 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f042 0201 	orr.w	r2, r2, #1
 8004344:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004346:	e007      	b.n	8004358 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f042 0201 	orr.w	r2, r2, #1
 8004356:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3714      	adds	r7, #20
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	40010000 	.word	0x40010000
 800436c:	40000400 	.word	0x40000400
 8004370:	40000800 	.word	0x40000800
 8004374:	40000c00 	.word	0x40000c00
 8004378:	40014000 	.word	0x40014000

0800437c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	f003 0302 	and.w	r3, r3, #2
 800439a:	2b00      	cmp	r3, #0
 800439c:	d020      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d01b      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f06f 0202 	mvn.w	r2, #2
 80043b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	f003 0303 	and.w	r3, r3, #3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f8d2 	bl	8004570 <HAL_TIM_IC_CaptureCallback>
 80043cc:	e005      	b.n	80043da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f8c4 	bl	800455c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 f8d5 	bl	8004584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	f003 0304 	and.w	r3, r3, #4
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d020      	beq.n	800442c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f003 0304 	and.w	r3, r3, #4
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d01b      	beq.n	800442c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f06f 0204 	mvn.w	r2, #4
 80043fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2202      	movs	r2, #2
 8004402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f8ac 	bl	8004570 <HAL_TIM_IC_CaptureCallback>
 8004418:	e005      	b.n	8004426 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f89e 	bl	800455c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 f8af 	bl	8004584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	f003 0308 	and.w	r3, r3, #8
 8004432:	2b00      	cmp	r3, #0
 8004434:	d020      	beq.n	8004478 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f003 0308 	and.w	r3, r3, #8
 800443c:	2b00      	cmp	r3, #0
 800443e:	d01b      	beq.n	8004478 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f06f 0208 	mvn.w	r2, #8
 8004448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2204      	movs	r2, #4
 800444e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	f003 0303 	and.w	r3, r3, #3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f886 	bl	8004570 <HAL_TIM_IC_CaptureCallback>
 8004464:	e005      	b.n	8004472 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 f878 	bl	800455c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 f889 	bl	8004584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 0310 	and.w	r3, r3, #16
 800447e:	2b00      	cmp	r3, #0
 8004480:	d020      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f003 0310 	and.w	r3, r3, #16
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01b      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f06f 0210 	mvn.w	r2, #16
 8004494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2208      	movs	r2, #8
 800449a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d003      	beq.n	80044b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 f860 	bl	8004570 <HAL_TIM_IC_CaptureCallback>
 80044b0:	e005      	b.n	80044be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 f852 	bl	800455c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 f863 	bl	8004584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f003 0301 	and.w	r3, r3, #1
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00c      	beq.n	80044e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d007      	beq.n	80044e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f06f 0201 	mvn.w	r2, #1
 80044e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7fd fb76 	bl	8001bd4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00c      	beq.n	800450c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d007      	beq.n	800450c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 f8e6 	bl	80046d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00c      	beq.n	8004530 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800451c:	2b00      	cmp	r3, #0
 800451e:	d007      	beq.n	8004530 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f834 	bl	8004598 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	f003 0320 	and.w	r3, r3, #32
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00c      	beq.n	8004554 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f003 0320 	and.w	r3, r3, #32
 8004540:	2b00      	cmp	r3, #0
 8004542:	d007      	beq.n	8004554 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f06f 0220 	mvn.w	r2, #32
 800454c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f8b8 	bl	80046c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004554:	bf00      	nop
 8004556:	3710      	adds	r7, #16
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr

08004570 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800458c:	bf00      	nop
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045a0:	bf00      	nop
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b085      	sub	sp, #20
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a3a      	ldr	r2, [pc, #232]	@ (80046a8 <TIM_Base_SetConfig+0xfc>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d00f      	beq.n	80045e4 <TIM_Base_SetConfig+0x38>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ca:	d00b      	beq.n	80045e4 <TIM_Base_SetConfig+0x38>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a37      	ldr	r2, [pc, #220]	@ (80046ac <TIM_Base_SetConfig+0x100>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d007      	beq.n	80045e4 <TIM_Base_SetConfig+0x38>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a36      	ldr	r2, [pc, #216]	@ (80046b0 <TIM_Base_SetConfig+0x104>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d003      	beq.n	80045e4 <TIM_Base_SetConfig+0x38>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a35      	ldr	r2, [pc, #212]	@ (80046b4 <TIM_Base_SetConfig+0x108>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d108      	bne.n	80045f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a2b      	ldr	r2, [pc, #172]	@ (80046a8 <TIM_Base_SetConfig+0xfc>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d01b      	beq.n	8004636 <TIM_Base_SetConfig+0x8a>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004604:	d017      	beq.n	8004636 <TIM_Base_SetConfig+0x8a>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a28      	ldr	r2, [pc, #160]	@ (80046ac <TIM_Base_SetConfig+0x100>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d013      	beq.n	8004636 <TIM_Base_SetConfig+0x8a>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a27      	ldr	r2, [pc, #156]	@ (80046b0 <TIM_Base_SetConfig+0x104>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d00f      	beq.n	8004636 <TIM_Base_SetConfig+0x8a>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a26      	ldr	r2, [pc, #152]	@ (80046b4 <TIM_Base_SetConfig+0x108>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d00b      	beq.n	8004636 <TIM_Base_SetConfig+0x8a>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a25      	ldr	r2, [pc, #148]	@ (80046b8 <TIM_Base_SetConfig+0x10c>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d007      	beq.n	8004636 <TIM_Base_SetConfig+0x8a>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a24      	ldr	r2, [pc, #144]	@ (80046bc <TIM_Base_SetConfig+0x110>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d003      	beq.n	8004636 <TIM_Base_SetConfig+0x8a>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a23      	ldr	r2, [pc, #140]	@ (80046c0 <TIM_Base_SetConfig+0x114>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d108      	bne.n	8004648 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800463c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	4313      	orrs	r3, r2
 8004646:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	4313      	orrs	r3, r2
 8004654:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	689a      	ldr	r2, [r3, #8]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a0e      	ldr	r2, [pc, #56]	@ (80046a8 <TIM_Base_SetConfig+0xfc>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d103      	bne.n	800467c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	691a      	ldr	r2, [r3, #16]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b01      	cmp	r3, #1
 800468c:	d105      	bne.n	800469a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	f023 0201 	bic.w	r2, r3, #1
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	611a      	str	r2, [r3, #16]
  }
}
 800469a:	bf00      	nop
 800469c:	3714      	adds	r7, #20
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop
 80046a8:	40010000 	.word	0x40010000
 80046ac:	40000400 	.word	0x40000400
 80046b0:	40000800 	.word	0x40000800
 80046b4:	40000c00 	.word	0x40000c00
 80046b8:	40014000 	.word	0x40014000
 80046bc:	40014400 	.word	0x40014400
 80046c0:	40014800 	.word	0x40014800

080046c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e042      	b.n	8004784 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d106      	bne.n	8004718 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f7fd fb2c 	bl	8001d70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2224      	movs	r2, #36	@ 0x24
 800471c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800472e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f000 f82b 	bl	800478c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	691a      	ldr	r2, [r3, #16]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004744:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	695a      	ldr	r2, [r3, #20]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004754:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68da      	ldr	r2, [r3, #12]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004764:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2220      	movs	r2, #32
 8004770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2220      	movs	r2, #32
 8004778:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800478c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004790:	b0c0      	sub	sp, #256	@ 0x100
 8004792:	af00      	add	r7, sp, #0
 8004794:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80047a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a8:	68d9      	ldr	r1, [r3, #12]
 80047aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	ea40 0301 	orr.w	r3, r0, r1
 80047b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80047b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ba:	689a      	ldr	r2, [r3, #8]
 80047bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	431a      	orrs	r2, r3
 80047c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c8:	695b      	ldr	r3, [r3, #20]
 80047ca:	431a      	orrs	r2, r3
 80047cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d0:	69db      	ldr	r3, [r3, #28]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80047d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80047e4:	f021 010c 	bic.w	r1, r1, #12
 80047e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80047f2:	430b      	orrs	r3, r1
 80047f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	695b      	ldr	r3, [r3, #20]
 80047fe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004806:	6999      	ldr	r1, [r3, #24]
 8004808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	ea40 0301 	orr.w	r3, r0, r1
 8004812:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	4b8f      	ldr	r3, [pc, #572]	@ (8004a58 <UART_SetConfig+0x2cc>)
 800481c:	429a      	cmp	r2, r3
 800481e:	d005      	beq.n	800482c <UART_SetConfig+0xa0>
 8004820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	4b8d      	ldr	r3, [pc, #564]	@ (8004a5c <UART_SetConfig+0x2d0>)
 8004828:	429a      	cmp	r2, r3
 800482a:	d104      	bne.n	8004836 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800482c:	f7ff fca4 	bl	8004178 <HAL_RCC_GetPCLK2Freq>
 8004830:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004834:	e003      	b.n	800483e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004836:	f7ff fc8b 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 800483a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800483e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004842:	69db      	ldr	r3, [r3, #28]
 8004844:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004848:	f040 810c 	bne.w	8004a64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800484c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004850:	2200      	movs	r2, #0
 8004852:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004856:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800485a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800485e:	4622      	mov	r2, r4
 8004860:	462b      	mov	r3, r5
 8004862:	1891      	adds	r1, r2, r2
 8004864:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004866:	415b      	adcs	r3, r3
 8004868:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800486a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800486e:	4621      	mov	r1, r4
 8004870:	eb12 0801 	adds.w	r8, r2, r1
 8004874:	4629      	mov	r1, r5
 8004876:	eb43 0901 	adc.w	r9, r3, r1
 800487a:	f04f 0200 	mov.w	r2, #0
 800487e:	f04f 0300 	mov.w	r3, #0
 8004882:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004886:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800488a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800488e:	4690      	mov	r8, r2
 8004890:	4699      	mov	r9, r3
 8004892:	4623      	mov	r3, r4
 8004894:	eb18 0303 	adds.w	r3, r8, r3
 8004898:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800489c:	462b      	mov	r3, r5
 800489e:	eb49 0303 	adc.w	r3, r9, r3
 80048a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80048a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80048b2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80048b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80048ba:	460b      	mov	r3, r1
 80048bc:	18db      	adds	r3, r3, r3
 80048be:	653b      	str	r3, [r7, #80]	@ 0x50
 80048c0:	4613      	mov	r3, r2
 80048c2:	eb42 0303 	adc.w	r3, r2, r3
 80048c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80048c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80048cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80048d0:	f7fc f9e2 	bl	8000c98 <__aeabi_uldivmod>
 80048d4:	4602      	mov	r2, r0
 80048d6:	460b      	mov	r3, r1
 80048d8:	4b61      	ldr	r3, [pc, #388]	@ (8004a60 <UART_SetConfig+0x2d4>)
 80048da:	fba3 2302 	umull	r2, r3, r3, r2
 80048de:	095b      	lsrs	r3, r3, #5
 80048e0:	011c      	lsls	r4, r3, #4
 80048e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048e6:	2200      	movs	r2, #0
 80048e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048ec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80048f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80048f4:	4642      	mov	r2, r8
 80048f6:	464b      	mov	r3, r9
 80048f8:	1891      	adds	r1, r2, r2
 80048fa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80048fc:	415b      	adcs	r3, r3
 80048fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004900:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004904:	4641      	mov	r1, r8
 8004906:	eb12 0a01 	adds.w	sl, r2, r1
 800490a:	4649      	mov	r1, r9
 800490c:	eb43 0b01 	adc.w	fp, r3, r1
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	f04f 0300 	mov.w	r3, #0
 8004918:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800491c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004920:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004924:	4692      	mov	sl, r2
 8004926:	469b      	mov	fp, r3
 8004928:	4643      	mov	r3, r8
 800492a:	eb1a 0303 	adds.w	r3, sl, r3
 800492e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004932:	464b      	mov	r3, r9
 8004934:	eb4b 0303 	adc.w	r3, fp, r3
 8004938:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800493c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004948:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800494c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004950:	460b      	mov	r3, r1
 8004952:	18db      	adds	r3, r3, r3
 8004954:	643b      	str	r3, [r7, #64]	@ 0x40
 8004956:	4613      	mov	r3, r2
 8004958:	eb42 0303 	adc.w	r3, r2, r3
 800495c:	647b      	str	r3, [r7, #68]	@ 0x44
 800495e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004962:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004966:	f7fc f997 	bl	8000c98 <__aeabi_uldivmod>
 800496a:	4602      	mov	r2, r0
 800496c:	460b      	mov	r3, r1
 800496e:	4611      	mov	r1, r2
 8004970:	4b3b      	ldr	r3, [pc, #236]	@ (8004a60 <UART_SetConfig+0x2d4>)
 8004972:	fba3 2301 	umull	r2, r3, r3, r1
 8004976:	095b      	lsrs	r3, r3, #5
 8004978:	2264      	movs	r2, #100	@ 0x64
 800497a:	fb02 f303 	mul.w	r3, r2, r3
 800497e:	1acb      	subs	r3, r1, r3
 8004980:	00db      	lsls	r3, r3, #3
 8004982:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004986:	4b36      	ldr	r3, [pc, #216]	@ (8004a60 <UART_SetConfig+0x2d4>)
 8004988:	fba3 2302 	umull	r2, r3, r3, r2
 800498c:	095b      	lsrs	r3, r3, #5
 800498e:	005b      	lsls	r3, r3, #1
 8004990:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004994:	441c      	add	r4, r3
 8004996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800499a:	2200      	movs	r2, #0
 800499c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80049a0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80049a4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80049a8:	4642      	mov	r2, r8
 80049aa:	464b      	mov	r3, r9
 80049ac:	1891      	adds	r1, r2, r2
 80049ae:	63b9      	str	r1, [r7, #56]	@ 0x38
 80049b0:	415b      	adcs	r3, r3
 80049b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80049b8:	4641      	mov	r1, r8
 80049ba:	1851      	adds	r1, r2, r1
 80049bc:	6339      	str	r1, [r7, #48]	@ 0x30
 80049be:	4649      	mov	r1, r9
 80049c0:	414b      	adcs	r3, r1
 80049c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80049c4:	f04f 0200 	mov.w	r2, #0
 80049c8:	f04f 0300 	mov.w	r3, #0
 80049cc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80049d0:	4659      	mov	r1, fp
 80049d2:	00cb      	lsls	r3, r1, #3
 80049d4:	4651      	mov	r1, sl
 80049d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049da:	4651      	mov	r1, sl
 80049dc:	00ca      	lsls	r2, r1, #3
 80049de:	4610      	mov	r0, r2
 80049e0:	4619      	mov	r1, r3
 80049e2:	4603      	mov	r3, r0
 80049e4:	4642      	mov	r2, r8
 80049e6:	189b      	adds	r3, r3, r2
 80049e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049ec:	464b      	mov	r3, r9
 80049ee:	460a      	mov	r2, r1
 80049f0:	eb42 0303 	adc.w	r3, r2, r3
 80049f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a04:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	18db      	adds	r3, r3, r3
 8004a10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a12:	4613      	mov	r3, r2
 8004a14:	eb42 0303 	adc.w	r3, r2, r3
 8004a18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a22:	f7fc f939 	bl	8000c98 <__aeabi_uldivmod>
 8004a26:	4602      	mov	r2, r0
 8004a28:	460b      	mov	r3, r1
 8004a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004a60 <UART_SetConfig+0x2d4>)
 8004a2c:	fba3 1302 	umull	r1, r3, r3, r2
 8004a30:	095b      	lsrs	r3, r3, #5
 8004a32:	2164      	movs	r1, #100	@ 0x64
 8004a34:	fb01 f303 	mul.w	r3, r1, r3
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	3332      	adds	r3, #50	@ 0x32
 8004a3e:	4a08      	ldr	r2, [pc, #32]	@ (8004a60 <UART_SetConfig+0x2d4>)
 8004a40:	fba2 2303 	umull	r2, r3, r2, r3
 8004a44:	095b      	lsrs	r3, r3, #5
 8004a46:	f003 0207 	and.w	r2, r3, #7
 8004a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4422      	add	r2, r4
 8004a52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a54:	e106      	b.n	8004c64 <UART_SetConfig+0x4d8>
 8004a56:	bf00      	nop
 8004a58:	40011000 	.word	0x40011000
 8004a5c:	40011400 	.word	0x40011400
 8004a60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004a6e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004a72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004a76:	4642      	mov	r2, r8
 8004a78:	464b      	mov	r3, r9
 8004a7a:	1891      	adds	r1, r2, r2
 8004a7c:	6239      	str	r1, [r7, #32]
 8004a7e:	415b      	adcs	r3, r3
 8004a80:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a86:	4641      	mov	r1, r8
 8004a88:	1854      	adds	r4, r2, r1
 8004a8a:	4649      	mov	r1, r9
 8004a8c:	eb43 0501 	adc.w	r5, r3, r1
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	f04f 0300 	mov.w	r3, #0
 8004a98:	00eb      	lsls	r3, r5, #3
 8004a9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a9e:	00e2      	lsls	r2, r4, #3
 8004aa0:	4614      	mov	r4, r2
 8004aa2:	461d      	mov	r5, r3
 8004aa4:	4643      	mov	r3, r8
 8004aa6:	18e3      	adds	r3, r4, r3
 8004aa8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004aac:	464b      	mov	r3, r9
 8004aae:	eb45 0303 	adc.w	r3, r5, r3
 8004ab2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004ac2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ac6:	f04f 0200 	mov.w	r2, #0
 8004aca:	f04f 0300 	mov.w	r3, #0
 8004ace:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004ad2:	4629      	mov	r1, r5
 8004ad4:	008b      	lsls	r3, r1, #2
 8004ad6:	4621      	mov	r1, r4
 8004ad8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004adc:	4621      	mov	r1, r4
 8004ade:	008a      	lsls	r2, r1, #2
 8004ae0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004ae4:	f7fc f8d8 	bl	8000c98 <__aeabi_uldivmod>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	460b      	mov	r3, r1
 8004aec:	4b60      	ldr	r3, [pc, #384]	@ (8004c70 <UART_SetConfig+0x4e4>)
 8004aee:	fba3 2302 	umull	r2, r3, r3, r2
 8004af2:	095b      	lsrs	r3, r3, #5
 8004af4:	011c      	lsls	r4, r3, #4
 8004af6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004afa:	2200      	movs	r2, #0
 8004afc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b00:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b04:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b08:	4642      	mov	r2, r8
 8004b0a:	464b      	mov	r3, r9
 8004b0c:	1891      	adds	r1, r2, r2
 8004b0e:	61b9      	str	r1, [r7, #24]
 8004b10:	415b      	adcs	r3, r3
 8004b12:	61fb      	str	r3, [r7, #28]
 8004b14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b18:	4641      	mov	r1, r8
 8004b1a:	1851      	adds	r1, r2, r1
 8004b1c:	6139      	str	r1, [r7, #16]
 8004b1e:	4649      	mov	r1, r9
 8004b20:	414b      	adcs	r3, r1
 8004b22:	617b      	str	r3, [r7, #20]
 8004b24:	f04f 0200 	mov.w	r2, #0
 8004b28:	f04f 0300 	mov.w	r3, #0
 8004b2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b30:	4659      	mov	r1, fp
 8004b32:	00cb      	lsls	r3, r1, #3
 8004b34:	4651      	mov	r1, sl
 8004b36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b3a:	4651      	mov	r1, sl
 8004b3c:	00ca      	lsls	r2, r1, #3
 8004b3e:	4610      	mov	r0, r2
 8004b40:	4619      	mov	r1, r3
 8004b42:	4603      	mov	r3, r0
 8004b44:	4642      	mov	r2, r8
 8004b46:	189b      	adds	r3, r3, r2
 8004b48:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b4c:	464b      	mov	r3, r9
 8004b4e:	460a      	mov	r2, r1
 8004b50:	eb42 0303 	adc.w	r3, r2, r3
 8004b54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b62:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	f04f 0300 	mov.w	r3, #0
 8004b6c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004b70:	4649      	mov	r1, r9
 8004b72:	008b      	lsls	r3, r1, #2
 8004b74:	4641      	mov	r1, r8
 8004b76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b7a:	4641      	mov	r1, r8
 8004b7c:	008a      	lsls	r2, r1, #2
 8004b7e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004b82:	f7fc f889 	bl	8000c98 <__aeabi_uldivmod>
 8004b86:	4602      	mov	r2, r0
 8004b88:	460b      	mov	r3, r1
 8004b8a:	4611      	mov	r1, r2
 8004b8c:	4b38      	ldr	r3, [pc, #224]	@ (8004c70 <UART_SetConfig+0x4e4>)
 8004b8e:	fba3 2301 	umull	r2, r3, r3, r1
 8004b92:	095b      	lsrs	r3, r3, #5
 8004b94:	2264      	movs	r2, #100	@ 0x64
 8004b96:	fb02 f303 	mul.w	r3, r2, r3
 8004b9a:	1acb      	subs	r3, r1, r3
 8004b9c:	011b      	lsls	r3, r3, #4
 8004b9e:	3332      	adds	r3, #50	@ 0x32
 8004ba0:	4a33      	ldr	r2, [pc, #204]	@ (8004c70 <UART_SetConfig+0x4e4>)
 8004ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba6:	095b      	lsrs	r3, r3, #5
 8004ba8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bac:	441c      	add	r4, r3
 8004bae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	673b      	str	r3, [r7, #112]	@ 0x70
 8004bb6:	677a      	str	r2, [r7, #116]	@ 0x74
 8004bb8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004bbc:	4642      	mov	r2, r8
 8004bbe:	464b      	mov	r3, r9
 8004bc0:	1891      	adds	r1, r2, r2
 8004bc2:	60b9      	str	r1, [r7, #8]
 8004bc4:	415b      	adcs	r3, r3
 8004bc6:	60fb      	str	r3, [r7, #12]
 8004bc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004bcc:	4641      	mov	r1, r8
 8004bce:	1851      	adds	r1, r2, r1
 8004bd0:	6039      	str	r1, [r7, #0]
 8004bd2:	4649      	mov	r1, r9
 8004bd4:	414b      	adcs	r3, r1
 8004bd6:	607b      	str	r3, [r7, #4]
 8004bd8:	f04f 0200 	mov.w	r2, #0
 8004bdc:	f04f 0300 	mov.w	r3, #0
 8004be0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004be4:	4659      	mov	r1, fp
 8004be6:	00cb      	lsls	r3, r1, #3
 8004be8:	4651      	mov	r1, sl
 8004bea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bee:	4651      	mov	r1, sl
 8004bf0:	00ca      	lsls	r2, r1, #3
 8004bf2:	4610      	mov	r0, r2
 8004bf4:	4619      	mov	r1, r3
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	4642      	mov	r2, r8
 8004bfa:	189b      	adds	r3, r3, r2
 8004bfc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bfe:	464b      	mov	r3, r9
 8004c00:	460a      	mov	r2, r1
 8004c02:	eb42 0303 	adc.w	r3, r2, r3
 8004c06:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c12:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c14:	f04f 0200 	mov.w	r2, #0
 8004c18:	f04f 0300 	mov.w	r3, #0
 8004c1c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c20:	4649      	mov	r1, r9
 8004c22:	008b      	lsls	r3, r1, #2
 8004c24:	4641      	mov	r1, r8
 8004c26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c2a:	4641      	mov	r1, r8
 8004c2c:	008a      	lsls	r2, r1, #2
 8004c2e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004c32:	f7fc f831 	bl	8000c98 <__aeabi_uldivmod>
 8004c36:	4602      	mov	r2, r0
 8004c38:	460b      	mov	r3, r1
 8004c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c70 <UART_SetConfig+0x4e4>)
 8004c3c:	fba3 1302 	umull	r1, r3, r3, r2
 8004c40:	095b      	lsrs	r3, r3, #5
 8004c42:	2164      	movs	r1, #100	@ 0x64
 8004c44:	fb01 f303 	mul.w	r3, r1, r3
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	3332      	adds	r3, #50	@ 0x32
 8004c4e:	4a08      	ldr	r2, [pc, #32]	@ (8004c70 <UART_SetConfig+0x4e4>)
 8004c50:	fba2 2303 	umull	r2, r3, r2, r3
 8004c54:	095b      	lsrs	r3, r3, #5
 8004c56:	f003 020f 	and.w	r2, r3, #15
 8004c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4422      	add	r2, r4
 8004c62:	609a      	str	r2, [r3, #8]
}
 8004c64:	bf00      	nop
 8004c66:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c70:	51eb851f 	.word	0x51eb851f

08004c74 <__NVIC_SetPriority>:
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	6039      	str	r1, [r7, #0]
 8004c7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	db0a      	blt.n	8004c9e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	b2da      	uxtb	r2, r3
 8004c8c:	490c      	ldr	r1, [pc, #48]	@ (8004cc0 <__NVIC_SetPriority+0x4c>)
 8004c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c92:	0112      	lsls	r2, r2, #4
 8004c94:	b2d2      	uxtb	r2, r2
 8004c96:	440b      	add	r3, r1
 8004c98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004c9c:	e00a      	b.n	8004cb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	4908      	ldr	r1, [pc, #32]	@ (8004cc4 <__NVIC_SetPriority+0x50>)
 8004ca4:	79fb      	ldrb	r3, [r7, #7]
 8004ca6:	f003 030f 	and.w	r3, r3, #15
 8004caa:	3b04      	subs	r3, #4
 8004cac:	0112      	lsls	r2, r2, #4
 8004cae:	b2d2      	uxtb	r2, r2
 8004cb0:	440b      	add	r3, r1
 8004cb2:	761a      	strb	r2, [r3, #24]
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr
 8004cc0:	e000e100 	.word	0xe000e100
 8004cc4:	e000ed00 	.word	0xe000ed00

08004cc8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004ccc:	4b05      	ldr	r3, [pc, #20]	@ (8004ce4 <SysTick_Handler+0x1c>)
 8004cce:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004cd0:	f001 ff70 	bl	8006bb4 <xTaskGetSchedulerState>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d001      	beq.n	8004cde <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004cda:	f002 fd65 	bl	80077a8 <xPortSysTickHandler>
  }
}
 8004cde:	bf00      	nop
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	e000e010 	.word	0xe000e010

08004ce8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004cec:	2100      	movs	r1, #0
 8004cee:	f06f 0004 	mvn.w	r0, #4
 8004cf2:	f7ff ffbf 	bl	8004c74 <__NVIC_SetPriority>
#endif
}
 8004cf6:	bf00      	nop
 8004cf8:	bd80      	pop	{r7, pc}
	...

08004cfc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d02:	f3ef 8305 	mrs	r3, IPSR
 8004d06:	603b      	str	r3, [r7, #0]
  return(result);
 8004d08:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d003      	beq.n	8004d16 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004d0e:	f06f 0305 	mvn.w	r3, #5
 8004d12:	607b      	str	r3, [r7, #4]
 8004d14:	e00c      	b.n	8004d30 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004d16:	4b0a      	ldr	r3, [pc, #40]	@ (8004d40 <osKernelInitialize+0x44>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d105      	bne.n	8004d2a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004d1e:	4b08      	ldr	r3, [pc, #32]	@ (8004d40 <osKernelInitialize+0x44>)
 8004d20:	2201      	movs	r2, #1
 8004d22:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004d24:	2300      	movs	r3, #0
 8004d26:	607b      	str	r3, [r7, #4]
 8004d28:	e002      	b.n	8004d30 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d2e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004d30:	687b      	ldr	r3, [r7, #4]
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	200003e8 	.word	0x200003e8

08004d44 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d4a:	f3ef 8305 	mrs	r3, IPSR
 8004d4e:	603b      	str	r3, [r7, #0]
  return(result);
 8004d50:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d003      	beq.n	8004d5e <osKernelStart+0x1a>
    stat = osErrorISR;
 8004d56:	f06f 0305 	mvn.w	r3, #5
 8004d5a:	607b      	str	r3, [r7, #4]
 8004d5c:	e010      	b.n	8004d80 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004d5e:	4b0b      	ldr	r3, [pc, #44]	@ (8004d8c <osKernelStart+0x48>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d109      	bne.n	8004d7a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004d66:	f7ff ffbf 	bl	8004ce8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004d6a:	4b08      	ldr	r3, [pc, #32]	@ (8004d8c <osKernelStart+0x48>)
 8004d6c:	2202      	movs	r2, #2
 8004d6e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004d70:	f001 fad2 	bl	8006318 <vTaskStartScheduler>
      stat = osOK;
 8004d74:	2300      	movs	r3, #0
 8004d76:	607b      	str	r3, [r7, #4]
 8004d78:	e002      	b.n	8004d80 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d7e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004d80:	687b      	ldr	r3, [r7, #4]
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3708      	adds	r7, #8
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	200003e8 	.word	0x200003e8

08004d90 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b08e      	sub	sp, #56	@ 0x38
 8004d94:	af04      	add	r7, sp, #16
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004da0:	f3ef 8305 	mrs	r3, IPSR
 8004da4:	617b      	str	r3, [r7, #20]
  return(result);
 8004da6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d17e      	bne.n	8004eaa <osThreadNew+0x11a>
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d07b      	beq.n	8004eaa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004db2:	2380      	movs	r3, #128	@ 0x80
 8004db4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004db6:	2318      	movs	r3, #24
 8004db8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8004dc2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d045      	beq.n	8004e56 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d002      	beq.n	8004dd8 <osThreadNew+0x48>
        name = attr->name;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d002      	beq.n	8004de6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	699b      	ldr	r3, [r3, #24]
 8004de4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d008      	beq.n	8004dfe <osThreadNew+0x6e>
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	2b38      	cmp	r3, #56	@ 0x38
 8004df0:	d805      	bhi.n	8004dfe <osThreadNew+0x6e>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f003 0301 	and.w	r3, r3, #1
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d001      	beq.n	8004e02 <osThreadNew+0x72>
        return (NULL);
 8004dfe:	2300      	movs	r3, #0
 8004e00:	e054      	b.n	8004eac <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	695b      	ldr	r3, [r3, #20]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d003      	beq.n	8004e12 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	089b      	lsrs	r3, r3, #2
 8004e10:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00e      	beq.n	8004e38 <osThreadNew+0xa8>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	2b5b      	cmp	r3, #91	@ 0x5b
 8004e20:	d90a      	bls.n	8004e38 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d006      	beq.n	8004e38 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d002      	beq.n	8004e38 <osThreadNew+0xa8>
        mem = 1;
 8004e32:	2301      	movs	r3, #1
 8004e34:	61bb      	str	r3, [r7, #24]
 8004e36:	e010      	b.n	8004e5a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10c      	bne.n	8004e5a <osThreadNew+0xca>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d108      	bne.n	8004e5a <osThreadNew+0xca>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d104      	bne.n	8004e5a <osThreadNew+0xca>
          mem = 0;
 8004e50:	2300      	movs	r3, #0
 8004e52:	61bb      	str	r3, [r7, #24]
 8004e54:	e001      	b.n	8004e5a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004e56:	2300      	movs	r3, #0
 8004e58:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d110      	bne.n	8004e82 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004e68:	9202      	str	r2, [sp, #8]
 8004e6a:	9301      	str	r3, [sp, #4]
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	9300      	str	r3, [sp, #0]
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	6a3a      	ldr	r2, [r7, #32]
 8004e74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f000 ff6a 	bl	8005d50 <xTaskCreateStatic>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	613b      	str	r3, [r7, #16]
 8004e80:	e013      	b.n	8004eaa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d110      	bne.n	8004eaa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004e88:	6a3b      	ldr	r3, [r7, #32]
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	f107 0310 	add.w	r3, r7, #16
 8004e90:	9301      	str	r3, [sp, #4]
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	9300      	str	r3, [sp, #0]
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	f000 ffb8 	bl	8005e10 <xTaskCreate>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d001      	beq.n	8004eaa <osThreadNew+0x11a>
            hTask = NULL;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004eaa:	693b      	ldr	r3, [r7, #16]
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3728      	adds	r7, #40	@ 0x28
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}

08004eb4 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b086      	sub	sp, #24
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ec0:	f3ef 8305 	mrs	r3, IPSR
 8004ec4:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <osThreadSuspend+0x20>
    stat = osErrorISR;
 8004ecc:	f06f 0305 	mvn.w	r3, #5
 8004ed0:	617b      	str	r3, [r7, #20]
 8004ed2:	e00b      	b.n	8004eec <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d103      	bne.n	8004ee2 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8004eda:	f06f 0303 	mvn.w	r3, #3
 8004ede:	617b      	str	r3, [r7, #20]
 8004ee0:	e004      	b.n	8004eec <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8004ee6:	6938      	ldr	r0, [r7, #16]
 8004ee8:	f001 f90e 	bl	8006108 <vTaskSuspend>
  }

  return (stat);
 8004eec:	697b      	ldr	r3, [r7, #20]
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3718      	adds	r7, #24
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8004ef6:	b580      	push	{r7, lr}
 8004ef8:	b086      	sub	sp, #24
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f02:	f3ef 8305 	mrs	r3, IPSR
 8004f06:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f08:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d003      	beq.n	8004f16 <osThreadResume+0x20>
    stat = osErrorISR;
 8004f0e:	f06f 0305 	mvn.w	r3, #5
 8004f12:	617b      	str	r3, [r7, #20]
 8004f14:	e00b      	b.n	8004f2e <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d103      	bne.n	8004f24 <osThreadResume+0x2e>
    stat = osErrorParameter;
 8004f1c:	f06f 0303 	mvn.w	r3, #3
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	e004      	b.n	8004f2e <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 8004f24:	2300      	movs	r3, #0
 8004f26:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 8004f28:	6938      	ldr	r0, [r7, #16]
 8004f2a:	f001 f995 	bl	8006258 <vTaskResume>
  }

  return (stat);
 8004f2e:	697b      	ldr	r3, [r7, #20]
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3718      	adds	r7, #24
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f40:	f3ef 8305 	mrs	r3, IPSR
 8004f44:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f46:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d003      	beq.n	8004f54 <osDelay+0x1c>
    stat = osErrorISR;
 8004f4c:	f06f 0305 	mvn.w	r3, #5
 8004f50:	60fb      	str	r3, [r7, #12]
 8004f52:	e007      	b.n	8004f64 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004f54:	2300      	movs	r3, #0
 8004f56:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d002      	beq.n	8004f64 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f001 f89c 	bl	800609c <vTaskDelay>
    }
  }

  return (stat);
 8004f64:	68fb      	ldr	r3, [r7, #12]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b08a      	sub	sp, #40	@ 0x28
 8004f72:	af02      	add	r7, sp, #8
 8004f74:	60f8      	str	r0, [r7, #12]
 8004f76:	60b9      	str	r1, [r7, #8]
 8004f78:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f7e:	f3ef 8305 	mrs	r3, IPSR
 8004f82:	613b      	str	r3, [r7, #16]
  return(result);
 8004f84:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d15f      	bne.n	800504a <osMessageQueueNew+0xdc>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d05c      	beq.n	800504a <osMessageQueueNew+0xdc>
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d059      	beq.n	800504a <osMessageQueueNew+0xdc>
    mem = -1;
 8004f96:	f04f 33ff 	mov.w	r3, #4294967295
 8004f9a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d029      	beq.n	8004ff6 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d012      	beq.n	8004fd0 <osMessageQueueNew+0x62>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	2b4f      	cmp	r3, #79	@ 0x4f
 8004fb0:	d90e      	bls.n	8004fd0 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00a      	beq.n	8004fd0 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	695a      	ldr	r2, [r3, #20]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	68b9      	ldr	r1, [r7, #8]
 8004fc2:	fb01 f303 	mul.w	r3, r1, r3
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d302      	bcc.n	8004fd0 <osMessageQueueNew+0x62>
        mem = 1;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	61bb      	str	r3, [r7, #24]
 8004fce:	e014      	b.n	8004ffa <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d110      	bne.n	8004ffa <osMessageQueueNew+0x8c>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10c      	bne.n	8004ffa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d108      	bne.n	8004ffa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	695b      	ldr	r3, [r3, #20]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d104      	bne.n	8004ffa <osMessageQueueNew+0x8c>
          mem = 0;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	61bb      	str	r3, [r7, #24]
 8004ff4:	e001      	b.n	8004ffa <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d10b      	bne.n	8005018 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	691a      	ldr	r2, [r3, #16]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	2100      	movs	r1, #0
 800500a:	9100      	str	r1, [sp, #0]
 800500c:	68b9      	ldr	r1, [r7, #8]
 800500e:	68f8      	ldr	r0, [r7, #12]
 8005010:	f000 f9d2 	bl	80053b8 <xQueueGenericCreateStatic>
 8005014:	61f8      	str	r0, [r7, #28]
 8005016:	e008      	b.n	800502a <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d105      	bne.n	800502a <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800501e:	2200      	movs	r2, #0
 8005020:	68b9      	ldr	r1, [r7, #8]
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f000 fa45 	bl	80054b2 <xQueueGenericCreate>
 8005028:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00c      	beq.n	800504a <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d003      	beq.n	800503e <osMessageQueueNew+0xd0>
        name = attr->name;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	617b      	str	r3, [r7, #20]
 800503c:	e001      	b.n	8005042 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800503e:	2300      	movs	r3, #0
 8005040:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005042:	6979      	ldr	r1, [r7, #20]
 8005044:	69f8      	ldr	r0, [r7, #28]
 8005046:	f000 fe25 	bl	8005c94 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800504a:	69fb      	ldr	r3, [r7, #28]
}
 800504c:	4618      	mov	r0, r3
 800504e:	3720      	adds	r7, #32
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005054:	b580      	push	{r7, lr}
 8005056:	b088      	sub	sp, #32
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	603b      	str	r3, [r7, #0]
 8005060:	4613      	mov	r3, r2
 8005062:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005068:	2300      	movs	r3, #0
 800506a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800506c:	f3ef 8305 	mrs	r3, IPSR
 8005070:	617b      	str	r3, [r7, #20]
  return(result);
 8005072:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005074:	2b00      	cmp	r3, #0
 8005076:	d028      	beq.n	80050ca <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d005      	beq.n	800508a <osMessageQueuePut+0x36>
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d002      	beq.n	800508a <osMessageQueuePut+0x36>
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d003      	beq.n	8005092 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800508a:	f06f 0303 	mvn.w	r3, #3
 800508e:	61fb      	str	r3, [r7, #28]
 8005090:	e038      	b.n	8005104 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005092:	2300      	movs	r3, #0
 8005094:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005096:	f107 0210 	add.w	r2, r7, #16
 800509a:	2300      	movs	r3, #0
 800509c:	68b9      	ldr	r1, [r7, #8]
 800509e:	69b8      	ldr	r0, [r7, #24]
 80050a0:	f000 fb68 	bl	8005774 <xQueueGenericSendFromISR>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d003      	beq.n	80050b2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80050aa:	f06f 0302 	mvn.w	r3, #2
 80050ae:	61fb      	str	r3, [r7, #28]
 80050b0:	e028      	b.n	8005104 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d025      	beq.n	8005104 <osMessageQueuePut+0xb0>
 80050b8:	4b15      	ldr	r3, [pc, #84]	@ (8005110 <osMessageQueuePut+0xbc>)
 80050ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	f3bf 8f4f 	dsb	sy
 80050c4:	f3bf 8f6f 	isb	sy
 80050c8:	e01c      	b.n	8005104 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d002      	beq.n	80050d6 <osMessageQueuePut+0x82>
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d103      	bne.n	80050de <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80050d6:	f06f 0303 	mvn.w	r3, #3
 80050da:	61fb      	str	r3, [r7, #28]
 80050dc:	e012      	b.n	8005104 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80050de:	2300      	movs	r3, #0
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	68b9      	ldr	r1, [r7, #8]
 80050e4:	69b8      	ldr	r0, [r7, #24]
 80050e6:	f000 fa43 	bl	8005570 <xQueueGenericSend>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d009      	beq.n	8005104 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d003      	beq.n	80050fe <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80050f6:	f06f 0301 	mvn.w	r3, #1
 80050fa:	61fb      	str	r3, [r7, #28]
 80050fc:	e002      	b.n	8005104 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80050fe:	f06f 0302 	mvn.w	r3, #2
 8005102:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005104:	69fb      	ldr	r3, [r7, #28]
}
 8005106:	4618      	mov	r0, r3
 8005108:	3720      	adds	r7, #32
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	e000ed04 	.word	0xe000ed04

08005114 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	4a07      	ldr	r2, [pc, #28]	@ (8005140 <vApplicationGetIdleTaskMemory+0x2c>)
 8005124:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	4a06      	ldr	r2, [pc, #24]	@ (8005144 <vApplicationGetIdleTaskMemory+0x30>)
 800512a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2280      	movs	r2, #128	@ 0x80
 8005130:	601a      	str	r2, [r3, #0]
}
 8005132:	bf00      	nop
 8005134:	3714      	adds	r7, #20
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	200003ec 	.word	0x200003ec
 8005144:	20000448 	.word	0x20000448

08005148 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005148:	b480      	push	{r7}
 800514a:	b085      	sub	sp, #20
 800514c:	af00      	add	r7, sp, #0
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	4a07      	ldr	r2, [pc, #28]	@ (8005174 <vApplicationGetTimerTaskMemory+0x2c>)
 8005158:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	4a06      	ldr	r2, [pc, #24]	@ (8005178 <vApplicationGetTimerTaskMemory+0x30>)
 800515e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005166:	601a      	str	r2, [r3, #0]
}
 8005168:	bf00      	nop
 800516a:	3714      	adds	r7, #20
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr
 8005174:	20000648 	.word	0x20000648
 8005178:	200006a4 	.word	0x200006a4

0800517c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800517c:	b480      	push	{r7}
 800517e:	b083      	sub	sp, #12
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f103 0208 	add.w	r2, r3, #8
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f04f 32ff 	mov.w	r2, #4294967295
 8005194:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f103 0208 	add.w	r2, r3, #8
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f103 0208 	add.w	r2, r3, #8
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80051ca:	bf00      	nop
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr

080051d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80051d6:	b480      	push	{r7}
 80051d8:	b085      	sub	sp, #20
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
 80051de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	68fa      	ldr	r2, [r7, #12]
 80051ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	689a      	ldr	r2, [r3, #8]
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	683a      	ldr	r2, [r7, #0]
 8005200:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	1c5a      	adds	r2, r3, #1
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	601a      	str	r2, [r3, #0]
}
 8005212:	bf00      	nop
 8005214:	3714      	adds	r7, #20
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr

0800521e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800521e:	b480      	push	{r7}
 8005220:	b085      	sub	sp, #20
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
 8005226:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005234:	d103      	bne.n	800523e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	60fb      	str	r3, [r7, #12]
 800523c:	e00c      	b.n	8005258 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	3308      	adds	r3, #8
 8005242:	60fb      	str	r3, [r7, #12]
 8005244:	e002      	b.n	800524c <vListInsert+0x2e>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	60fb      	str	r3, [r7, #12]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68ba      	ldr	r2, [r7, #8]
 8005254:	429a      	cmp	r2, r3
 8005256:	d2f6      	bcs.n	8005246 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	685a      	ldr	r2, [r3, #4]
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	683a      	ldr	r2, [r7, #0]
 8005266:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	683a      	ldr	r2, [r7, #0]
 8005272:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	1c5a      	adds	r2, r3, #1
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	601a      	str	r2, [r3, #0]
}
 8005284:	bf00      	nop
 8005286:	3714      	adds	r7, #20
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005290:	b480      	push	{r7}
 8005292:	b085      	sub	sp, #20
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	6892      	ldr	r2, [r2, #8]
 80052a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	6852      	ldr	r2, [r2, #4]
 80052b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	687a      	ldr	r2, [r7, #4]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d103      	bne.n	80052c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	1e5a      	subs	r2, r3, #1
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3714      	adds	r7, #20
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d10b      	bne.n	8005310 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80052f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fc:	f383 8811 	msr	BASEPRI, r3
 8005300:	f3bf 8f6f 	isb	sy
 8005304:	f3bf 8f4f 	dsb	sy
 8005308:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800530a:	bf00      	nop
 800530c:	bf00      	nop
 800530e:	e7fd      	b.n	800530c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005310:	f002 f9ba 	bl	8007688 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800531c:	68f9      	ldr	r1, [r7, #12]
 800531e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005320:	fb01 f303 	mul.w	r3, r1, r3
 8005324:	441a      	add	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005340:	3b01      	subs	r3, #1
 8005342:	68f9      	ldr	r1, [r7, #12]
 8005344:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005346:	fb01 f303 	mul.w	r3, r1, r3
 800534a:	441a      	add	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	22ff      	movs	r2, #255	@ 0xff
 8005354:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	22ff      	movs	r2, #255	@ 0xff
 800535c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d114      	bne.n	8005390 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d01a      	beq.n	80053a4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	3310      	adds	r3, #16
 8005372:	4618      	mov	r0, r3
 8005374:	f001 fa5e 	bl	8006834 <xTaskRemoveFromEventList>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d012      	beq.n	80053a4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800537e:	4b0d      	ldr	r3, [pc, #52]	@ (80053b4 <xQueueGenericReset+0xd0>)
 8005380:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005384:	601a      	str	r2, [r3, #0]
 8005386:	f3bf 8f4f 	dsb	sy
 800538a:	f3bf 8f6f 	isb	sy
 800538e:	e009      	b.n	80053a4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	3310      	adds	r3, #16
 8005394:	4618      	mov	r0, r3
 8005396:	f7ff fef1 	bl	800517c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	3324      	adds	r3, #36	@ 0x24
 800539e:	4618      	mov	r0, r3
 80053a0:	f7ff feec 	bl	800517c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80053a4:	f002 f9a2 	bl	80076ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80053a8:	2301      	movs	r3, #1
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	e000ed04 	.word	0xe000ed04

080053b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b08e      	sub	sp, #56	@ 0x38
 80053bc:	af02      	add	r7, sp, #8
 80053be:	60f8      	str	r0, [r7, #12]
 80053c0:	60b9      	str	r1, [r7, #8]
 80053c2:	607a      	str	r2, [r7, #4]
 80053c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d10b      	bne.n	80053e4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80053cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d0:	f383 8811 	msr	BASEPRI, r3
 80053d4:	f3bf 8f6f 	isb	sy
 80053d8:	f3bf 8f4f 	dsb	sy
 80053dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80053de:	bf00      	nop
 80053e0:	bf00      	nop
 80053e2:	e7fd      	b.n	80053e0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10b      	bne.n	8005402 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80053ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ee:	f383 8811 	msr	BASEPRI, r3
 80053f2:	f3bf 8f6f 	isb	sy
 80053f6:	f3bf 8f4f 	dsb	sy
 80053fa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80053fc:	bf00      	nop
 80053fe:	bf00      	nop
 8005400:	e7fd      	b.n	80053fe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d002      	beq.n	800540e <xQueueGenericCreateStatic+0x56>
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <xQueueGenericCreateStatic+0x5a>
 800540e:	2301      	movs	r3, #1
 8005410:	e000      	b.n	8005414 <xQueueGenericCreateStatic+0x5c>
 8005412:	2300      	movs	r3, #0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d10b      	bne.n	8005430 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800541c:	f383 8811 	msr	BASEPRI, r3
 8005420:	f3bf 8f6f 	isb	sy
 8005424:	f3bf 8f4f 	dsb	sy
 8005428:	623b      	str	r3, [r7, #32]
}
 800542a:	bf00      	nop
 800542c:	bf00      	nop
 800542e:	e7fd      	b.n	800542c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d102      	bne.n	800543c <xQueueGenericCreateStatic+0x84>
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d101      	bne.n	8005440 <xQueueGenericCreateStatic+0x88>
 800543c:	2301      	movs	r3, #1
 800543e:	e000      	b.n	8005442 <xQueueGenericCreateStatic+0x8a>
 8005440:	2300      	movs	r3, #0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10b      	bne.n	800545e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	61fb      	str	r3, [r7, #28]
}
 8005458:	bf00      	nop
 800545a:	bf00      	nop
 800545c:	e7fd      	b.n	800545a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800545e:	2350      	movs	r3, #80	@ 0x50
 8005460:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	2b50      	cmp	r3, #80	@ 0x50
 8005466:	d00b      	beq.n	8005480 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800546c:	f383 8811 	msr	BASEPRI, r3
 8005470:	f3bf 8f6f 	isb	sy
 8005474:	f3bf 8f4f 	dsb	sy
 8005478:	61bb      	str	r3, [r7, #24]
}
 800547a:	bf00      	nop
 800547c:	bf00      	nop
 800547e:	e7fd      	b.n	800547c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005480:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005488:	2b00      	cmp	r3, #0
 800548a:	d00d      	beq.n	80054a8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800548c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800548e:	2201      	movs	r2, #1
 8005490:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005494:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800549a:	9300      	str	r3, [sp, #0]
 800549c:	4613      	mov	r3, r2
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	68b9      	ldr	r1, [r7, #8]
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f000 f840 	bl	8005528 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80054a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3730      	adds	r7, #48	@ 0x30
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}

080054b2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b08a      	sub	sp, #40	@ 0x28
 80054b6:	af02      	add	r7, sp, #8
 80054b8:	60f8      	str	r0, [r7, #12]
 80054ba:	60b9      	str	r1, [r7, #8]
 80054bc:	4613      	mov	r3, r2
 80054be:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d10b      	bne.n	80054de <xQueueGenericCreate+0x2c>
	__asm volatile
 80054c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ca:	f383 8811 	msr	BASEPRI, r3
 80054ce:	f3bf 8f6f 	isb	sy
 80054d2:	f3bf 8f4f 	dsb	sy
 80054d6:	613b      	str	r3, [r7, #16]
}
 80054d8:	bf00      	nop
 80054da:	bf00      	nop
 80054dc:	e7fd      	b.n	80054da <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	fb02 f303 	mul.w	r3, r2, r3
 80054e6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	3350      	adds	r3, #80	@ 0x50
 80054ec:	4618      	mov	r0, r3
 80054ee:	f002 f9ed 	bl	80078cc <pvPortMalloc>
 80054f2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d011      	beq.n	800551e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	3350      	adds	r3, #80	@ 0x50
 8005502:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800550c:	79fa      	ldrb	r2, [r7, #7]
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	9300      	str	r3, [sp, #0]
 8005512:	4613      	mov	r3, r2
 8005514:	697a      	ldr	r2, [r7, #20]
 8005516:	68b9      	ldr	r1, [r7, #8]
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f000 f805 	bl	8005528 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800551e:	69bb      	ldr	r3, [r7, #24]
	}
 8005520:	4618      	mov	r0, r3
 8005522:	3720      	adds	r7, #32
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
 8005534:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d103      	bne.n	8005544 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800553c:	69bb      	ldr	r3, [r7, #24]
 800553e:	69ba      	ldr	r2, [r7, #24]
 8005540:	601a      	str	r2, [r3, #0]
 8005542:	e002      	b.n	800554a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	68fa      	ldr	r2, [r7, #12]
 800554e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	68ba      	ldr	r2, [r7, #8]
 8005554:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005556:	2101      	movs	r1, #1
 8005558:	69b8      	ldr	r0, [r7, #24]
 800555a:	f7ff fec3 	bl	80052e4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	78fa      	ldrb	r2, [r7, #3]
 8005562:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005566:	bf00      	nop
 8005568:	3710      	adds	r7, #16
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
	...

08005570 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b08e      	sub	sp, #56	@ 0x38
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	607a      	str	r2, [r7, #4]
 800557c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800557e:	2300      	movs	r3, #0
 8005580:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005588:	2b00      	cmp	r3, #0
 800558a:	d10b      	bne.n	80055a4 <xQueueGenericSend+0x34>
	__asm volatile
 800558c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005590:	f383 8811 	msr	BASEPRI, r3
 8005594:	f3bf 8f6f 	isb	sy
 8005598:	f3bf 8f4f 	dsb	sy
 800559c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800559e:	bf00      	nop
 80055a0:	bf00      	nop
 80055a2:	e7fd      	b.n	80055a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d103      	bne.n	80055b2 <xQueueGenericSend+0x42>
 80055aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d101      	bne.n	80055b6 <xQueueGenericSend+0x46>
 80055b2:	2301      	movs	r3, #1
 80055b4:	e000      	b.n	80055b8 <xQueueGenericSend+0x48>
 80055b6:	2300      	movs	r3, #0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10b      	bne.n	80055d4 <xQueueGenericSend+0x64>
	__asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80055ce:	bf00      	nop
 80055d0:	bf00      	nop
 80055d2:	e7fd      	b.n	80055d0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d103      	bne.n	80055e2 <xQueueGenericSend+0x72>
 80055da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d101      	bne.n	80055e6 <xQueueGenericSend+0x76>
 80055e2:	2301      	movs	r3, #1
 80055e4:	e000      	b.n	80055e8 <xQueueGenericSend+0x78>
 80055e6:	2300      	movs	r3, #0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d10b      	bne.n	8005604 <xQueueGenericSend+0x94>
	__asm volatile
 80055ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055f0:	f383 8811 	msr	BASEPRI, r3
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	f3bf 8f4f 	dsb	sy
 80055fc:	623b      	str	r3, [r7, #32]
}
 80055fe:	bf00      	nop
 8005600:	bf00      	nop
 8005602:	e7fd      	b.n	8005600 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005604:	f001 fad6 	bl	8006bb4 <xTaskGetSchedulerState>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d102      	bne.n	8005614 <xQueueGenericSend+0xa4>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d101      	bne.n	8005618 <xQueueGenericSend+0xa8>
 8005614:	2301      	movs	r3, #1
 8005616:	e000      	b.n	800561a <xQueueGenericSend+0xaa>
 8005618:	2300      	movs	r3, #0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d10b      	bne.n	8005636 <xQueueGenericSend+0xc6>
	__asm volatile
 800561e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005622:	f383 8811 	msr	BASEPRI, r3
 8005626:	f3bf 8f6f 	isb	sy
 800562a:	f3bf 8f4f 	dsb	sy
 800562e:	61fb      	str	r3, [r7, #28]
}
 8005630:	bf00      	nop
 8005632:	bf00      	nop
 8005634:	e7fd      	b.n	8005632 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005636:	f002 f827 	bl	8007688 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800563a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800563e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005642:	429a      	cmp	r2, r3
 8005644:	d302      	bcc.n	800564c <xQueueGenericSend+0xdc>
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	2b02      	cmp	r3, #2
 800564a:	d129      	bne.n	80056a0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800564c:	683a      	ldr	r2, [r7, #0]
 800564e:	68b9      	ldr	r1, [r7, #8]
 8005650:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005652:	f000 fa0f 	bl	8005a74 <prvCopyDataToQueue>
 8005656:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800565c:	2b00      	cmp	r3, #0
 800565e:	d010      	beq.n	8005682 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005662:	3324      	adds	r3, #36	@ 0x24
 8005664:	4618      	mov	r0, r3
 8005666:	f001 f8e5 	bl	8006834 <xTaskRemoveFromEventList>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d013      	beq.n	8005698 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005670:	4b3f      	ldr	r3, [pc, #252]	@ (8005770 <xQueueGenericSend+0x200>)
 8005672:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005676:	601a      	str	r2, [r3, #0]
 8005678:	f3bf 8f4f 	dsb	sy
 800567c:	f3bf 8f6f 	isb	sy
 8005680:	e00a      	b.n	8005698 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005684:	2b00      	cmp	r3, #0
 8005686:	d007      	beq.n	8005698 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005688:	4b39      	ldr	r3, [pc, #228]	@ (8005770 <xQueueGenericSend+0x200>)
 800568a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800568e:	601a      	str	r2, [r3, #0]
 8005690:	f3bf 8f4f 	dsb	sy
 8005694:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005698:	f002 f828 	bl	80076ec <vPortExitCritical>
				return pdPASS;
 800569c:	2301      	movs	r3, #1
 800569e:	e063      	b.n	8005768 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d103      	bne.n	80056ae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80056a6:	f002 f821 	bl	80076ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80056aa:	2300      	movs	r3, #0
 80056ac:	e05c      	b.n	8005768 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80056ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d106      	bne.n	80056c2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056b4:	f107 0314 	add.w	r3, r7, #20
 80056b8:	4618      	mov	r0, r3
 80056ba:	f001 f91f 	bl	80068fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056be:	2301      	movs	r3, #1
 80056c0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056c2:	f002 f813 	bl	80076ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056c6:	f000 fe8f 	bl	80063e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056ca:	f001 ffdd 	bl	8007688 <vPortEnterCritical>
 80056ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056d4:	b25b      	sxtb	r3, r3
 80056d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056da:	d103      	bne.n	80056e4 <xQueueGenericSend+0x174>
 80056dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056ea:	b25b      	sxtb	r3, r3
 80056ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f0:	d103      	bne.n	80056fa <xQueueGenericSend+0x18a>
 80056f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056fa:	f001 fff7 	bl	80076ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056fe:	1d3a      	adds	r2, r7, #4
 8005700:	f107 0314 	add.w	r3, r7, #20
 8005704:	4611      	mov	r1, r2
 8005706:	4618      	mov	r0, r3
 8005708:	f001 f90e 	bl	8006928 <xTaskCheckForTimeOut>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d124      	bne.n	800575c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005712:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005714:	f000 faa6 	bl	8005c64 <prvIsQueueFull>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d018      	beq.n	8005750 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800571e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005720:	3310      	adds	r3, #16
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	4611      	mov	r1, r2
 8005726:	4618      	mov	r0, r3
 8005728:	f001 f832 	bl	8006790 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800572c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800572e:	f000 fa31 	bl	8005b94 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005732:	f000 fe67 	bl	8006404 <xTaskResumeAll>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	f47f af7c 	bne.w	8005636 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800573e:	4b0c      	ldr	r3, [pc, #48]	@ (8005770 <xQueueGenericSend+0x200>)
 8005740:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005744:	601a      	str	r2, [r3, #0]
 8005746:	f3bf 8f4f 	dsb	sy
 800574a:	f3bf 8f6f 	isb	sy
 800574e:	e772      	b.n	8005636 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005750:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005752:	f000 fa1f 	bl	8005b94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005756:	f000 fe55 	bl	8006404 <xTaskResumeAll>
 800575a:	e76c      	b.n	8005636 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800575c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800575e:	f000 fa19 	bl	8005b94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005762:	f000 fe4f 	bl	8006404 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005766:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005768:	4618      	mov	r0, r3
 800576a:	3738      	adds	r7, #56	@ 0x38
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}
 8005770:	e000ed04 	.word	0xe000ed04

08005774 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b090      	sub	sp, #64	@ 0x40
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
 8005780:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005788:	2b00      	cmp	r3, #0
 800578a:	d10b      	bne.n	80057a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800578c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005790:	f383 8811 	msr	BASEPRI, r3
 8005794:	f3bf 8f6f 	isb	sy
 8005798:	f3bf 8f4f 	dsb	sy
 800579c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800579e:	bf00      	nop
 80057a0:	bf00      	nop
 80057a2:	e7fd      	b.n	80057a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d103      	bne.n	80057b2 <xQueueGenericSendFromISR+0x3e>
 80057aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d101      	bne.n	80057b6 <xQueueGenericSendFromISR+0x42>
 80057b2:	2301      	movs	r3, #1
 80057b4:	e000      	b.n	80057b8 <xQueueGenericSendFromISR+0x44>
 80057b6:	2300      	movs	r3, #0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d10b      	bne.n	80057d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80057bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c0:	f383 8811 	msr	BASEPRI, r3
 80057c4:	f3bf 8f6f 	isb	sy
 80057c8:	f3bf 8f4f 	dsb	sy
 80057cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80057ce:	bf00      	nop
 80057d0:	bf00      	nop
 80057d2:	e7fd      	b.n	80057d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d103      	bne.n	80057e2 <xQueueGenericSendFromISR+0x6e>
 80057da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d101      	bne.n	80057e6 <xQueueGenericSendFromISR+0x72>
 80057e2:	2301      	movs	r3, #1
 80057e4:	e000      	b.n	80057e8 <xQueueGenericSendFromISR+0x74>
 80057e6:	2300      	movs	r3, #0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d10b      	bne.n	8005804 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80057ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f0:	f383 8811 	msr	BASEPRI, r3
 80057f4:	f3bf 8f6f 	isb	sy
 80057f8:	f3bf 8f4f 	dsb	sy
 80057fc:	623b      	str	r3, [r7, #32]
}
 80057fe:	bf00      	nop
 8005800:	bf00      	nop
 8005802:	e7fd      	b.n	8005800 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005804:	f002 f820 	bl	8007848 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005808:	f3ef 8211 	mrs	r2, BASEPRI
 800580c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005810:	f383 8811 	msr	BASEPRI, r3
 8005814:	f3bf 8f6f 	isb	sy
 8005818:	f3bf 8f4f 	dsb	sy
 800581c:	61fa      	str	r2, [r7, #28]
 800581e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005820:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005822:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005826:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800582a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800582c:	429a      	cmp	r2, r3
 800582e:	d302      	bcc.n	8005836 <xQueueGenericSendFromISR+0xc2>
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	2b02      	cmp	r3, #2
 8005834:	d12f      	bne.n	8005896 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005838:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800583c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005844:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005846:	683a      	ldr	r2, [r7, #0]
 8005848:	68b9      	ldr	r1, [r7, #8]
 800584a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800584c:	f000 f912 	bl	8005a74 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005850:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005858:	d112      	bne.n	8005880 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800585a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800585c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800585e:	2b00      	cmp	r3, #0
 8005860:	d016      	beq.n	8005890 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005864:	3324      	adds	r3, #36	@ 0x24
 8005866:	4618      	mov	r0, r3
 8005868:	f000 ffe4 	bl	8006834 <xTaskRemoveFromEventList>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00e      	beq.n	8005890 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d00b      	beq.n	8005890 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	601a      	str	r2, [r3, #0]
 800587e:	e007      	b.n	8005890 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005880:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005884:	3301      	adds	r3, #1
 8005886:	b2db      	uxtb	r3, r3
 8005888:	b25a      	sxtb	r2, r3
 800588a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800588c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005890:	2301      	movs	r3, #1
 8005892:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005894:	e001      	b.n	800589a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005896:	2300      	movs	r3, #0
 8005898:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800589a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800589c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80058a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80058a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3740      	adds	r7, #64	@ 0x40
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b08c      	sub	sp, #48	@ 0x30
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80058bc:	2300      	movs	r3, #0
 80058be:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80058c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10b      	bne.n	80058e2 <xQueueReceive+0x32>
	__asm volatile
 80058ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	623b      	str	r3, [r7, #32]
}
 80058dc:	bf00      	nop
 80058de:	bf00      	nop
 80058e0:	e7fd      	b.n	80058de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d103      	bne.n	80058f0 <xQueueReceive+0x40>
 80058e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d101      	bne.n	80058f4 <xQueueReceive+0x44>
 80058f0:	2301      	movs	r3, #1
 80058f2:	e000      	b.n	80058f6 <xQueueReceive+0x46>
 80058f4:	2300      	movs	r3, #0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d10b      	bne.n	8005912 <xQueueReceive+0x62>
	__asm volatile
 80058fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058fe:	f383 8811 	msr	BASEPRI, r3
 8005902:	f3bf 8f6f 	isb	sy
 8005906:	f3bf 8f4f 	dsb	sy
 800590a:	61fb      	str	r3, [r7, #28]
}
 800590c:	bf00      	nop
 800590e:	bf00      	nop
 8005910:	e7fd      	b.n	800590e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005912:	f001 f94f 	bl	8006bb4 <xTaskGetSchedulerState>
 8005916:	4603      	mov	r3, r0
 8005918:	2b00      	cmp	r3, #0
 800591a:	d102      	bne.n	8005922 <xQueueReceive+0x72>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d101      	bne.n	8005926 <xQueueReceive+0x76>
 8005922:	2301      	movs	r3, #1
 8005924:	e000      	b.n	8005928 <xQueueReceive+0x78>
 8005926:	2300      	movs	r3, #0
 8005928:	2b00      	cmp	r3, #0
 800592a:	d10b      	bne.n	8005944 <xQueueReceive+0x94>
	__asm volatile
 800592c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005930:	f383 8811 	msr	BASEPRI, r3
 8005934:	f3bf 8f6f 	isb	sy
 8005938:	f3bf 8f4f 	dsb	sy
 800593c:	61bb      	str	r3, [r7, #24]
}
 800593e:	bf00      	nop
 8005940:	bf00      	nop
 8005942:	e7fd      	b.n	8005940 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005944:	f001 fea0 	bl	8007688 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800594a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800594c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800594e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005950:	2b00      	cmp	r3, #0
 8005952:	d01f      	beq.n	8005994 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005954:	68b9      	ldr	r1, [r7, #8]
 8005956:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005958:	f000 f8f6 	bl	8005b48 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800595c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595e:	1e5a      	subs	r2, r3, #1
 8005960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005962:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d00f      	beq.n	800598c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800596c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800596e:	3310      	adds	r3, #16
 8005970:	4618      	mov	r0, r3
 8005972:	f000 ff5f 	bl	8006834 <xTaskRemoveFromEventList>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d007      	beq.n	800598c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800597c:	4b3c      	ldr	r3, [pc, #240]	@ (8005a70 <xQueueReceive+0x1c0>)
 800597e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005982:	601a      	str	r2, [r3, #0]
 8005984:	f3bf 8f4f 	dsb	sy
 8005988:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800598c:	f001 feae 	bl	80076ec <vPortExitCritical>
				return pdPASS;
 8005990:	2301      	movs	r3, #1
 8005992:	e069      	b.n	8005a68 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d103      	bne.n	80059a2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800599a:	f001 fea7 	bl	80076ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800599e:	2300      	movs	r3, #0
 80059a0:	e062      	b.n	8005a68 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80059a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d106      	bne.n	80059b6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80059a8:	f107 0310 	add.w	r3, r7, #16
 80059ac:	4618      	mov	r0, r3
 80059ae:	f000 ffa5 	bl	80068fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80059b2:	2301      	movs	r3, #1
 80059b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80059b6:	f001 fe99 	bl	80076ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80059ba:	f000 fd15 	bl	80063e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80059be:	f001 fe63 	bl	8007688 <vPortEnterCritical>
 80059c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059c8:	b25b      	sxtb	r3, r3
 80059ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ce:	d103      	bne.n	80059d8 <xQueueReceive+0x128>
 80059d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059de:	b25b      	sxtb	r3, r3
 80059e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e4:	d103      	bne.n	80059ee <xQueueReceive+0x13e>
 80059e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80059ee:	f001 fe7d 	bl	80076ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80059f2:	1d3a      	adds	r2, r7, #4
 80059f4:	f107 0310 	add.w	r3, r7, #16
 80059f8:	4611      	mov	r1, r2
 80059fa:	4618      	mov	r0, r3
 80059fc:	f000 ff94 	bl	8006928 <xTaskCheckForTimeOut>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d123      	bne.n	8005a4e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a08:	f000 f916 	bl	8005c38 <prvIsQueueEmpty>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d017      	beq.n	8005a42 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a14:	3324      	adds	r3, #36	@ 0x24
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	4611      	mov	r1, r2
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 feb8 	bl	8006790 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005a20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a22:	f000 f8b7 	bl	8005b94 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005a26:	f000 fced 	bl	8006404 <xTaskResumeAll>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d189      	bne.n	8005944 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005a30:	4b0f      	ldr	r3, [pc, #60]	@ (8005a70 <xQueueReceive+0x1c0>)
 8005a32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a36:	601a      	str	r2, [r3, #0]
 8005a38:	f3bf 8f4f 	dsb	sy
 8005a3c:	f3bf 8f6f 	isb	sy
 8005a40:	e780      	b.n	8005944 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005a42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a44:	f000 f8a6 	bl	8005b94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a48:	f000 fcdc 	bl	8006404 <xTaskResumeAll>
 8005a4c:	e77a      	b.n	8005944 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005a4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a50:	f000 f8a0 	bl	8005b94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a54:	f000 fcd6 	bl	8006404 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a5a:	f000 f8ed 	bl	8005c38 <prvIsQueueEmpty>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f43f af6f 	beq.w	8005944 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005a66:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3730      	adds	r7, #48	@ 0x30
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	e000ed04 	.word	0xe000ed04

08005a74 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b086      	sub	sp, #24
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005a80:	2300      	movs	r3, #0
 8005a82:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a88:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10d      	bne.n	8005aae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d14d      	bne.n	8005b36 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f001 f8a6 	bl	8006bf0 <xTaskPriorityDisinherit>
 8005aa4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	609a      	str	r2, [r3, #8]
 8005aac:	e043      	b.n	8005b36 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d119      	bne.n	8005ae8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6858      	ldr	r0, [r3, #4]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005abc:	461a      	mov	r2, r3
 8005abe:	68b9      	ldr	r1, [r7, #8]
 8005ac0:	f003 f937 	bl	8008d32 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	685a      	ldr	r2, [r3, #4]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005acc:	441a      	add	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d32b      	bcc.n	8005b36 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	605a      	str	r2, [r3, #4]
 8005ae6:	e026      	b.n	8005b36 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	68d8      	ldr	r0, [r3, #12]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af0:	461a      	mov	r2, r3
 8005af2:	68b9      	ldr	r1, [r7, #8]
 8005af4:	f003 f91d 	bl	8008d32 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	68da      	ldr	r2, [r3, #12]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b00:	425b      	negs	r3, r3
 8005b02:	441a      	add	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	68da      	ldr	r2, [r3, #12]
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d207      	bcs.n	8005b24 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	689a      	ldr	r2, [r3, #8]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b1c:	425b      	negs	r3, r3
 8005b1e:	441a      	add	r2, r3
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d105      	bne.n	8005b36 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d002      	beq.n	8005b36 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	3b01      	subs	r3, #1
 8005b34:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	1c5a      	adds	r2, r3, #1
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005b3e:	697b      	ldr	r3, [r7, #20]
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3718      	adds	r7, #24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d018      	beq.n	8005b8c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68da      	ldr	r2, [r3, #12]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b62:	441a      	add	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	68da      	ldr	r2, [r3, #12]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d303      	bcc.n	8005b7c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	68d9      	ldr	r1, [r3, #12]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b84:	461a      	mov	r2, r3
 8005b86:	6838      	ldr	r0, [r7, #0]
 8005b88:	f003 f8d3 	bl	8008d32 <memcpy>
	}
}
 8005b8c:	bf00      	nop
 8005b8e:	3708      	adds	r7, #8
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005b9c:	f001 fd74 	bl	8007688 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ba6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005ba8:	e011      	b.n	8005bce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d012      	beq.n	8005bd8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	3324      	adds	r3, #36	@ 0x24
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 fe3c 	bl	8006834 <xTaskRemoveFromEventList>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d001      	beq.n	8005bc6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005bc2:	f000 ff15 	bl	80069f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005bc6:	7bfb      	ldrb	r3, [r7, #15]
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	dce9      	bgt.n	8005baa <prvUnlockQueue+0x16>
 8005bd6:	e000      	b.n	8005bda <prvUnlockQueue+0x46>
					break;
 8005bd8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	22ff      	movs	r2, #255	@ 0xff
 8005bde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005be2:	f001 fd83 	bl	80076ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005be6:	f001 fd4f 	bl	8007688 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005bf0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005bf2:	e011      	b.n	8005c18 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	691b      	ldr	r3, [r3, #16]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d012      	beq.n	8005c22 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	3310      	adds	r3, #16
 8005c00:	4618      	mov	r0, r3
 8005c02:	f000 fe17 	bl	8006834 <xTaskRemoveFromEventList>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d001      	beq.n	8005c10 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005c0c:	f000 fef0 	bl	80069f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005c10:	7bbb      	ldrb	r3, [r7, #14]
 8005c12:	3b01      	subs	r3, #1
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	dce9      	bgt.n	8005bf4 <prvUnlockQueue+0x60>
 8005c20:	e000      	b.n	8005c24 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005c22:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	22ff      	movs	r2, #255	@ 0xff
 8005c28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005c2c:	f001 fd5e 	bl	80076ec <vPortExitCritical>
}
 8005c30:	bf00      	nop
 8005c32:	3710      	adds	r7, #16
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c40:	f001 fd22 	bl	8007688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d102      	bne.n	8005c52 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	60fb      	str	r3, [r7, #12]
 8005c50:	e001      	b.n	8005c56 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005c52:	2300      	movs	r3, #0
 8005c54:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005c56:	f001 fd49 	bl	80076ec <vPortExitCritical>

	return xReturn;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3710      	adds	r7, #16
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c6c:	f001 fd0c 	bl	8007688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d102      	bne.n	8005c82 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	60fb      	str	r3, [r7, #12]
 8005c80:	e001      	b.n	8005c86 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005c82:	2300      	movs	r3, #0
 8005c84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005c86:	f001 fd31 	bl	80076ec <vPortExitCritical>

	return xReturn;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3710      	adds	r7, #16
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005c94:	b480      	push	{r7}
 8005c96:	b085      	sub	sp, #20
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	60fb      	str	r3, [r7, #12]
 8005ca2:	e014      	b.n	8005cce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005ca4:	4a0f      	ldr	r2, [pc, #60]	@ (8005ce4 <vQueueAddToRegistry+0x50>)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10b      	bne.n	8005cc8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005cb0:	490c      	ldr	r1, [pc, #48]	@ (8005ce4 <vQueueAddToRegistry+0x50>)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	683a      	ldr	r2, [r7, #0]
 8005cb6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005cba:	4a0a      	ldr	r2, [pc, #40]	@ (8005ce4 <vQueueAddToRegistry+0x50>)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	00db      	lsls	r3, r3, #3
 8005cc0:	4413      	add	r3, r2
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005cc6:	e006      	b.n	8005cd6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	3301      	adds	r3, #1
 8005ccc:	60fb      	str	r3, [r7, #12]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2b07      	cmp	r3, #7
 8005cd2:	d9e7      	bls.n	8005ca4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005cd4:	bf00      	nop
 8005cd6:	bf00      	nop
 8005cd8:	3714      	adds	r7, #20
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	20000aa4 	.word	0x20000aa4

08005ce8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b086      	sub	sp, #24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005cf8:	f001 fcc6 	bl	8007688 <vPortEnterCritical>
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d02:	b25b      	sxtb	r3, r3
 8005d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d08:	d103      	bne.n	8005d12 <vQueueWaitForMessageRestricted+0x2a>
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d18:	b25b      	sxtb	r3, r3
 8005d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d1e:	d103      	bne.n	8005d28 <vQueueWaitForMessageRestricted+0x40>
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d28:	f001 fce0 	bl	80076ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d106      	bne.n	8005d42 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	3324      	adds	r3, #36	@ 0x24
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	68b9      	ldr	r1, [r7, #8]
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f000 fd4d 	bl	80067dc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005d42:	6978      	ldr	r0, [r7, #20]
 8005d44:	f7ff ff26 	bl	8005b94 <prvUnlockQueue>
	}
 8005d48:	bf00      	nop
 8005d4a:	3718      	adds	r7, #24
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b08e      	sub	sp, #56	@ 0x38
 8005d54:	af04      	add	r7, sp, #16
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	607a      	str	r2, [r7, #4]
 8005d5c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005d5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d10b      	bne.n	8005d7c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d68:	f383 8811 	msr	BASEPRI, r3
 8005d6c:	f3bf 8f6f 	isb	sy
 8005d70:	f3bf 8f4f 	dsb	sy
 8005d74:	623b      	str	r3, [r7, #32]
}
 8005d76:	bf00      	nop
 8005d78:	bf00      	nop
 8005d7a:	e7fd      	b.n	8005d78 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d10b      	bne.n	8005d9a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d86:	f383 8811 	msr	BASEPRI, r3
 8005d8a:	f3bf 8f6f 	isb	sy
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	61fb      	str	r3, [r7, #28]
}
 8005d94:	bf00      	nop
 8005d96:	bf00      	nop
 8005d98:	e7fd      	b.n	8005d96 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005d9a:	235c      	movs	r3, #92	@ 0x5c
 8005d9c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	2b5c      	cmp	r3, #92	@ 0x5c
 8005da2:	d00b      	beq.n	8005dbc <xTaskCreateStatic+0x6c>
	__asm volatile
 8005da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da8:	f383 8811 	msr	BASEPRI, r3
 8005dac:	f3bf 8f6f 	isb	sy
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	61bb      	str	r3, [r7, #24]
}
 8005db6:	bf00      	nop
 8005db8:	bf00      	nop
 8005dba:	e7fd      	b.n	8005db8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005dbc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005dbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d01e      	beq.n	8005e02 <xTaskCreateStatic+0xb2>
 8005dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d01b      	beq.n	8005e02 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dcc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005dd2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd6:	2202      	movs	r2, #2
 8005dd8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005ddc:	2300      	movs	r3, #0
 8005dde:	9303      	str	r3, [sp, #12]
 8005de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de2:	9302      	str	r3, [sp, #8]
 8005de4:	f107 0314 	add.w	r3, r7, #20
 8005de8:	9301      	str	r3, [sp, #4]
 8005dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dec:	9300      	str	r3, [sp, #0]
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	68b9      	ldr	r1, [r7, #8]
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f000 f850 	bl	8005e9a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005dfa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005dfc:	f000 f8de 	bl	8005fbc <prvAddNewTaskToReadyList>
 8005e00:	e001      	b.n	8005e06 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005e02:	2300      	movs	r3, #0
 8005e04:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e06:	697b      	ldr	r3, [r7, #20]
	}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3728      	adds	r7, #40	@ 0x28
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b08c      	sub	sp, #48	@ 0x30
 8005e14:	af04      	add	r7, sp, #16
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	603b      	str	r3, [r7, #0]
 8005e1c:	4613      	mov	r3, r2
 8005e1e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005e20:	88fb      	ldrh	r3, [r7, #6]
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	4618      	mov	r0, r3
 8005e26:	f001 fd51 	bl	80078cc <pvPortMalloc>
 8005e2a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00e      	beq.n	8005e50 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005e32:	205c      	movs	r0, #92	@ 0x5c
 8005e34:	f001 fd4a 	bl	80078cc <pvPortMalloc>
 8005e38:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d003      	beq.n	8005e48 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e46:	e005      	b.n	8005e54 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005e48:	6978      	ldr	r0, [r7, #20]
 8005e4a:	f001 fe0d 	bl	8007a68 <vPortFree>
 8005e4e:	e001      	b.n	8005e54 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005e50:	2300      	movs	r3, #0
 8005e52:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d017      	beq.n	8005e8a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005e5a:	69fb      	ldr	r3, [r7, #28]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005e62:	88fa      	ldrh	r2, [r7, #6]
 8005e64:	2300      	movs	r3, #0
 8005e66:	9303      	str	r3, [sp, #12]
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	9302      	str	r3, [sp, #8]
 8005e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e6e:	9301      	str	r3, [sp, #4]
 8005e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e72:	9300      	str	r3, [sp, #0]
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	68b9      	ldr	r1, [r7, #8]
 8005e78:	68f8      	ldr	r0, [r7, #12]
 8005e7a:	f000 f80e 	bl	8005e9a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e7e:	69f8      	ldr	r0, [r7, #28]
 8005e80:	f000 f89c 	bl	8005fbc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005e84:	2301      	movs	r3, #1
 8005e86:	61bb      	str	r3, [r7, #24]
 8005e88:	e002      	b.n	8005e90 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8005e8e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005e90:	69bb      	ldr	r3, [r7, #24]
	}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3720      	adds	r7, #32
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}

08005e9a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005e9a:	b580      	push	{r7, lr}
 8005e9c:	b088      	sub	sp, #32
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	60f8      	str	r0, [r7, #12]
 8005ea2:	60b9      	str	r1, [r7, #8]
 8005ea4:	607a      	str	r2, [r7, #4]
 8005ea6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eaa:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	461a      	mov	r2, r3
 8005eb2:	21a5      	movs	r1, #165	@ 0xa5
 8005eb4:	f002 febd 	bl	8008c32 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ec2:	3b01      	subs	r3, #1
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	4413      	add	r3, r2
 8005ec8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	f023 0307 	bic.w	r3, r3, #7
 8005ed0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	f003 0307 	and.w	r3, r3, #7
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00b      	beq.n	8005ef4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee0:	f383 8811 	msr	BASEPRI, r3
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	f3bf 8f4f 	dsb	sy
 8005eec:	617b      	str	r3, [r7, #20]
}
 8005eee:	bf00      	nop
 8005ef0:	bf00      	nop
 8005ef2:	e7fd      	b.n	8005ef0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d01f      	beq.n	8005f3a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005efa:	2300      	movs	r3, #0
 8005efc:	61fb      	str	r3, [r7, #28]
 8005efe:	e012      	b.n	8005f26 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f00:	68ba      	ldr	r2, [r7, #8]
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	4413      	add	r3, r2
 8005f06:	7819      	ldrb	r1, [r3, #0]
 8005f08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	4413      	add	r3, r2
 8005f0e:	3334      	adds	r3, #52	@ 0x34
 8005f10:	460a      	mov	r2, r1
 8005f12:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	4413      	add	r3, r2
 8005f1a:	781b      	ldrb	r3, [r3, #0]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d006      	beq.n	8005f2e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	3301      	adds	r3, #1
 8005f24:	61fb      	str	r3, [r7, #28]
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	2b0f      	cmp	r3, #15
 8005f2a:	d9e9      	bls.n	8005f00 <prvInitialiseNewTask+0x66>
 8005f2c:	e000      	b.n	8005f30 <prvInitialiseNewTask+0x96>
			{
				break;
 8005f2e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f32:	2200      	movs	r2, #0
 8005f34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f38:	e003      	b.n	8005f42 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f44:	2b37      	cmp	r3, #55	@ 0x37
 8005f46:	d901      	bls.n	8005f4c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f48:	2337      	movs	r3, #55	@ 0x37
 8005f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f50:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f56:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f60:	3304      	adds	r3, #4
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7ff f92a 	bl	80051bc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f6a:	3318      	adds	r3, #24
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7ff f925 	bl	80051bc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f76:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f7a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f80:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f86:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	68f9      	ldr	r1, [r7, #12]
 8005f9a:	69b8      	ldr	r0, [r7, #24]
 8005f9c:	f001 fa46 	bl	800742c <pxPortInitialiseStack>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d002      	beq.n	8005fb2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005fb2:	bf00      	nop
 8005fb4:	3720      	adds	r7, #32
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
	...

08005fbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005fc4:	f001 fb60 	bl	8007688 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005fc8:	4b2d      	ldr	r3, [pc, #180]	@ (8006080 <prvAddNewTaskToReadyList+0xc4>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	3301      	adds	r3, #1
 8005fce:	4a2c      	ldr	r2, [pc, #176]	@ (8006080 <prvAddNewTaskToReadyList+0xc4>)
 8005fd0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005fd2:	4b2c      	ldr	r3, [pc, #176]	@ (8006084 <prvAddNewTaskToReadyList+0xc8>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d109      	bne.n	8005fee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005fda:	4a2a      	ldr	r2, [pc, #168]	@ (8006084 <prvAddNewTaskToReadyList+0xc8>)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005fe0:	4b27      	ldr	r3, [pc, #156]	@ (8006080 <prvAddNewTaskToReadyList+0xc4>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d110      	bne.n	800600a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005fe8:	f000 fd26 	bl	8006a38 <prvInitialiseTaskLists>
 8005fec:	e00d      	b.n	800600a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005fee:	4b26      	ldr	r3, [pc, #152]	@ (8006088 <prvAddNewTaskToReadyList+0xcc>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d109      	bne.n	800600a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005ff6:	4b23      	ldr	r3, [pc, #140]	@ (8006084 <prvAddNewTaskToReadyList+0xc8>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006000:	429a      	cmp	r2, r3
 8006002:	d802      	bhi.n	800600a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006004:	4a1f      	ldr	r2, [pc, #124]	@ (8006084 <prvAddNewTaskToReadyList+0xc8>)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800600a:	4b20      	ldr	r3, [pc, #128]	@ (800608c <prvAddNewTaskToReadyList+0xd0>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	3301      	adds	r3, #1
 8006010:	4a1e      	ldr	r2, [pc, #120]	@ (800608c <prvAddNewTaskToReadyList+0xd0>)
 8006012:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006014:	4b1d      	ldr	r3, [pc, #116]	@ (800608c <prvAddNewTaskToReadyList+0xd0>)
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006020:	4b1b      	ldr	r3, [pc, #108]	@ (8006090 <prvAddNewTaskToReadyList+0xd4>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	429a      	cmp	r2, r3
 8006026:	d903      	bls.n	8006030 <prvAddNewTaskToReadyList+0x74>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602c:	4a18      	ldr	r2, [pc, #96]	@ (8006090 <prvAddNewTaskToReadyList+0xd4>)
 800602e:	6013      	str	r3, [r2, #0]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006034:	4613      	mov	r3, r2
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	4413      	add	r3, r2
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	4a15      	ldr	r2, [pc, #84]	@ (8006094 <prvAddNewTaskToReadyList+0xd8>)
 800603e:	441a      	add	r2, r3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	3304      	adds	r3, #4
 8006044:	4619      	mov	r1, r3
 8006046:	4610      	mov	r0, r2
 8006048:	f7ff f8c5 	bl	80051d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800604c:	f001 fb4e 	bl	80076ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006050:	4b0d      	ldr	r3, [pc, #52]	@ (8006088 <prvAddNewTaskToReadyList+0xcc>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d00e      	beq.n	8006076 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006058:	4b0a      	ldr	r3, [pc, #40]	@ (8006084 <prvAddNewTaskToReadyList+0xc8>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006062:	429a      	cmp	r2, r3
 8006064:	d207      	bcs.n	8006076 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006066:	4b0c      	ldr	r3, [pc, #48]	@ (8006098 <prvAddNewTaskToReadyList+0xdc>)
 8006068:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800606c:	601a      	str	r2, [r3, #0]
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006076:	bf00      	nop
 8006078:	3708      	adds	r7, #8
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	20000fb8 	.word	0x20000fb8
 8006084:	20000ae4 	.word	0x20000ae4
 8006088:	20000fc4 	.word	0x20000fc4
 800608c:	20000fd4 	.word	0x20000fd4
 8006090:	20000fc0 	.word	0x20000fc0
 8006094:	20000ae8 	.word	0x20000ae8
 8006098:	e000ed04 	.word	0xe000ed04

0800609c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80060a4:	2300      	movs	r3, #0
 80060a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d018      	beq.n	80060e0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80060ae:	4b14      	ldr	r3, [pc, #80]	@ (8006100 <vTaskDelay+0x64>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00b      	beq.n	80060ce <vTaskDelay+0x32>
	__asm volatile
 80060b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ba:	f383 8811 	msr	BASEPRI, r3
 80060be:	f3bf 8f6f 	isb	sy
 80060c2:	f3bf 8f4f 	dsb	sy
 80060c6:	60bb      	str	r3, [r7, #8]
}
 80060c8:	bf00      	nop
 80060ca:	bf00      	nop
 80060cc:	e7fd      	b.n	80060ca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80060ce:	f000 f98b 	bl	80063e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80060d2:	2100      	movs	r1, #0
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f000 fdfb 	bl	8006cd0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80060da:	f000 f993 	bl	8006404 <xTaskResumeAll>
 80060de:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d107      	bne.n	80060f6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80060e6:	4b07      	ldr	r3, [pc, #28]	@ (8006104 <vTaskDelay+0x68>)
 80060e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060ec:	601a      	str	r2, [r3, #0]
 80060ee:	f3bf 8f4f 	dsb	sy
 80060f2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80060f6:	bf00      	nop
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	20000fe0 	.word	0x20000fe0
 8006104:	e000ed04 	.word	0xe000ed04

08006108 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006110:	f001 faba 	bl	8007688 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d102      	bne.n	8006120 <vTaskSuspend+0x18>
 800611a:	4b30      	ldr	r3, [pc, #192]	@ (80061dc <vTaskSuspend+0xd4>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	e000      	b.n	8006122 <vTaskSuspend+0x1a>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	3304      	adds	r3, #4
 8006128:	4618      	mov	r0, r3
 800612a:	f7ff f8b1 	bl	8005290 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006132:	2b00      	cmp	r3, #0
 8006134:	d004      	beq.n	8006140 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	3318      	adds	r3, #24
 800613a:	4618      	mov	r0, r3
 800613c:	f7ff f8a8 	bl	8005290 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	3304      	adds	r3, #4
 8006144:	4619      	mov	r1, r3
 8006146:	4826      	ldr	r0, [pc, #152]	@ (80061e0 <vTaskSuspend+0xd8>)
 8006148:	f7ff f845 	bl	80051d6 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b01      	cmp	r3, #1
 8006156:	d103      	bne.n	8006160 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8006160:	f001 fac4 	bl	80076ec <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8006164:	4b1f      	ldr	r3, [pc, #124]	@ (80061e4 <vTaskSuspend+0xdc>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d005      	beq.n	8006178 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800616c:	f001 fa8c 	bl	8007688 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8006170:	f000 fd00 	bl	8006b74 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8006174:	f001 faba 	bl	80076ec <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8006178:	4b18      	ldr	r3, [pc, #96]	@ (80061dc <vTaskSuspend+0xd4>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	429a      	cmp	r2, r3
 8006180:	d128      	bne.n	80061d4 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 8006182:	4b18      	ldr	r3, [pc, #96]	@ (80061e4 <vTaskSuspend+0xdc>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d018      	beq.n	80061bc <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800618a:	4b17      	ldr	r3, [pc, #92]	@ (80061e8 <vTaskSuspend+0xe0>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00b      	beq.n	80061aa <vTaskSuspend+0xa2>
	__asm volatile
 8006192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006196:	f383 8811 	msr	BASEPRI, r3
 800619a:	f3bf 8f6f 	isb	sy
 800619e:	f3bf 8f4f 	dsb	sy
 80061a2:	60bb      	str	r3, [r7, #8]
}
 80061a4:	bf00      	nop
 80061a6:	bf00      	nop
 80061a8:	e7fd      	b.n	80061a6 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 80061aa:	4b10      	ldr	r3, [pc, #64]	@ (80061ec <vTaskSuspend+0xe4>)
 80061ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061b0:	601a      	str	r2, [r3, #0]
 80061b2:	f3bf 8f4f 	dsb	sy
 80061b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80061ba:	e00b      	b.n	80061d4 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80061bc:	4b08      	ldr	r3, [pc, #32]	@ (80061e0 <vTaskSuspend+0xd8>)
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	4b0b      	ldr	r3, [pc, #44]	@ (80061f0 <vTaskSuspend+0xe8>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d103      	bne.n	80061d0 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 80061c8:	4b04      	ldr	r3, [pc, #16]	@ (80061dc <vTaskSuspend+0xd4>)
 80061ca:	2200      	movs	r2, #0
 80061cc:	601a      	str	r2, [r3, #0]
	}
 80061ce:	e001      	b.n	80061d4 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 80061d0:	f000 fa80 	bl	80066d4 <vTaskSwitchContext>
	}
 80061d4:	bf00      	nop
 80061d6:	3710      	adds	r7, #16
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	20000ae4 	.word	0x20000ae4
 80061e0:	20000fa4 	.word	0x20000fa4
 80061e4:	20000fc4 	.word	0x20000fc4
 80061e8:	20000fe0 	.word	0x20000fe0
 80061ec:	e000ed04 	.word	0xe000ed04
 80061f0:	20000fb8 	.word	0x20000fb8

080061f4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80061f4:	b480      	push	{r7}
 80061f6:	b087      	sub	sp, #28
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80061fc:	2300      	movs	r3, #0
 80061fe:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10b      	bne.n	8006222 <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 800620a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800620e:	f383 8811 	msr	BASEPRI, r3
 8006212:	f3bf 8f6f 	isb	sy
 8006216:	f3bf 8f4f 	dsb	sy
 800621a:	60fb      	str	r3, [r7, #12]
}
 800621c:	bf00      	nop
 800621e:	bf00      	nop
 8006220:	e7fd      	b.n	800621e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	695b      	ldr	r3, [r3, #20]
 8006226:	4a0a      	ldr	r2, [pc, #40]	@ (8006250 <prvTaskIsTaskSuspended+0x5c>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d10a      	bne.n	8006242 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006230:	4a08      	ldr	r2, [pc, #32]	@ (8006254 <prvTaskIsTaskSuspended+0x60>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d005      	beq.n	8006242 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800623a:	2b00      	cmp	r3, #0
 800623c:	d101      	bne.n	8006242 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 800623e:	2301      	movs	r3, #1
 8006240:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006242:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8006244:	4618      	mov	r0, r3
 8006246:	371c      	adds	r7, #28
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr
 8006250:	20000fa4 	.word	0x20000fa4
 8006254:	20000f78 	.word	0x20000f78

08006258 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d10b      	bne.n	8006282 <vTaskResume+0x2a>
	__asm volatile
 800626a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800626e:	f383 8811 	msr	BASEPRI, r3
 8006272:	f3bf 8f6f 	isb	sy
 8006276:	f3bf 8f4f 	dsb	sy
 800627a:	60bb      	str	r3, [r7, #8]
}
 800627c:	bf00      	nop
 800627e:	bf00      	nop
 8006280:	e7fd      	b.n	800627e <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8006282:	4b21      	ldr	r3, [pc, #132]	@ (8006308 <vTaskResume+0xb0>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	429a      	cmp	r2, r3
 800628a:	d038      	beq.n	80062fe <vTaskResume+0xa6>
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d035      	beq.n	80062fe <vTaskResume+0xa6>
		{
			taskENTER_CRITICAL();
 8006292:	f001 f9f9 	bl	8007688 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8006296:	68f8      	ldr	r0, [r7, #12]
 8006298:	f7ff ffac 	bl	80061f4 <prvTaskIsTaskSuspended>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d02b      	beq.n	80062fa <vTaskResume+0xa2>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	3304      	adds	r3, #4
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7fe fff2 	bl	8005290 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062b0:	4b16      	ldr	r3, [pc, #88]	@ (800630c <vTaskResume+0xb4>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d903      	bls.n	80062c0 <vTaskResume+0x68>
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062bc:	4a13      	ldr	r2, [pc, #76]	@ (800630c <vTaskResume+0xb4>)
 80062be:	6013      	str	r3, [r2, #0]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062c4:	4613      	mov	r3, r2
 80062c6:	009b      	lsls	r3, r3, #2
 80062c8:	4413      	add	r3, r2
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	4a10      	ldr	r2, [pc, #64]	@ (8006310 <vTaskResume+0xb8>)
 80062ce:	441a      	add	r2, r3
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	3304      	adds	r3, #4
 80062d4:	4619      	mov	r1, r3
 80062d6:	4610      	mov	r0, r2
 80062d8:	f7fe ff7d 	bl	80051d6 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062e0:	4b09      	ldr	r3, [pc, #36]	@ (8006308 <vTaskResume+0xb0>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d307      	bcc.n	80062fa <vTaskResume+0xa2>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 80062ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006314 <vTaskResume+0xbc>)
 80062ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062f0:	601a      	str	r2, [r3, #0]
 80062f2:	f3bf 8f4f 	dsb	sy
 80062f6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80062fa:	f001 f9f7 	bl	80076ec <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80062fe:	bf00      	nop
 8006300:	3710      	adds	r7, #16
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	20000ae4 	.word	0x20000ae4
 800630c:	20000fc0 	.word	0x20000fc0
 8006310:	20000ae8 	.word	0x20000ae8
 8006314:	e000ed04 	.word	0xe000ed04

08006318 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b08a      	sub	sp, #40	@ 0x28
 800631c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800631e:	2300      	movs	r3, #0
 8006320:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006322:	2300      	movs	r3, #0
 8006324:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006326:	463a      	mov	r2, r7
 8006328:	1d39      	adds	r1, r7, #4
 800632a:	f107 0308 	add.w	r3, r7, #8
 800632e:	4618      	mov	r0, r3
 8006330:	f7fe fef0 	bl	8005114 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006334:	6839      	ldr	r1, [r7, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	9202      	str	r2, [sp, #8]
 800633c:	9301      	str	r3, [sp, #4]
 800633e:	2300      	movs	r3, #0
 8006340:	9300      	str	r3, [sp, #0]
 8006342:	2300      	movs	r3, #0
 8006344:	460a      	mov	r2, r1
 8006346:	4922      	ldr	r1, [pc, #136]	@ (80063d0 <vTaskStartScheduler+0xb8>)
 8006348:	4822      	ldr	r0, [pc, #136]	@ (80063d4 <vTaskStartScheduler+0xbc>)
 800634a:	f7ff fd01 	bl	8005d50 <xTaskCreateStatic>
 800634e:	4603      	mov	r3, r0
 8006350:	4a21      	ldr	r2, [pc, #132]	@ (80063d8 <vTaskStartScheduler+0xc0>)
 8006352:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006354:	4b20      	ldr	r3, [pc, #128]	@ (80063d8 <vTaskStartScheduler+0xc0>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d002      	beq.n	8006362 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800635c:	2301      	movs	r3, #1
 800635e:	617b      	str	r3, [r7, #20]
 8006360:	e001      	b.n	8006366 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006362:	2300      	movs	r3, #0
 8006364:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	2b01      	cmp	r3, #1
 800636a:	d102      	bne.n	8006372 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800636c:	f000 fd04 	bl	8006d78 <xTimerCreateTimerTask>
 8006370:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	2b01      	cmp	r3, #1
 8006376:	d116      	bne.n	80063a6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800637c:	f383 8811 	msr	BASEPRI, r3
 8006380:	f3bf 8f6f 	isb	sy
 8006384:	f3bf 8f4f 	dsb	sy
 8006388:	613b      	str	r3, [r7, #16]
}
 800638a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800638c:	4b13      	ldr	r3, [pc, #76]	@ (80063dc <vTaskStartScheduler+0xc4>)
 800638e:	f04f 32ff 	mov.w	r2, #4294967295
 8006392:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006394:	4b12      	ldr	r3, [pc, #72]	@ (80063e0 <vTaskStartScheduler+0xc8>)
 8006396:	2201      	movs	r2, #1
 8006398:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800639a:	4b12      	ldr	r3, [pc, #72]	@ (80063e4 <vTaskStartScheduler+0xcc>)
 800639c:	2200      	movs	r2, #0
 800639e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80063a0:	f001 f8ce 	bl	8007540 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80063a4:	e00f      	b.n	80063c6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ac:	d10b      	bne.n	80063c6 <vTaskStartScheduler+0xae>
	__asm volatile
 80063ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b2:	f383 8811 	msr	BASEPRI, r3
 80063b6:	f3bf 8f6f 	isb	sy
 80063ba:	f3bf 8f4f 	dsb	sy
 80063be:	60fb      	str	r3, [r7, #12]
}
 80063c0:	bf00      	nop
 80063c2:	bf00      	nop
 80063c4:	e7fd      	b.n	80063c2 <vTaskStartScheduler+0xaa>
}
 80063c6:	bf00      	nop
 80063c8:	3718      	adds	r7, #24
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	bf00      	nop
 80063d0:	0800c4dc 	.word	0x0800c4dc
 80063d4:	08006a09 	.word	0x08006a09
 80063d8:	20000fdc 	.word	0x20000fdc
 80063dc:	20000fd8 	.word	0x20000fd8
 80063e0:	20000fc4 	.word	0x20000fc4
 80063e4:	20000fbc 	.word	0x20000fbc

080063e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80063e8:	b480      	push	{r7}
 80063ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80063ec:	4b04      	ldr	r3, [pc, #16]	@ (8006400 <vTaskSuspendAll+0x18>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	3301      	adds	r3, #1
 80063f2:	4a03      	ldr	r2, [pc, #12]	@ (8006400 <vTaskSuspendAll+0x18>)
 80063f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80063f6:	bf00      	nop
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr
 8006400:	20000fe0 	.word	0x20000fe0

08006404 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b084      	sub	sp, #16
 8006408:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800640a:	2300      	movs	r3, #0
 800640c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800640e:	2300      	movs	r3, #0
 8006410:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006412:	4b42      	ldr	r3, [pc, #264]	@ (800651c <xTaskResumeAll+0x118>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d10b      	bne.n	8006432 <xTaskResumeAll+0x2e>
	__asm volatile
 800641a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800641e:	f383 8811 	msr	BASEPRI, r3
 8006422:	f3bf 8f6f 	isb	sy
 8006426:	f3bf 8f4f 	dsb	sy
 800642a:	603b      	str	r3, [r7, #0]
}
 800642c:	bf00      	nop
 800642e:	bf00      	nop
 8006430:	e7fd      	b.n	800642e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006432:	f001 f929 	bl	8007688 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006436:	4b39      	ldr	r3, [pc, #228]	@ (800651c <xTaskResumeAll+0x118>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	3b01      	subs	r3, #1
 800643c:	4a37      	ldr	r2, [pc, #220]	@ (800651c <xTaskResumeAll+0x118>)
 800643e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006440:	4b36      	ldr	r3, [pc, #216]	@ (800651c <xTaskResumeAll+0x118>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d162      	bne.n	800650e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006448:	4b35      	ldr	r3, [pc, #212]	@ (8006520 <xTaskResumeAll+0x11c>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d05e      	beq.n	800650e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006450:	e02f      	b.n	80064b2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006452:	4b34      	ldr	r3, [pc, #208]	@ (8006524 <xTaskResumeAll+0x120>)
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	3318      	adds	r3, #24
 800645e:	4618      	mov	r0, r3
 8006460:	f7fe ff16 	bl	8005290 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	3304      	adds	r3, #4
 8006468:	4618      	mov	r0, r3
 800646a:	f7fe ff11 	bl	8005290 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006472:	4b2d      	ldr	r3, [pc, #180]	@ (8006528 <xTaskResumeAll+0x124>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	429a      	cmp	r2, r3
 8006478:	d903      	bls.n	8006482 <xTaskResumeAll+0x7e>
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800647e:	4a2a      	ldr	r2, [pc, #168]	@ (8006528 <xTaskResumeAll+0x124>)
 8006480:	6013      	str	r3, [r2, #0]
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006486:	4613      	mov	r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	4413      	add	r3, r2
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	4a27      	ldr	r2, [pc, #156]	@ (800652c <xTaskResumeAll+0x128>)
 8006490:	441a      	add	r2, r3
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	3304      	adds	r3, #4
 8006496:	4619      	mov	r1, r3
 8006498:	4610      	mov	r0, r2
 800649a:	f7fe fe9c 	bl	80051d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064a2:	4b23      	ldr	r3, [pc, #140]	@ (8006530 <xTaskResumeAll+0x12c>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d302      	bcc.n	80064b2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80064ac:	4b21      	ldr	r3, [pc, #132]	@ (8006534 <xTaskResumeAll+0x130>)
 80064ae:	2201      	movs	r2, #1
 80064b0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80064b2:	4b1c      	ldr	r3, [pc, #112]	@ (8006524 <xTaskResumeAll+0x120>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d1cb      	bne.n	8006452 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d001      	beq.n	80064c4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80064c0:	f000 fb58 	bl	8006b74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80064c4:	4b1c      	ldr	r3, [pc, #112]	@ (8006538 <xTaskResumeAll+0x134>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d010      	beq.n	80064f2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80064d0:	f000 f846 	bl	8006560 <xTaskIncrementTick>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d002      	beq.n	80064e0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80064da:	4b16      	ldr	r3, [pc, #88]	@ (8006534 <xTaskResumeAll+0x130>)
 80064dc:	2201      	movs	r2, #1
 80064de:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	3b01      	subs	r3, #1
 80064e4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1f1      	bne.n	80064d0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80064ec:	4b12      	ldr	r3, [pc, #72]	@ (8006538 <xTaskResumeAll+0x134>)
 80064ee:	2200      	movs	r2, #0
 80064f0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80064f2:	4b10      	ldr	r3, [pc, #64]	@ (8006534 <xTaskResumeAll+0x130>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d009      	beq.n	800650e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80064fa:	2301      	movs	r3, #1
 80064fc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80064fe:	4b0f      	ldr	r3, [pc, #60]	@ (800653c <xTaskResumeAll+0x138>)
 8006500:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006504:	601a      	str	r2, [r3, #0]
 8006506:	f3bf 8f4f 	dsb	sy
 800650a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800650e:	f001 f8ed 	bl	80076ec <vPortExitCritical>

	return xAlreadyYielded;
 8006512:	68bb      	ldr	r3, [r7, #8]
}
 8006514:	4618      	mov	r0, r3
 8006516:	3710      	adds	r7, #16
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}
 800651c:	20000fe0 	.word	0x20000fe0
 8006520:	20000fb8 	.word	0x20000fb8
 8006524:	20000f78 	.word	0x20000f78
 8006528:	20000fc0 	.word	0x20000fc0
 800652c:	20000ae8 	.word	0x20000ae8
 8006530:	20000ae4 	.word	0x20000ae4
 8006534:	20000fcc 	.word	0x20000fcc
 8006538:	20000fc8 	.word	0x20000fc8
 800653c:	e000ed04 	.word	0xe000ed04

08006540 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006546:	4b05      	ldr	r3, [pc, #20]	@ (800655c <xTaskGetTickCount+0x1c>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800654c:	687b      	ldr	r3, [r7, #4]
}
 800654e:	4618      	mov	r0, r3
 8006550:	370c      	adds	r7, #12
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	20000fbc 	.word	0x20000fbc

08006560 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b086      	sub	sp, #24
 8006564:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006566:	2300      	movs	r3, #0
 8006568:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800656a:	4b4f      	ldr	r3, [pc, #316]	@ (80066a8 <xTaskIncrementTick+0x148>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	f040 8090 	bne.w	8006694 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006574:	4b4d      	ldr	r3, [pc, #308]	@ (80066ac <xTaskIncrementTick+0x14c>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	3301      	adds	r3, #1
 800657a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800657c:	4a4b      	ldr	r2, [pc, #300]	@ (80066ac <xTaskIncrementTick+0x14c>)
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d121      	bne.n	80065cc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006588:	4b49      	ldr	r3, [pc, #292]	@ (80066b0 <xTaskIncrementTick+0x150>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00b      	beq.n	80065aa <xTaskIncrementTick+0x4a>
	__asm volatile
 8006592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006596:	f383 8811 	msr	BASEPRI, r3
 800659a:	f3bf 8f6f 	isb	sy
 800659e:	f3bf 8f4f 	dsb	sy
 80065a2:	603b      	str	r3, [r7, #0]
}
 80065a4:	bf00      	nop
 80065a6:	bf00      	nop
 80065a8:	e7fd      	b.n	80065a6 <xTaskIncrementTick+0x46>
 80065aa:	4b41      	ldr	r3, [pc, #260]	@ (80066b0 <xTaskIncrementTick+0x150>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	60fb      	str	r3, [r7, #12]
 80065b0:	4b40      	ldr	r3, [pc, #256]	@ (80066b4 <xTaskIncrementTick+0x154>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a3e      	ldr	r2, [pc, #248]	@ (80066b0 <xTaskIncrementTick+0x150>)
 80065b6:	6013      	str	r3, [r2, #0]
 80065b8:	4a3e      	ldr	r2, [pc, #248]	@ (80066b4 <xTaskIncrementTick+0x154>)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	4b3e      	ldr	r3, [pc, #248]	@ (80066b8 <xTaskIncrementTick+0x158>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	3301      	adds	r3, #1
 80065c4:	4a3c      	ldr	r2, [pc, #240]	@ (80066b8 <xTaskIncrementTick+0x158>)
 80065c6:	6013      	str	r3, [r2, #0]
 80065c8:	f000 fad4 	bl	8006b74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80065cc:	4b3b      	ldr	r3, [pc, #236]	@ (80066bc <xTaskIncrementTick+0x15c>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d349      	bcc.n	800666a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80065d6:	4b36      	ldr	r3, [pc, #216]	@ (80066b0 <xTaskIncrementTick+0x150>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d104      	bne.n	80065ea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065e0:	4b36      	ldr	r3, [pc, #216]	@ (80066bc <xTaskIncrementTick+0x15c>)
 80065e2:	f04f 32ff 	mov.w	r2, #4294967295
 80065e6:	601a      	str	r2, [r3, #0]
					break;
 80065e8:	e03f      	b.n	800666a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065ea:	4b31      	ldr	r3, [pc, #196]	@ (80066b0 <xTaskIncrementTick+0x150>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80065fa:	693a      	ldr	r2, [r7, #16]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	429a      	cmp	r2, r3
 8006600:	d203      	bcs.n	800660a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006602:	4a2e      	ldr	r2, [pc, #184]	@ (80066bc <xTaskIncrementTick+0x15c>)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006608:	e02f      	b.n	800666a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	3304      	adds	r3, #4
 800660e:	4618      	mov	r0, r3
 8006610:	f7fe fe3e 	bl	8005290 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006618:	2b00      	cmp	r3, #0
 800661a:	d004      	beq.n	8006626 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	3318      	adds	r3, #24
 8006620:	4618      	mov	r0, r3
 8006622:	f7fe fe35 	bl	8005290 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800662a:	4b25      	ldr	r3, [pc, #148]	@ (80066c0 <xTaskIncrementTick+0x160>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	429a      	cmp	r2, r3
 8006630:	d903      	bls.n	800663a <xTaskIncrementTick+0xda>
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006636:	4a22      	ldr	r2, [pc, #136]	@ (80066c0 <xTaskIncrementTick+0x160>)
 8006638:	6013      	str	r3, [r2, #0]
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800663e:	4613      	mov	r3, r2
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	4413      	add	r3, r2
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	4a1f      	ldr	r2, [pc, #124]	@ (80066c4 <xTaskIncrementTick+0x164>)
 8006648:	441a      	add	r2, r3
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	3304      	adds	r3, #4
 800664e:	4619      	mov	r1, r3
 8006650:	4610      	mov	r0, r2
 8006652:	f7fe fdc0 	bl	80051d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800665a:	4b1b      	ldr	r3, [pc, #108]	@ (80066c8 <xTaskIncrementTick+0x168>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006660:	429a      	cmp	r2, r3
 8006662:	d3b8      	bcc.n	80065d6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006664:	2301      	movs	r3, #1
 8006666:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006668:	e7b5      	b.n	80065d6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800666a:	4b17      	ldr	r3, [pc, #92]	@ (80066c8 <xTaskIncrementTick+0x168>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006670:	4914      	ldr	r1, [pc, #80]	@ (80066c4 <xTaskIncrementTick+0x164>)
 8006672:	4613      	mov	r3, r2
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	4413      	add	r3, r2
 8006678:	009b      	lsls	r3, r3, #2
 800667a:	440b      	add	r3, r1
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	2b01      	cmp	r3, #1
 8006680:	d901      	bls.n	8006686 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006682:	2301      	movs	r3, #1
 8006684:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006686:	4b11      	ldr	r3, [pc, #68]	@ (80066cc <xTaskIncrementTick+0x16c>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d007      	beq.n	800669e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800668e:	2301      	movs	r3, #1
 8006690:	617b      	str	r3, [r7, #20]
 8006692:	e004      	b.n	800669e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006694:	4b0e      	ldr	r3, [pc, #56]	@ (80066d0 <xTaskIncrementTick+0x170>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	3301      	adds	r3, #1
 800669a:	4a0d      	ldr	r2, [pc, #52]	@ (80066d0 <xTaskIncrementTick+0x170>)
 800669c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800669e:	697b      	ldr	r3, [r7, #20]
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3718      	adds	r7, #24
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	20000fe0 	.word	0x20000fe0
 80066ac:	20000fbc 	.word	0x20000fbc
 80066b0:	20000f70 	.word	0x20000f70
 80066b4:	20000f74 	.word	0x20000f74
 80066b8:	20000fd0 	.word	0x20000fd0
 80066bc:	20000fd8 	.word	0x20000fd8
 80066c0:	20000fc0 	.word	0x20000fc0
 80066c4:	20000ae8 	.word	0x20000ae8
 80066c8:	20000ae4 	.word	0x20000ae4
 80066cc:	20000fcc 	.word	0x20000fcc
 80066d0:	20000fc8 	.word	0x20000fc8

080066d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80066d4:	b480      	push	{r7}
 80066d6:	b085      	sub	sp, #20
 80066d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80066da:	4b28      	ldr	r3, [pc, #160]	@ (800677c <vTaskSwitchContext+0xa8>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d003      	beq.n	80066ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80066e2:	4b27      	ldr	r3, [pc, #156]	@ (8006780 <vTaskSwitchContext+0xac>)
 80066e4:	2201      	movs	r2, #1
 80066e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80066e8:	e042      	b.n	8006770 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80066ea:	4b25      	ldr	r3, [pc, #148]	@ (8006780 <vTaskSwitchContext+0xac>)
 80066ec:	2200      	movs	r2, #0
 80066ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066f0:	4b24      	ldr	r3, [pc, #144]	@ (8006784 <vTaskSwitchContext+0xb0>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	60fb      	str	r3, [r7, #12]
 80066f6:	e011      	b.n	800671c <vTaskSwitchContext+0x48>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10b      	bne.n	8006716 <vTaskSwitchContext+0x42>
	__asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	607b      	str	r3, [r7, #4]
}
 8006710:	bf00      	nop
 8006712:	bf00      	nop
 8006714:	e7fd      	b.n	8006712 <vTaskSwitchContext+0x3e>
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	3b01      	subs	r3, #1
 800671a:	60fb      	str	r3, [r7, #12]
 800671c:	491a      	ldr	r1, [pc, #104]	@ (8006788 <vTaskSwitchContext+0xb4>)
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	4613      	mov	r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	440b      	add	r3, r1
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d0e3      	beq.n	80066f8 <vTaskSwitchContext+0x24>
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	4613      	mov	r3, r2
 8006734:	009b      	lsls	r3, r3, #2
 8006736:	4413      	add	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4a13      	ldr	r2, [pc, #76]	@ (8006788 <vTaskSwitchContext+0xb4>)
 800673c:	4413      	add	r3, r2
 800673e:	60bb      	str	r3, [r7, #8]
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	685a      	ldr	r2, [r3, #4]
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	605a      	str	r2, [r3, #4]
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	685a      	ldr	r2, [r3, #4]
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	3308      	adds	r3, #8
 8006752:	429a      	cmp	r2, r3
 8006754:	d104      	bne.n	8006760 <vTaskSwitchContext+0x8c>
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	685a      	ldr	r2, [r3, #4]
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	605a      	str	r2, [r3, #4]
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	4a09      	ldr	r2, [pc, #36]	@ (800678c <vTaskSwitchContext+0xb8>)
 8006768:	6013      	str	r3, [r2, #0]
 800676a:	4a06      	ldr	r2, [pc, #24]	@ (8006784 <vTaskSwitchContext+0xb0>)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	6013      	str	r3, [r2, #0]
}
 8006770:	bf00      	nop
 8006772:	3714      	adds	r7, #20
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr
 800677c:	20000fe0 	.word	0x20000fe0
 8006780:	20000fcc 	.word	0x20000fcc
 8006784:	20000fc0 	.word	0x20000fc0
 8006788:	20000ae8 	.word	0x20000ae8
 800678c:	20000ae4 	.word	0x20000ae4

08006790 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d10b      	bne.n	80067b8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80067a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a4:	f383 8811 	msr	BASEPRI, r3
 80067a8:	f3bf 8f6f 	isb	sy
 80067ac:	f3bf 8f4f 	dsb	sy
 80067b0:	60fb      	str	r3, [r7, #12]
}
 80067b2:	bf00      	nop
 80067b4:	bf00      	nop
 80067b6:	e7fd      	b.n	80067b4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80067b8:	4b07      	ldr	r3, [pc, #28]	@ (80067d8 <vTaskPlaceOnEventList+0x48>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	3318      	adds	r3, #24
 80067be:	4619      	mov	r1, r3
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f7fe fd2c 	bl	800521e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80067c6:	2101      	movs	r1, #1
 80067c8:	6838      	ldr	r0, [r7, #0]
 80067ca:	f000 fa81 	bl	8006cd0 <prvAddCurrentTaskToDelayedList>
}
 80067ce:	bf00      	nop
 80067d0:	3710      	adds	r7, #16
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	20000ae4 	.word	0x20000ae4

080067dc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b086      	sub	sp, #24
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d10b      	bne.n	8006806 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80067ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f2:	f383 8811 	msr	BASEPRI, r3
 80067f6:	f3bf 8f6f 	isb	sy
 80067fa:	f3bf 8f4f 	dsb	sy
 80067fe:	617b      	str	r3, [r7, #20]
}
 8006800:	bf00      	nop
 8006802:	bf00      	nop
 8006804:	e7fd      	b.n	8006802 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006806:	4b0a      	ldr	r3, [pc, #40]	@ (8006830 <vTaskPlaceOnEventListRestricted+0x54>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	3318      	adds	r3, #24
 800680c:	4619      	mov	r1, r3
 800680e:	68f8      	ldr	r0, [r7, #12]
 8006810:	f7fe fce1 	bl	80051d6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d002      	beq.n	8006820 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800681a:	f04f 33ff 	mov.w	r3, #4294967295
 800681e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006820:	6879      	ldr	r1, [r7, #4]
 8006822:	68b8      	ldr	r0, [r7, #8]
 8006824:	f000 fa54 	bl	8006cd0 <prvAddCurrentTaskToDelayedList>
	}
 8006828:	bf00      	nop
 800682a:	3718      	adds	r7, #24
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}
 8006830:	20000ae4 	.word	0x20000ae4

08006834 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b086      	sub	sp, #24
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d10b      	bne.n	8006862 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800684a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800684e:	f383 8811 	msr	BASEPRI, r3
 8006852:	f3bf 8f6f 	isb	sy
 8006856:	f3bf 8f4f 	dsb	sy
 800685a:	60fb      	str	r3, [r7, #12]
}
 800685c:	bf00      	nop
 800685e:	bf00      	nop
 8006860:	e7fd      	b.n	800685e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	3318      	adds	r3, #24
 8006866:	4618      	mov	r0, r3
 8006868:	f7fe fd12 	bl	8005290 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800686c:	4b1d      	ldr	r3, [pc, #116]	@ (80068e4 <xTaskRemoveFromEventList+0xb0>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d11d      	bne.n	80068b0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	3304      	adds	r3, #4
 8006878:	4618      	mov	r0, r3
 800687a:	f7fe fd09 	bl	8005290 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006882:	4b19      	ldr	r3, [pc, #100]	@ (80068e8 <xTaskRemoveFromEventList+0xb4>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	429a      	cmp	r2, r3
 8006888:	d903      	bls.n	8006892 <xTaskRemoveFromEventList+0x5e>
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688e:	4a16      	ldr	r2, [pc, #88]	@ (80068e8 <xTaskRemoveFromEventList+0xb4>)
 8006890:	6013      	str	r3, [r2, #0]
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006896:	4613      	mov	r3, r2
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	4413      	add	r3, r2
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	4a13      	ldr	r2, [pc, #76]	@ (80068ec <xTaskRemoveFromEventList+0xb8>)
 80068a0:	441a      	add	r2, r3
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	3304      	adds	r3, #4
 80068a6:	4619      	mov	r1, r3
 80068a8:	4610      	mov	r0, r2
 80068aa:	f7fe fc94 	bl	80051d6 <vListInsertEnd>
 80068ae:	e005      	b.n	80068bc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	3318      	adds	r3, #24
 80068b4:	4619      	mov	r1, r3
 80068b6:	480e      	ldr	r0, [pc, #56]	@ (80068f0 <xTaskRemoveFromEventList+0xbc>)
 80068b8:	f7fe fc8d 	bl	80051d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068c0:	4b0c      	ldr	r3, [pc, #48]	@ (80068f4 <xTaskRemoveFromEventList+0xc0>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d905      	bls.n	80068d6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80068ca:	2301      	movs	r3, #1
 80068cc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80068ce:	4b0a      	ldr	r3, [pc, #40]	@ (80068f8 <xTaskRemoveFromEventList+0xc4>)
 80068d0:	2201      	movs	r2, #1
 80068d2:	601a      	str	r2, [r3, #0]
 80068d4:	e001      	b.n	80068da <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80068d6:	2300      	movs	r3, #0
 80068d8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80068da:	697b      	ldr	r3, [r7, #20]
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3718      	adds	r7, #24
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}
 80068e4:	20000fe0 	.word	0x20000fe0
 80068e8:	20000fc0 	.word	0x20000fc0
 80068ec:	20000ae8 	.word	0x20000ae8
 80068f0:	20000f78 	.word	0x20000f78
 80068f4:	20000ae4 	.word	0x20000ae4
 80068f8:	20000fcc 	.word	0x20000fcc

080068fc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006904:	4b06      	ldr	r3, [pc, #24]	@ (8006920 <vTaskInternalSetTimeOutState+0x24>)
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800690c:	4b05      	ldr	r3, [pc, #20]	@ (8006924 <vTaskInternalSetTimeOutState+0x28>)
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	605a      	str	r2, [r3, #4]
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr
 8006920:	20000fd0 	.word	0x20000fd0
 8006924:	20000fbc 	.word	0x20000fbc

08006928 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b088      	sub	sp, #32
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10b      	bne.n	8006950 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693c:	f383 8811 	msr	BASEPRI, r3
 8006940:	f3bf 8f6f 	isb	sy
 8006944:	f3bf 8f4f 	dsb	sy
 8006948:	613b      	str	r3, [r7, #16]
}
 800694a:	bf00      	nop
 800694c:	bf00      	nop
 800694e:	e7fd      	b.n	800694c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d10b      	bne.n	800696e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800695a:	f383 8811 	msr	BASEPRI, r3
 800695e:	f3bf 8f6f 	isb	sy
 8006962:	f3bf 8f4f 	dsb	sy
 8006966:	60fb      	str	r3, [r7, #12]
}
 8006968:	bf00      	nop
 800696a:	bf00      	nop
 800696c:	e7fd      	b.n	800696a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800696e:	f000 fe8b 	bl	8007688 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006972:	4b1d      	ldr	r3, [pc, #116]	@ (80069e8 <xTaskCheckForTimeOut+0xc0>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	69ba      	ldr	r2, [r7, #24]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800698a:	d102      	bne.n	8006992 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800698c:	2300      	movs	r3, #0
 800698e:	61fb      	str	r3, [r7, #28]
 8006990:	e023      	b.n	80069da <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	4b15      	ldr	r3, [pc, #84]	@ (80069ec <xTaskCheckForTimeOut+0xc4>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	429a      	cmp	r2, r3
 800699c:	d007      	beq.n	80069ae <xTaskCheckForTimeOut+0x86>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	69ba      	ldr	r2, [r7, #24]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d302      	bcc.n	80069ae <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80069a8:	2301      	movs	r3, #1
 80069aa:	61fb      	str	r3, [r7, #28]
 80069ac:	e015      	b.n	80069da <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	697a      	ldr	r2, [r7, #20]
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d20b      	bcs.n	80069d0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	1ad2      	subs	r2, r2, r3
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f7ff ff99 	bl	80068fc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80069ca:	2300      	movs	r3, #0
 80069cc:	61fb      	str	r3, [r7, #28]
 80069ce:	e004      	b.n	80069da <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	2200      	movs	r2, #0
 80069d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80069d6:	2301      	movs	r3, #1
 80069d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80069da:	f000 fe87 	bl	80076ec <vPortExitCritical>

	return xReturn;
 80069de:	69fb      	ldr	r3, [r7, #28]
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3720      	adds	r7, #32
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}
 80069e8:	20000fbc 	.word	0x20000fbc
 80069ec:	20000fd0 	.word	0x20000fd0

080069f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80069f0:	b480      	push	{r7}
 80069f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80069f4:	4b03      	ldr	r3, [pc, #12]	@ (8006a04 <vTaskMissedYield+0x14>)
 80069f6:	2201      	movs	r2, #1
 80069f8:	601a      	str	r2, [r3, #0]
}
 80069fa:	bf00      	nop
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr
 8006a04:	20000fcc 	.word	0x20000fcc

08006a08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006a10:	f000 f852 	bl	8006ab8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006a14:	4b06      	ldr	r3, [pc, #24]	@ (8006a30 <prvIdleTask+0x28>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d9f9      	bls.n	8006a10 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006a1c:	4b05      	ldr	r3, [pc, #20]	@ (8006a34 <prvIdleTask+0x2c>)
 8006a1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a22:	601a      	str	r2, [r3, #0]
 8006a24:	f3bf 8f4f 	dsb	sy
 8006a28:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006a2c:	e7f0      	b.n	8006a10 <prvIdleTask+0x8>
 8006a2e:	bf00      	nop
 8006a30:	20000ae8 	.word	0x20000ae8
 8006a34:	e000ed04 	.word	0xe000ed04

08006a38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a3e:	2300      	movs	r3, #0
 8006a40:	607b      	str	r3, [r7, #4]
 8006a42:	e00c      	b.n	8006a5e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	4613      	mov	r3, r2
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	4413      	add	r3, r2
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	4a12      	ldr	r2, [pc, #72]	@ (8006a98 <prvInitialiseTaskLists+0x60>)
 8006a50:	4413      	add	r3, r2
 8006a52:	4618      	mov	r0, r3
 8006a54:	f7fe fb92 	bl	800517c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	607b      	str	r3, [r7, #4]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2b37      	cmp	r3, #55	@ 0x37
 8006a62:	d9ef      	bls.n	8006a44 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006a64:	480d      	ldr	r0, [pc, #52]	@ (8006a9c <prvInitialiseTaskLists+0x64>)
 8006a66:	f7fe fb89 	bl	800517c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006a6a:	480d      	ldr	r0, [pc, #52]	@ (8006aa0 <prvInitialiseTaskLists+0x68>)
 8006a6c:	f7fe fb86 	bl	800517c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006a70:	480c      	ldr	r0, [pc, #48]	@ (8006aa4 <prvInitialiseTaskLists+0x6c>)
 8006a72:	f7fe fb83 	bl	800517c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006a76:	480c      	ldr	r0, [pc, #48]	@ (8006aa8 <prvInitialiseTaskLists+0x70>)
 8006a78:	f7fe fb80 	bl	800517c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006a7c:	480b      	ldr	r0, [pc, #44]	@ (8006aac <prvInitialiseTaskLists+0x74>)
 8006a7e:	f7fe fb7d 	bl	800517c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006a82:	4b0b      	ldr	r3, [pc, #44]	@ (8006ab0 <prvInitialiseTaskLists+0x78>)
 8006a84:	4a05      	ldr	r2, [pc, #20]	@ (8006a9c <prvInitialiseTaskLists+0x64>)
 8006a86:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006a88:	4b0a      	ldr	r3, [pc, #40]	@ (8006ab4 <prvInitialiseTaskLists+0x7c>)
 8006a8a:	4a05      	ldr	r2, [pc, #20]	@ (8006aa0 <prvInitialiseTaskLists+0x68>)
 8006a8c:	601a      	str	r2, [r3, #0]
}
 8006a8e:	bf00      	nop
 8006a90:	3708      	adds	r7, #8
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}
 8006a96:	bf00      	nop
 8006a98:	20000ae8 	.word	0x20000ae8
 8006a9c:	20000f48 	.word	0x20000f48
 8006aa0:	20000f5c 	.word	0x20000f5c
 8006aa4:	20000f78 	.word	0x20000f78
 8006aa8:	20000f8c 	.word	0x20000f8c
 8006aac:	20000fa4 	.word	0x20000fa4
 8006ab0:	20000f70 	.word	0x20000f70
 8006ab4:	20000f74 	.word	0x20000f74

08006ab8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b082      	sub	sp, #8
 8006abc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006abe:	e019      	b.n	8006af4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006ac0:	f000 fde2 	bl	8007688 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ac4:	4b10      	ldr	r3, [pc, #64]	@ (8006b08 <prvCheckTasksWaitingTermination+0x50>)
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	3304      	adds	r3, #4
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f7fe fbdd 	bl	8005290 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8006b0c <prvCheckTasksWaitingTermination+0x54>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	3b01      	subs	r3, #1
 8006adc:	4a0b      	ldr	r2, [pc, #44]	@ (8006b0c <prvCheckTasksWaitingTermination+0x54>)
 8006ade:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8006b10 <prvCheckTasksWaitingTermination+0x58>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	3b01      	subs	r3, #1
 8006ae6:	4a0a      	ldr	r2, [pc, #40]	@ (8006b10 <prvCheckTasksWaitingTermination+0x58>)
 8006ae8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006aea:	f000 fdff 	bl	80076ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f810 	bl	8006b14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006af4:	4b06      	ldr	r3, [pc, #24]	@ (8006b10 <prvCheckTasksWaitingTermination+0x58>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1e1      	bne.n	8006ac0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006afc:	bf00      	nop
 8006afe:	bf00      	nop
 8006b00:	3708      	adds	r7, #8
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	20000f8c 	.word	0x20000f8c
 8006b0c:	20000fb8 	.word	0x20000fb8
 8006b10:	20000fa0 	.word	0x20000fa0

08006b14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d108      	bne.n	8006b38 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f000 ff9c 	bl	8007a68 <vPortFree>
				vPortFree( pxTCB );
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f000 ff99 	bl	8007a68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006b36:	e019      	b.n	8006b6c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d103      	bne.n	8006b4a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 ff90 	bl	8007a68 <vPortFree>
	}
 8006b48:	e010      	b.n	8006b6c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	d00b      	beq.n	8006b6c <prvDeleteTCB+0x58>
	__asm volatile
 8006b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b58:	f383 8811 	msr	BASEPRI, r3
 8006b5c:	f3bf 8f6f 	isb	sy
 8006b60:	f3bf 8f4f 	dsb	sy
 8006b64:	60fb      	str	r3, [r7, #12]
}
 8006b66:	bf00      	nop
 8006b68:	bf00      	nop
 8006b6a:	e7fd      	b.n	8006b68 <prvDeleteTCB+0x54>
	}
 8006b6c:	bf00      	nop
 8006b6e:	3710      	adds	r7, #16
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}

08006b74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8006bac <prvResetNextTaskUnblockTime+0x38>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d104      	bne.n	8006b8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006b84:	4b0a      	ldr	r3, [pc, #40]	@ (8006bb0 <prvResetNextTaskUnblockTime+0x3c>)
 8006b86:	f04f 32ff 	mov.w	r2, #4294967295
 8006b8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006b8c:	e008      	b.n	8006ba0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b8e:	4b07      	ldr	r3, [pc, #28]	@ (8006bac <prvResetNextTaskUnblockTime+0x38>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	4a04      	ldr	r2, [pc, #16]	@ (8006bb0 <prvResetNextTaskUnblockTime+0x3c>)
 8006b9e:	6013      	str	r3, [r2, #0]
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr
 8006bac:	20000f70 	.word	0x20000f70
 8006bb0:	20000fd8 	.word	0x20000fd8

08006bb4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006bba:	4b0b      	ldr	r3, [pc, #44]	@ (8006be8 <xTaskGetSchedulerState+0x34>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d102      	bne.n	8006bc8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	607b      	str	r3, [r7, #4]
 8006bc6:	e008      	b.n	8006bda <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bc8:	4b08      	ldr	r3, [pc, #32]	@ (8006bec <xTaskGetSchedulerState+0x38>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d102      	bne.n	8006bd6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006bd0:	2302      	movs	r3, #2
 8006bd2:	607b      	str	r3, [r7, #4]
 8006bd4:	e001      	b.n	8006bda <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006bda:	687b      	ldr	r3, [r7, #4]
	}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr
 8006be8:	20000fc4 	.word	0x20000fc4
 8006bec:	20000fe0 	.word	0x20000fe0

08006bf0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b086      	sub	sp, #24
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d058      	beq.n	8006cb8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006c06:	4b2f      	ldr	r3, [pc, #188]	@ (8006cc4 <xTaskPriorityDisinherit+0xd4>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d00b      	beq.n	8006c28 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	60fb      	str	r3, [r7, #12]
}
 8006c22:	bf00      	nop
 8006c24:	bf00      	nop
 8006c26:	e7fd      	b.n	8006c24 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d10b      	bne.n	8006c48 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c34:	f383 8811 	msr	BASEPRI, r3
 8006c38:	f3bf 8f6f 	isb	sy
 8006c3c:	f3bf 8f4f 	dsb	sy
 8006c40:	60bb      	str	r3, [r7, #8]
}
 8006c42:	bf00      	nop
 8006c44:	bf00      	nop
 8006c46:	e7fd      	b.n	8006c44 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c4c:	1e5a      	subs	r2, r3, #1
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d02c      	beq.n	8006cb8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d128      	bne.n	8006cb8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	3304      	adds	r3, #4
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f7fe fb10 	bl	8005290 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c7c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c88:	4b0f      	ldr	r3, [pc, #60]	@ (8006cc8 <xTaskPriorityDisinherit+0xd8>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d903      	bls.n	8006c98 <xTaskPriorityDisinherit+0xa8>
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c94:	4a0c      	ldr	r2, [pc, #48]	@ (8006cc8 <xTaskPriorityDisinherit+0xd8>)
 8006c96:	6013      	str	r3, [r2, #0]
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	4413      	add	r3, r2
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	4a09      	ldr	r2, [pc, #36]	@ (8006ccc <xTaskPriorityDisinherit+0xdc>)
 8006ca6:	441a      	add	r2, r3
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	3304      	adds	r3, #4
 8006cac:	4619      	mov	r1, r3
 8006cae:	4610      	mov	r0, r2
 8006cb0:	f7fe fa91 	bl	80051d6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006cb8:	697b      	ldr	r3, [r7, #20]
	}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3718      	adds	r7, #24
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	20000ae4 	.word	0x20000ae4
 8006cc8:	20000fc0 	.word	0x20000fc0
 8006ccc:	20000ae8 	.word	0x20000ae8

08006cd0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006cda:	4b21      	ldr	r3, [pc, #132]	@ (8006d60 <prvAddCurrentTaskToDelayedList+0x90>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ce0:	4b20      	ldr	r3, [pc, #128]	@ (8006d64 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	3304      	adds	r3, #4
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f7fe fad2 	bl	8005290 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cf2:	d10a      	bne.n	8006d0a <prvAddCurrentTaskToDelayedList+0x3a>
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d007      	beq.n	8006d0a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8006d64 <prvAddCurrentTaskToDelayedList+0x94>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	3304      	adds	r3, #4
 8006d00:	4619      	mov	r1, r3
 8006d02:	4819      	ldr	r0, [pc, #100]	@ (8006d68 <prvAddCurrentTaskToDelayedList+0x98>)
 8006d04:	f7fe fa67 	bl	80051d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006d08:	e026      	b.n	8006d58 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006d0a:	68fa      	ldr	r2, [r7, #12]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4413      	add	r3, r2
 8006d10:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006d12:	4b14      	ldr	r3, [pc, #80]	@ (8006d64 <prvAddCurrentTaskToDelayedList+0x94>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68ba      	ldr	r2, [r7, #8]
 8006d18:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006d1a:	68ba      	ldr	r2, [r7, #8]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	d209      	bcs.n	8006d36 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d22:	4b12      	ldr	r3, [pc, #72]	@ (8006d6c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	4b0f      	ldr	r3, [pc, #60]	@ (8006d64 <prvAddCurrentTaskToDelayedList+0x94>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	3304      	adds	r3, #4
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	4610      	mov	r0, r2
 8006d30:	f7fe fa75 	bl	800521e <vListInsert>
}
 8006d34:	e010      	b.n	8006d58 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d36:	4b0e      	ldr	r3, [pc, #56]	@ (8006d70 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8006d64 <prvAddCurrentTaskToDelayedList+0x94>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	3304      	adds	r3, #4
 8006d40:	4619      	mov	r1, r3
 8006d42:	4610      	mov	r0, r2
 8006d44:	f7fe fa6b 	bl	800521e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006d48:	4b0a      	ldr	r3, [pc, #40]	@ (8006d74 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d202      	bcs.n	8006d58 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006d52:	4a08      	ldr	r2, [pc, #32]	@ (8006d74 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	6013      	str	r3, [r2, #0]
}
 8006d58:	bf00      	nop
 8006d5a:	3710      	adds	r7, #16
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	20000fbc 	.word	0x20000fbc
 8006d64:	20000ae4 	.word	0x20000ae4
 8006d68:	20000fa4 	.word	0x20000fa4
 8006d6c:	20000f74 	.word	0x20000f74
 8006d70:	20000f70 	.word	0x20000f70
 8006d74:	20000fd8 	.word	0x20000fd8

08006d78 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b08a      	sub	sp, #40	@ 0x28
 8006d7c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006d82:	f000 fb13 	bl	80073ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006d86:	4b1d      	ldr	r3, [pc, #116]	@ (8006dfc <xTimerCreateTimerTask+0x84>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d021      	beq.n	8006dd2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006d92:	2300      	movs	r3, #0
 8006d94:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006d96:	1d3a      	adds	r2, r7, #4
 8006d98:	f107 0108 	add.w	r1, r7, #8
 8006d9c:	f107 030c 	add.w	r3, r7, #12
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7fe f9d1 	bl	8005148 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006da6:	6879      	ldr	r1, [r7, #4]
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	68fa      	ldr	r2, [r7, #12]
 8006dac:	9202      	str	r2, [sp, #8]
 8006dae:	9301      	str	r3, [sp, #4]
 8006db0:	2302      	movs	r3, #2
 8006db2:	9300      	str	r3, [sp, #0]
 8006db4:	2300      	movs	r3, #0
 8006db6:	460a      	mov	r2, r1
 8006db8:	4911      	ldr	r1, [pc, #68]	@ (8006e00 <xTimerCreateTimerTask+0x88>)
 8006dba:	4812      	ldr	r0, [pc, #72]	@ (8006e04 <xTimerCreateTimerTask+0x8c>)
 8006dbc:	f7fe ffc8 	bl	8005d50 <xTaskCreateStatic>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	4a11      	ldr	r2, [pc, #68]	@ (8006e08 <xTimerCreateTimerTask+0x90>)
 8006dc4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006dc6:	4b10      	ldr	r3, [pc, #64]	@ (8006e08 <xTimerCreateTimerTask+0x90>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d001      	beq.n	8006dd2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d10b      	bne.n	8006df0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ddc:	f383 8811 	msr	BASEPRI, r3
 8006de0:	f3bf 8f6f 	isb	sy
 8006de4:	f3bf 8f4f 	dsb	sy
 8006de8:	613b      	str	r3, [r7, #16]
}
 8006dea:	bf00      	nop
 8006dec:	bf00      	nop
 8006dee:	e7fd      	b.n	8006dec <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006df0:	697b      	ldr	r3, [r7, #20]
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3718      	adds	r7, #24
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	20001014 	.word	0x20001014
 8006e00:	0800c4e4 	.word	0x0800c4e4
 8006e04:	08006f45 	.word	0x08006f45
 8006e08:	20001018 	.word	0x20001018

08006e0c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b08a      	sub	sp, #40	@ 0x28
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
 8006e18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d10b      	bne.n	8006e3c <xTimerGenericCommand+0x30>
	__asm volatile
 8006e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e28:	f383 8811 	msr	BASEPRI, r3
 8006e2c:	f3bf 8f6f 	isb	sy
 8006e30:	f3bf 8f4f 	dsb	sy
 8006e34:	623b      	str	r3, [r7, #32]
}
 8006e36:	bf00      	nop
 8006e38:	bf00      	nop
 8006e3a:	e7fd      	b.n	8006e38 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006e3c:	4b19      	ldr	r3, [pc, #100]	@ (8006ea4 <xTimerGenericCommand+0x98>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d02a      	beq.n	8006e9a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	2b05      	cmp	r3, #5
 8006e54:	dc18      	bgt.n	8006e88 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006e56:	f7ff fead 	bl	8006bb4 <xTaskGetSchedulerState>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2b02      	cmp	r3, #2
 8006e5e:	d109      	bne.n	8006e74 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006e60:	4b10      	ldr	r3, [pc, #64]	@ (8006ea4 <xTimerGenericCommand+0x98>)
 8006e62:	6818      	ldr	r0, [r3, #0]
 8006e64:	f107 0110 	add.w	r1, r7, #16
 8006e68:	2300      	movs	r3, #0
 8006e6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e6c:	f7fe fb80 	bl	8005570 <xQueueGenericSend>
 8006e70:	6278      	str	r0, [r7, #36]	@ 0x24
 8006e72:	e012      	b.n	8006e9a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006e74:	4b0b      	ldr	r3, [pc, #44]	@ (8006ea4 <xTimerGenericCommand+0x98>)
 8006e76:	6818      	ldr	r0, [r3, #0]
 8006e78:	f107 0110 	add.w	r1, r7, #16
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f7fe fb76 	bl	8005570 <xQueueGenericSend>
 8006e84:	6278      	str	r0, [r7, #36]	@ 0x24
 8006e86:	e008      	b.n	8006e9a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006e88:	4b06      	ldr	r3, [pc, #24]	@ (8006ea4 <xTimerGenericCommand+0x98>)
 8006e8a:	6818      	ldr	r0, [r3, #0]
 8006e8c:	f107 0110 	add.w	r1, r7, #16
 8006e90:	2300      	movs	r3, #0
 8006e92:	683a      	ldr	r2, [r7, #0]
 8006e94:	f7fe fc6e 	bl	8005774 <xQueueGenericSendFromISR>
 8006e98:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3728      	adds	r7, #40	@ 0x28
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	20001014 	.word	0x20001014

08006ea8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b088      	sub	sp, #32
 8006eac:	af02      	add	r7, sp, #8
 8006eae:	6078      	str	r0, [r7, #4]
 8006eb0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006eb2:	4b23      	ldr	r3, [pc, #140]	@ (8006f40 <prvProcessExpiredTimer+0x98>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	3304      	adds	r3, #4
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7fe f9e5 	bl	8005290 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ecc:	f003 0304 	and.w	r3, r3, #4
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d023      	beq.n	8006f1c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006ed4:	697b      	ldr	r3, [r7, #20]
 8006ed6:	699a      	ldr	r2, [r3, #24]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	18d1      	adds	r1, r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	683a      	ldr	r2, [r7, #0]
 8006ee0:	6978      	ldr	r0, [r7, #20]
 8006ee2:	f000 f8d5 	bl	8007090 <prvInsertTimerInActiveList>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d020      	beq.n	8006f2e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006eec:	2300      	movs	r3, #0
 8006eee:	9300      	str	r3, [sp, #0]
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	2100      	movs	r1, #0
 8006ef6:	6978      	ldr	r0, [r7, #20]
 8006ef8:	f7ff ff88 	bl	8006e0c <xTimerGenericCommand>
 8006efc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d114      	bne.n	8006f2e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f08:	f383 8811 	msr	BASEPRI, r3
 8006f0c:	f3bf 8f6f 	isb	sy
 8006f10:	f3bf 8f4f 	dsb	sy
 8006f14:	60fb      	str	r3, [r7, #12]
}
 8006f16:	bf00      	nop
 8006f18:	bf00      	nop
 8006f1a:	e7fd      	b.n	8006f18 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f22:	f023 0301 	bic.w	r3, r3, #1
 8006f26:	b2da      	uxtb	r2, r3
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	6978      	ldr	r0, [r7, #20]
 8006f34:	4798      	blx	r3
}
 8006f36:	bf00      	nop
 8006f38:	3718      	adds	r7, #24
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	2000100c 	.word	0x2000100c

08006f44 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006f4c:	f107 0308 	add.w	r3, r7, #8
 8006f50:	4618      	mov	r0, r3
 8006f52:	f000 f859 	bl	8007008 <prvGetNextExpireTime>
 8006f56:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	4619      	mov	r1, r3
 8006f5c:	68f8      	ldr	r0, [r7, #12]
 8006f5e:	f000 f805 	bl	8006f6c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006f62:	f000 f8d7 	bl	8007114 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006f66:	bf00      	nop
 8006f68:	e7f0      	b.n	8006f4c <prvTimerTask+0x8>
	...

08006f6c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b084      	sub	sp, #16
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006f76:	f7ff fa37 	bl	80063e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006f7a:	f107 0308 	add.w	r3, r7, #8
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f000 f866 	bl	8007050 <prvSampleTimeNow>
 8006f84:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d130      	bne.n	8006fee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10a      	bne.n	8006fa8 <prvProcessTimerOrBlockTask+0x3c>
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d806      	bhi.n	8006fa8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006f9a:	f7ff fa33 	bl	8006404 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006f9e:	68f9      	ldr	r1, [r7, #12]
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f7ff ff81 	bl	8006ea8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006fa6:	e024      	b.n	8006ff2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d008      	beq.n	8006fc0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006fae:	4b13      	ldr	r3, [pc, #76]	@ (8006ffc <prvProcessTimerOrBlockTask+0x90>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d101      	bne.n	8006fbc <prvProcessTimerOrBlockTask+0x50>
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e000      	b.n	8006fbe <prvProcessTimerOrBlockTask+0x52>
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8007000 <prvProcessTimerOrBlockTask+0x94>)
 8006fc2:	6818      	ldr	r0, [r3, #0]
 8006fc4:	687a      	ldr	r2, [r7, #4]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	683a      	ldr	r2, [r7, #0]
 8006fcc:	4619      	mov	r1, r3
 8006fce:	f7fe fe8b 	bl	8005ce8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006fd2:	f7ff fa17 	bl	8006404 <xTaskResumeAll>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d10a      	bne.n	8006ff2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006fdc:	4b09      	ldr	r3, [pc, #36]	@ (8007004 <prvProcessTimerOrBlockTask+0x98>)
 8006fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fe2:	601a      	str	r2, [r3, #0]
 8006fe4:	f3bf 8f4f 	dsb	sy
 8006fe8:	f3bf 8f6f 	isb	sy
}
 8006fec:	e001      	b.n	8006ff2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006fee:	f7ff fa09 	bl	8006404 <xTaskResumeAll>
}
 8006ff2:	bf00      	nop
 8006ff4:	3710      	adds	r7, #16
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}
 8006ffa:	bf00      	nop
 8006ffc:	20001010 	.word	0x20001010
 8007000:	20001014 	.word	0x20001014
 8007004:	e000ed04 	.word	0xe000ed04

08007008 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007008:	b480      	push	{r7}
 800700a:	b085      	sub	sp, #20
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007010:	4b0e      	ldr	r3, [pc, #56]	@ (800704c <prvGetNextExpireTime+0x44>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d101      	bne.n	800701e <prvGetNextExpireTime+0x16>
 800701a:	2201      	movs	r2, #1
 800701c:	e000      	b.n	8007020 <prvGetNextExpireTime+0x18>
 800701e:	2200      	movs	r2, #0
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d105      	bne.n	8007038 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800702c:	4b07      	ldr	r3, [pc, #28]	@ (800704c <prvGetNextExpireTime+0x44>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	60fb      	str	r3, [r7, #12]
 8007036:	e001      	b.n	800703c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007038:	2300      	movs	r3, #0
 800703a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800703c:	68fb      	ldr	r3, [r7, #12]
}
 800703e:	4618      	mov	r0, r3
 8007040:	3714      	adds	r7, #20
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	2000100c 	.word	0x2000100c

08007050 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b084      	sub	sp, #16
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007058:	f7ff fa72 	bl	8006540 <xTaskGetTickCount>
 800705c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800705e:	4b0b      	ldr	r3, [pc, #44]	@ (800708c <prvSampleTimeNow+0x3c>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	429a      	cmp	r2, r3
 8007066:	d205      	bcs.n	8007074 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007068:	f000 f93a 	bl	80072e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	601a      	str	r2, [r3, #0]
 8007072:	e002      	b.n	800707a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800707a:	4a04      	ldr	r2, [pc, #16]	@ (800708c <prvSampleTimeNow+0x3c>)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007080:	68fb      	ldr	r3, [r7, #12]
}
 8007082:	4618      	mov	r0, r3
 8007084:	3710      	adds	r7, #16
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
 800708a:	bf00      	nop
 800708c:	2000101c 	.word	0x2000101c

08007090 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b086      	sub	sp, #24
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	607a      	str	r2, [r7, #4]
 800709c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800709e:	2300      	movs	r3, #0
 80070a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	68ba      	ldr	r2, [r7, #8]
 80070a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	68fa      	ldr	r2, [r7, #12]
 80070ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80070ae:	68ba      	ldr	r2, [r7, #8]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d812      	bhi.n	80070dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070b6:	687a      	ldr	r2, [r7, #4]
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	1ad2      	subs	r2, r2, r3
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	699b      	ldr	r3, [r3, #24]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d302      	bcc.n	80070ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80070c4:	2301      	movs	r3, #1
 80070c6:	617b      	str	r3, [r7, #20]
 80070c8:	e01b      	b.n	8007102 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80070ca:	4b10      	ldr	r3, [pc, #64]	@ (800710c <prvInsertTimerInActiveList+0x7c>)
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	3304      	adds	r3, #4
 80070d2:	4619      	mov	r1, r3
 80070d4:	4610      	mov	r0, r2
 80070d6:	f7fe f8a2 	bl	800521e <vListInsert>
 80070da:	e012      	b.n	8007102 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d206      	bcs.n	80070f2 <prvInsertTimerInActiveList+0x62>
 80070e4:	68ba      	ldr	r2, [r7, #8]
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d302      	bcc.n	80070f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80070ec:	2301      	movs	r3, #1
 80070ee:	617b      	str	r3, [r7, #20]
 80070f0:	e007      	b.n	8007102 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80070f2:	4b07      	ldr	r3, [pc, #28]	@ (8007110 <prvInsertTimerInActiveList+0x80>)
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	3304      	adds	r3, #4
 80070fa:	4619      	mov	r1, r3
 80070fc:	4610      	mov	r0, r2
 80070fe:	f7fe f88e 	bl	800521e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007102:	697b      	ldr	r3, [r7, #20]
}
 8007104:	4618      	mov	r0, r3
 8007106:	3718      	adds	r7, #24
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}
 800710c:	20001010 	.word	0x20001010
 8007110:	2000100c 	.word	0x2000100c

08007114 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b08e      	sub	sp, #56	@ 0x38
 8007118:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800711a:	e0ce      	b.n	80072ba <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2b00      	cmp	r3, #0
 8007120:	da19      	bge.n	8007156 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007122:	1d3b      	adds	r3, r7, #4
 8007124:	3304      	adds	r3, #4
 8007126:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800712a:	2b00      	cmp	r3, #0
 800712c:	d10b      	bne.n	8007146 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800712e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007132:	f383 8811 	msr	BASEPRI, r3
 8007136:	f3bf 8f6f 	isb	sy
 800713a:	f3bf 8f4f 	dsb	sy
 800713e:	61fb      	str	r3, [r7, #28]
}
 8007140:	bf00      	nop
 8007142:	bf00      	nop
 8007144:	e7fd      	b.n	8007142 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800714c:	6850      	ldr	r0, [r2, #4]
 800714e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007150:	6892      	ldr	r2, [r2, #8]
 8007152:	4611      	mov	r1, r2
 8007154:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2b00      	cmp	r3, #0
 800715a:	f2c0 80ae 	blt.w	80072ba <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007164:	695b      	ldr	r3, [r3, #20]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d004      	beq.n	8007174 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800716a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800716c:	3304      	adds	r3, #4
 800716e:	4618      	mov	r0, r3
 8007170:	f7fe f88e 	bl	8005290 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007174:	463b      	mov	r3, r7
 8007176:	4618      	mov	r0, r3
 8007178:	f7ff ff6a 	bl	8007050 <prvSampleTimeNow>
 800717c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2b09      	cmp	r3, #9
 8007182:	f200 8097 	bhi.w	80072b4 <prvProcessReceivedCommands+0x1a0>
 8007186:	a201      	add	r2, pc, #4	@ (adr r2, 800718c <prvProcessReceivedCommands+0x78>)
 8007188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800718c:	080071b5 	.word	0x080071b5
 8007190:	080071b5 	.word	0x080071b5
 8007194:	080071b5 	.word	0x080071b5
 8007198:	0800722b 	.word	0x0800722b
 800719c:	0800723f 	.word	0x0800723f
 80071a0:	0800728b 	.word	0x0800728b
 80071a4:	080071b5 	.word	0x080071b5
 80071a8:	080071b5 	.word	0x080071b5
 80071ac:	0800722b 	.word	0x0800722b
 80071b0:	0800723f 	.word	0x0800723f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80071b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071ba:	f043 0301 	orr.w	r3, r3, #1
 80071be:	b2da      	uxtb	r2, r3
 80071c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ca:	699b      	ldr	r3, [r3, #24]
 80071cc:	18d1      	adds	r1, r2, r3
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071d4:	f7ff ff5c 	bl	8007090 <prvInsertTimerInActiveList>
 80071d8:	4603      	mov	r3, r0
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d06c      	beq.n	80072b8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e0:	6a1b      	ldr	r3, [r3, #32]
 80071e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80071e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071ec:	f003 0304 	and.w	r3, r3, #4
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d061      	beq.n	80072b8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80071f4:	68ba      	ldr	r2, [r7, #8]
 80071f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071f8:	699b      	ldr	r3, [r3, #24]
 80071fa:	441a      	add	r2, r3
 80071fc:	2300      	movs	r3, #0
 80071fe:	9300      	str	r3, [sp, #0]
 8007200:	2300      	movs	r3, #0
 8007202:	2100      	movs	r1, #0
 8007204:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007206:	f7ff fe01 	bl	8006e0c <xTimerGenericCommand>
 800720a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800720c:	6a3b      	ldr	r3, [r7, #32]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d152      	bne.n	80072b8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007216:	f383 8811 	msr	BASEPRI, r3
 800721a:	f3bf 8f6f 	isb	sy
 800721e:	f3bf 8f4f 	dsb	sy
 8007222:	61bb      	str	r3, [r7, #24]
}
 8007224:	bf00      	nop
 8007226:	bf00      	nop
 8007228:	e7fd      	b.n	8007226 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800722a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800722c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007230:	f023 0301 	bic.w	r3, r3, #1
 8007234:	b2da      	uxtb	r2, r3
 8007236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007238:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800723c:	e03d      	b.n	80072ba <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800723e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007240:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007244:	f043 0301 	orr.w	r3, r3, #1
 8007248:	b2da      	uxtb	r2, r3
 800724a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800724c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007254:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007258:	699b      	ldr	r3, [r3, #24]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d10b      	bne.n	8007276 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800725e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007262:	f383 8811 	msr	BASEPRI, r3
 8007266:	f3bf 8f6f 	isb	sy
 800726a:	f3bf 8f4f 	dsb	sy
 800726e:	617b      	str	r3, [r7, #20]
}
 8007270:	bf00      	nop
 8007272:	bf00      	nop
 8007274:	e7fd      	b.n	8007272 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007278:	699a      	ldr	r2, [r3, #24]
 800727a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727c:	18d1      	adds	r1, r2, r3
 800727e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007280:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007282:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007284:	f7ff ff04 	bl	8007090 <prvInsertTimerInActiveList>
					break;
 8007288:	e017      	b.n	80072ba <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800728a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800728c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007290:	f003 0302 	and.w	r3, r3, #2
 8007294:	2b00      	cmp	r3, #0
 8007296:	d103      	bne.n	80072a0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007298:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800729a:	f000 fbe5 	bl	8007a68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800729e:	e00c      	b.n	80072ba <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80072a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80072a6:	f023 0301 	bic.w	r3, r3, #1
 80072aa:	b2da      	uxtb	r2, r3
 80072ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80072b2:	e002      	b.n	80072ba <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80072b4:	bf00      	nop
 80072b6:	e000      	b.n	80072ba <prvProcessReceivedCommands+0x1a6>
					break;
 80072b8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80072ba:	4b08      	ldr	r3, [pc, #32]	@ (80072dc <prvProcessReceivedCommands+0x1c8>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	1d39      	adds	r1, r7, #4
 80072c0:	2200      	movs	r2, #0
 80072c2:	4618      	mov	r0, r3
 80072c4:	f7fe faf4 	bl	80058b0 <xQueueReceive>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	f47f af26 	bne.w	800711c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80072d0:	bf00      	nop
 80072d2:	bf00      	nop
 80072d4:	3730      	adds	r7, #48	@ 0x30
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
 80072da:	bf00      	nop
 80072dc:	20001014 	.word	0x20001014

080072e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b088      	sub	sp, #32
 80072e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80072e6:	e049      	b.n	800737c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80072e8:	4b2e      	ldr	r3, [pc, #184]	@ (80073a4 <prvSwitchTimerLists+0xc4>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072f2:	4b2c      	ldr	r3, [pc, #176]	@ (80073a4 <prvSwitchTimerLists+0xc4>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	68db      	ldr	r3, [r3, #12]
 80072fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	3304      	adds	r3, #4
 8007300:	4618      	mov	r0, r3
 8007302:	f7fd ffc5 	bl	8005290 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6a1b      	ldr	r3, [r3, #32]
 800730a:	68f8      	ldr	r0, [r7, #12]
 800730c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007314:	f003 0304 	and.w	r3, r3, #4
 8007318:	2b00      	cmp	r3, #0
 800731a:	d02f      	beq.n	800737c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	699b      	ldr	r3, [r3, #24]
 8007320:	693a      	ldr	r2, [r7, #16]
 8007322:	4413      	add	r3, r2
 8007324:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007326:	68ba      	ldr	r2, [r7, #8]
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	429a      	cmp	r2, r3
 800732c:	d90e      	bls.n	800734c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	68ba      	ldr	r2, [r7, #8]
 8007332:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	68fa      	ldr	r2, [r7, #12]
 8007338:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800733a:	4b1a      	ldr	r3, [pc, #104]	@ (80073a4 <prvSwitchTimerLists+0xc4>)
 800733c:	681a      	ldr	r2, [r3, #0]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	3304      	adds	r3, #4
 8007342:	4619      	mov	r1, r3
 8007344:	4610      	mov	r0, r2
 8007346:	f7fd ff6a 	bl	800521e <vListInsert>
 800734a:	e017      	b.n	800737c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800734c:	2300      	movs	r3, #0
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	2300      	movs	r3, #0
 8007352:	693a      	ldr	r2, [r7, #16]
 8007354:	2100      	movs	r1, #0
 8007356:	68f8      	ldr	r0, [r7, #12]
 8007358:	f7ff fd58 	bl	8006e0c <xTimerGenericCommand>
 800735c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d10b      	bne.n	800737c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007368:	f383 8811 	msr	BASEPRI, r3
 800736c:	f3bf 8f6f 	isb	sy
 8007370:	f3bf 8f4f 	dsb	sy
 8007374:	603b      	str	r3, [r7, #0]
}
 8007376:	bf00      	nop
 8007378:	bf00      	nop
 800737a:	e7fd      	b.n	8007378 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800737c:	4b09      	ldr	r3, [pc, #36]	@ (80073a4 <prvSwitchTimerLists+0xc4>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1b0      	bne.n	80072e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007386:	4b07      	ldr	r3, [pc, #28]	@ (80073a4 <prvSwitchTimerLists+0xc4>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800738c:	4b06      	ldr	r3, [pc, #24]	@ (80073a8 <prvSwitchTimerLists+0xc8>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a04      	ldr	r2, [pc, #16]	@ (80073a4 <prvSwitchTimerLists+0xc4>)
 8007392:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007394:	4a04      	ldr	r2, [pc, #16]	@ (80073a8 <prvSwitchTimerLists+0xc8>)
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	6013      	str	r3, [r2, #0]
}
 800739a:	bf00      	nop
 800739c:	3718      	adds	r7, #24
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	2000100c 	.word	0x2000100c
 80073a8:	20001010 	.word	0x20001010

080073ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80073b2:	f000 f969 	bl	8007688 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80073b6:	4b15      	ldr	r3, [pc, #84]	@ (800740c <prvCheckForValidListAndQueue+0x60>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d120      	bne.n	8007400 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80073be:	4814      	ldr	r0, [pc, #80]	@ (8007410 <prvCheckForValidListAndQueue+0x64>)
 80073c0:	f7fd fedc 	bl	800517c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80073c4:	4813      	ldr	r0, [pc, #76]	@ (8007414 <prvCheckForValidListAndQueue+0x68>)
 80073c6:	f7fd fed9 	bl	800517c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80073ca:	4b13      	ldr	r3, [pc, #76]	@ (8007418 <prvCheckForValidListAndQueue+0x6c>)
 80073cc:	4a10      	ldr	r2, [pc, #64]	@ (8007410 <prvCheckForValidListAndQueue+0x64>)
 80073ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80073d0:	4b12      	ldr	r3, [pc, #72]	@ (800741c <prvCheckForValidListAndQueue+0x70>)
 80073d2:	4a10      	ldr	r2, [pc, #64]	@ (8007414 <prvCheckForValidListAndQueue+0x68>)
 80073d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80073d6:	2300      	movs	r3, #0
 80073d8:	9300      	str	r3, [sp, #0]
 80073da:	4b11      	ldr	r3, [pc, #68]	@ (8007420 <prvCheckForValidListAndQueue+0x74>)
 80073dc:	4a11      	ldr	r2, [pc, #68]	@ (8007424 <prvCheckForValidListAndQueue+0x78>)
 80073de:	2110      	movs	r1, #16
 80073e0:	200a      	movs	r0, #10
 80073e2:	f7fd ffe9 	bl	80053b8 <xQueueGenericCreateStatic>
 80073e6:	4603      	mov	r3, r0
 80073e8:	4a08      	ldr	r2, [pc, #32]	@ (800740c <prvCheckForValidListAndQueue+0x60>)
 80073ea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80073ec:	4b07      	ldr	r3, [pc, #28]	@ (800740c <prvCheckForValidListAndQueue+0x60>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d005      	beq.n	8007400 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80073f4:	4b05      	ldr	r3, [pc, #20]	@ (800740c <prvCheckForValidListAndQueue+0x60>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	490b      	ldr	r1, [pc, #44]	@ (8007428 <prvCheckForValidListAndQueue+0x7c>)
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7fe fc4a 	bl	8005c94 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007400:	f000 f974 	bl	80076ec <vPortExitCritical>
}
 8007404:	bf00      	nop
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	20001014 	.word	0x20001014
 8007410:	20000fe4 	.word	0x20000fe4
 8007414:	20000ff8 	.word	0x20000ff8
 8007418:	2000100c 	.word	0x2000100c
 800741c:	20001010 	.word	0x20001010
 8007420:	200010c0 	.word	0x200010c0
 8007424:	20001020 	.word	0x20001020
 8007428:	0800c4ec 	.word	0x0800c4ec

0800742c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800742c:	b480      	push	{r7}
 800742e:	b085      	sub	sp, #20
 8007430:	af00      	add	r7, sp, #0
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	3b04      	subs	r3, #4
 800743c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007444:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	3b04      	subs	r3, #4
 800744a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	f023 0201 	bic.w	r2, r3, #1
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	3b04      	subs	r3, #4
 800745a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800745c:	4a0c      	ldr	r2, [pc, #48]	@ (8007490 <pxPortInitialiseStack+0x64>)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	3b14      	subs	r3, #20
 8007466:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	3b04      	subs	r3, #4
 8007472:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f06f 0202 	mvn.w	r2, #2
 800747a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	3b20      	subs	r3, #32
 8007480:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007482:	68fb      	ldr	r3, [r7, #12]
}
 8007484:	4618      	mov	r0, r3
 8007486:	3714      	adds	r7, #20
 8007488:	46bd      	mov	sp, r7
 800748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748e:	4770      	bx	lr
 8007490:	08007495 	.word	0x08007495

08007494 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007494:	b480      	push	{r7}
 8007496:	b085      	sub	sp, #20
 8007498:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800749a:	2300      	movs	r3, #0
 800749c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800749e:	4b13      	ldr	r3, [pc, #76]	@ (80074ec <prvTaskExitError+0x58>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a6:	d00b      	beq.n	80074c0 <prvTaskExitError+0x2c>
	__asm volatile
 80074a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ac:	f383 8811 	msr	BASEPRI, r3
 80074b0:	f3bf 8f6f 	isb	sy
 80074b4:	f3bf 8f4f 	dsb	sy
 80074b8:	60fb      	str	r3, [r7, #12]
}
 80074ba:	bf00      	nop
 80074bc:	bf00      	nop
 80074be:	e7fd      	b.n	80074bc <prvTaskExitError+0x28>
	__asm volatile
 80074c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074c4:	f383 8811 	msr	BASEPRI, r3
 80074c8:	f3bf 8f6f 	isb	sy
 80074cc:	f3bf 8f4f 	dsb	sy
 80074d0:	60bb      	str	r3, [r7, #8]
}
 80074d2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80074d4:	bf00      	nop
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d0fc      	beq.n	80074d6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80074dc:	bf00      	nop
 80074de:	bf00      	nop
 80074e0:	3714      	adds	r7, #20
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr
 80074ea:	bf00      	nop
 80074ec:	2000001c 	.word	0x2000001c

080074f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80074f0:	4b07      	ldr	r3, [pc, #28]	@ (8007510 <pxCurrentTCBConst2>)
 80074f2:	6819      	ldr	r1, [r3, #0]
 80074f4:	6808      	ldr	r0, [r1, #0]
 80074f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074fa:	f380 8809 	msr	PSP, r0
 80074fe:	f3bf 8f6f 	isb	sy
 8007502:	f04f 0000 	mov.w	r0, #0
 8007506:	f380 8811 	msr	BASEPRI, r0
 800750a:	4770      	bx	lr
 800750c:	f3af 8000 	nop.w

08007510 <pxCurrentTCBConst2>:
 8007510:	20000ae4 	.word	0x20000ae4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007514:	bf00      	nop
 8007516:	bf00      	nop

08007518 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007518:	4808      	ldr	r0, [pc, #32]	@ (800753c <prvPortStartFirstTask+0x24>)
 800751a:	6800      	ldr	r0, [r0, #0]
 800751c:	6800      	ldr	r0, [r0, #0]
 800751e:	f380 8808 	msr	MSP, r0
 8007522:	f04f 0000 	mov.w	r0, #0
 8007526:	f380 8814 	msr	CONTROL, r0
 800752a:	b662      	cpsie	i
 800752c:	b661      	cpsie	f
 800752e:	f3bf 8f4f 	dsb	sy
 8007532:	f3bf 8f6f 	isb	sy
 8007536:	df00      	svc	0
 8007538:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800753a:	bf00      	nop
 800753c:	e000ed08 	.word	0xe000ed08

08007540 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b086      	sub	sp, #24
 8007544:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007546:	4b47      	ldr	r3, [pc, #284]	@ (8007664 <xPortStartScheduler+0x124>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a47      	ldr	r2, [pc, #284]	@ (8007668 <xPortStartScheduler+0x128>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d10b      	bne.n	8007568 <xPortStartScheduler+0x28>
	__asm volatile
 8007550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007554:	f383 8811 	msr	BASEPRI, r3
 8007558:	f3bf 8f6f 	isb	sy
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	613b      	str	r3, [r7, #16]
}
 8007562:	bf00      	nop
 8007564:	bf00      	nop
 8007566:	e7fd      	b.n	8007564 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007568:	4b3e      	ldr	r3, [pc, #248]	@ (8007664 <xPortStartScheduler+0x124>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a3f      	ldr	r2, [pc, #252]	@ (800766c <xPortStartScheduler+0x12c>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d10b      	bne.n	800758a <xPortStartScheduler+0x4a>
	__asm volatile
 8007572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007576:	f383 8811 	msr	BASEPRI, r3
 800757a:	f3bf 8f6f 	isb	sy
 800757e:	f3bf 8f4f 	dsb	sy
 8007582:	60fb      	str	r3, [r7, #12]
}
 8007584:	bf00      	nop
 8007586:	bf00      	nop
 8007588:	e7fd      	b.n	8007586 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800758a:	4b39      	ldr	r3, [pc, #228]	@ (8007670 <xPortStartScheduler+0x130>)
 800758c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	b2db      	uxtb	r3, r3
 8007594:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	22ff      	movs	r2, #255	@ 0xff
 800759a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80075a4:	78fb      	ldrb	r3, [r7, #3]
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80075ac:	b2da      	uxtb	r2, r3
 80075ae:	4b31      	ldr	r3, [pc, #196]	@ (8007674 <xPortStartScheduler+0x134>)
 80075b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80075b2:	4b31      	ldr	r3, [pc, #196]	@ (8007678 <xPortStartScheduler+0x138>)
 80075b4:	2207      	movs	r2, #7
 80075b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80075b8:	e009      	b.n	80075ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80075ba:	4b2f      	ldr	r3, [pc, #188]	@ (8007678 <xPortStartScheduler+0x138>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	3b01      	subs	r3, #1
 80075c0:	4a2d      	ldr	r2, [pc, #180]	@ (8007678 <xPortStartScheduler+0x138>)
 80075c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80075c4:	78fb      	ldrb	r3, [r7, #3]
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	005b      	lsls	r3, r3, #1
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80075ce:	78fb      	ldrb	r3, [r7, #3]
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075d6:	2b80      	cmp	r3, #128	@ 0x80
 80075d8:	d0ef      	beq.n	80075ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80075da:	4b27      	ldr	r3, [pc, #156]	@ (8007678 <xPortStartScheduler+0x138>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f1c3 0307 	rsb	r3, r3, #7
 80075e2:	2b04      	cmp	r3, #4
 80075e4:	d00b      	beq.n	80075fe <xPortStartScheduler+0xbe>
	__asm volatile
 80075e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ea:	f383 8811 	msr	BASEPRI, r3
 80075ee:	f3bf 8f6f 	isb	sy
 80075f2:	f3bf 8f4f 	dsb	sy
 80075f6:	60bb      	str	r3, [r7, #8]
}
 80075f8:	bf00      	nop
 80075fa:	bf00      	nop
 80075fc:	e7fd      	b.n	80075fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80075fe:	4b1e      	ldr	r3, [pc, #120]	@ (8007678 <xPortStartScheduler+0x138>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	021b      	lsls	r3, r3, #8
 8007604:	4a1c      	ldr	r2, [pc, #112]	@ (8007678 <xPortStartScheduler+0x138>)
 8007606:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007608:	4b1b      	ldr	r3, [pc, #108]	@ (8007678 <xPortStartScheduler+0x138>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007610:	4a19      	ldr	r2, [pc, #100]	@ (8007678 <xPortStartScheduler+0x138>)
 8007612:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	b2da      	uxtb	r2, r3
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800761c:	4b17      	ldr	r3, [pc, #92]	@ (800767c <xPortStartScheduler+0x13c>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a16      	ldr	r2, [pc, #88]	@ (800767c <xPortStartScheduler+0x13c>)
 8007622:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007626:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007628:	4b14      	ldr	r3, [pc, #80]	@ (800767c <xPortStartScheduler+0x13c>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a13      	ldr	r2, [pc, #76]	@ (800767c <xPortStartScheduler+0x13c>)
 800762e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007632:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007634:	f000 f8da 	bl	80077ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007638:	4b11      	ldr	r3, [pc, #68]	@ (8007680 <xPortStartScheduler+0x140>)
 800763a:	2200      	movs	r2, #0
 800763c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800763e:	f000 f8f9 	bl	8007834 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007642:	4b10      	ldr	r3, [pc, #64]	@ (8007684 <xPortStartScheduler+0x144>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a0f      	ldr	r2, [pc, #60]	@ (8007684 <xPortStartScheduler+0x144>)
 8007648:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800764c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800764e:	f7ff ff63 	bl	8007518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007652:	f7ff f83f 	bl	80066d4 <vTaskSwitchContext>
	prvTaskExitError();
 8007656:	f7ff ff1d 	bl	8007494 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800765a:	2300      	movs	r3, #0
}
 800765c:	4618      	mov	r0, r3
 800765e:	3718      	adds	r7, #24
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	e000ed00 	.word	0xe000ed00
 8007668:	410fc271 	.word	0x410fc271
 800766c:	410fc270 	.word	0x410fc270
 8007670:	e000e400 	.word	0xe000e400
 8007674:	20001110 	.word	0x20001110
 8007678:	20001114 	.word	0x20001114
 800767c:	e000ed20 	.word	0xe000ed20
 8007680:	2000001c 	.word	0x2000001c
 8007684:	e000ef34 	.word	0xe000ef34

08007688 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
	__asm volatile
 800768e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007692:	f383 8811 	msr	BASEPRI, r3
 8007696:	f3bf 8f6f 	isb	sy
 800769a:	f3bf 8f4f 	dsb	sy
 800769e:	607b      	str	r3, [r7, #4]
}
 80076a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80076a2:	4b10      	ldr	r3, [pc, #64]	@ (80076e4 <vPortEnterCritical+0x5c>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	3301      	adds	r3, #1
 80076a8:	4a0e      	ldr	r2, [pc, #56]	@ (80076e4 <vPortEnterCritical+0x5c>)
 80076aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80076ac:	4b0d      	ldr	r3, [pc, #52]	@ (80076e4 <vPortEnterCritical+0x5c>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d110      	bne.n	80076d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80076b4:	4b0c      	ldr	r3, [pc, #48]	@ (80076e8 <vPortEnterCritical+0x60>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d00b      	beq.n	80076d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80076be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c2:	f383 8811 	msr	BASEPRI, r3
 80076c6:	f3bf 8f6f 	isb	sy
 80076ca:	f3bf 8f4f 	dsb	sy
 80076ce:	603b      	str	r3, [r7, #0]
}
 80076d0:	bf00      	nop
 80076d2:	bf00      	nop
 80076d4:	e7fd      	b.n	80076d2 <vPortEnterCritical+0x4a>
	}
}
 80076d6:	bf00      	nop
 80076d8:	370c      	adds	r7, #12
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr
 80076e2:	bf00      	nop
 80076e4:	2000001c 	.word	0x2000001c
 80076e8:	e000ed04 	.word	0xe000ed04

080076ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80076ec:	b480      	push	{r7}
 80076ee:	b083      	sub	sp, #12
 80076f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80076f2:	4b12      	ldr	r3, [pc, #72]	@ (800773c <vPortExitCritical+0x50>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d10b      	bne.n	8007712 <vPortExitCritical+0x26>
	__asm volatile
 80076fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076fe:	f383 8811 	msr	BASEPRI, r3
 8007702:	f3bf 8f6f 	isb	sy
 8007706:	f3bf 8f4f 	dsb	sy
 800770a:	607b      	str	r3, [r7, #4]
}
 800770c:	bf00      	nop
 800770e:	bf00      	nop
 8007710:	e7fd      	b.n	800770e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007712:	4b0a      	ldr	r3, [pc, #40]	@ (800773c <vPortExitCritical+0x50>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	3b01      	subs	r3, #1
 8007718:	4a08      	ldr	r2, [pc, #32]	@ (800773c <vPortExitCritical+0x50>)
 800771a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800771c:	4b07      	ldr	r3, [pc, #28]	@ (800773c <vPortExitCritical+0x50>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d105      	bne.n	8007730 <vPortExitCritical+0x44>
 8007724:	2300      	movs	r3, #0
 8007726:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	f383 8811 	msr	BASEPRI, r3
}
 800772e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007730:	bf00      	nop
 8007732:	370c      	adds	r7, #12
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr
 800773c:	2000001c 	.word	0x2000001c

08007740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007740:	f3ef 8009 	mrs	r0, PSP
 8007744:	f3bf 8f6f 	isb	sy
 8007748:	4b15      	ldr	r3, [pc, #84]	@ (80077a0 <pxCurrentTCBConst>)
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	f01e 0f10 	tst.w	lr, #16
 8007750:	bf08      	it	eq
 8007752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800775a:	6010      	str	r0, [r2, #0]
 800775c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007760:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007764:	f380 8811 	msr	BASEPRI, r0
 8007768:	f3bf 8f4f 	dsb	sy
 800776c:	f3bf 8f6f 	isb	sy
 8007770:	f7fe ffb0 	bl	80066d4 <vTaskSwitchContext>
 8007774:	f04f 0000 	mov.w	r0, #0
 8007778:	f380 8811 	msr	BASEPRI, r0
 800777c:	bc09      	pop	{r0, r3}
 800777e:	6819      	ldr	r1, [r3, #0]
 8007780:	6808      	ldr	r0, [r1, #0]
 8007782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007786:	f01e 0f10 	tst.w	lr, #16
 800778a:	bf08      	it	eq
 800778c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007790:	f380 8809 	msr	PSP, r0
 8007794:	f3bf 8f6f 	isb	sy
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	f3af 8000 	nop.w

080077a0 <pxCurrentTCBConst>:
 80077a0:	20000ae4 	.word	0x20000ae4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80077a4:	bf00      	nop
 80077a6:	bf00      	nop

080077a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b082      	sub	sp, #8
 80077ac:	af00      	add	r7, sp, #0
	__asm volatile
 80077ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b2:	f383 8811 	msr	BASEPRI, r3
 80077b6:	f3bf 8f6f 	isb	sy
 80077ba:	f3bf 8f4f 	dsb	sy
 80077be:	607b      	str	r3, [r7, #4]
}
 80077c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80077c2:	f7fe fecd 	bl	8006560 <xTaskIncrementTick>
 80077c6:	4603      	mov	r3, r0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d003      	beq.n	80077d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80077cc:	4b06      	ldr	r3, [pc, #24]	@ (80077e8 <xPortSysTickHandler+0x40>)
 80077ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077d2:	601a      	str	r2, [r3, #0]
 80077d4:	2300      	movs	r3, #0
 80077d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	f383 8811 	msr	BASEPRI, r3
}
 80077de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80077e0:	bf00      	nop
 80077e2:	3708      	adds	r7, #8
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	e000ed04 	.word	0xe000ed04

080077ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80077ec:	b480      	push	{r7}
 80077ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80077f0:	4b0b      	ldr	r3, [pc, #44]	@ (8007820 <vPortSetupTimerInterrupt+0x34>)
 80077f2:	2200      	movs	r2, #0
 80077f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80077f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007824 <vPortSetupTimerInterrupt+0x38>)
 80077f8:	2200      	movs	r2, #0
 80077fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80077fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007828 <vPortSetupTimerInterrupt+0x3c>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4a0a      	ldr	r2, [pc, #40]	@ (800782c <vPortSetupTimerInterrupt+0x40>)
 8007802:	fba2 2303 	umull	r2, r3, r2, r3
 8007806:	099b      	lsrs	r3, r3, #6
 8007808:	4a09      	ldr	r2, [pc, #36]	@ (8007830 <vPortSetupTimerInterrupt+0x44>)
 800780a:	3b01      	subs	r3, #1
 800780c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800780e:	4b04      	ldr	r3, [pc, #16]	@ (8007820 <vPortSetupTimerInterrupt+0x34>)
 8007810:	2207      	movs	r2, #7
 8007812:	601a      	str	r2, [r3, #0]
}
 8007814:	bf00      	nop
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr
 800781e:	bf00      	nop
 8007820:	e000e010 	.word	0xe000e010
 8007824:	e000e018 	.word	0xe000e018
 8007828:	20000010 	.word	0x20000010
 800782c:	10624dd3 	.word	0x10624dd3
 8007830:	e000e014 	.word	0xe000e014

08007834 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007834:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007844 <vPortEnableVFP+0x10>
 8007838:	6801      	ldr	r1, [r0, #0]
 800783a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800783e:	6001      	str	r1, [r0, #0]
 8007840:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007842:	bf00      	nop
 8007844:	e000ed88 	.word	0xe000ed88

08007848 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800784e:	f3ef 8305 	mrs	r3, IPSR
 8007852:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2b0f      	cmp	r3, #15
 8007858:	d915      	bls.n	8007886 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800785a:	4a18      	ldr	r2, [pc, #96]	@ (80078bc <vPortValidateInterruptPriority+0x74>)
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	4413      	add	r3, r2
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007864:	4b16      	ldr	r3, [pc, #88]	@ (80078c0 <vPortValidateInterruptPriority+0x78>)
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	7afa      	ldrb	r2, [r7, #11]
 800786a:	429a      	cmp	r2, r3
 800786c:	d20b      	bcs.n	8007886 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800786e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007872:	f383 8811 	msr	BASEPRI, r3
 8007876:	f3bf 8f6f 	isb	sy
 800787a:	f3bf 8f4f 	dsb	sy
 800787e:	607b      	str	r3, [r7, #4]
}
 8007880:	bf00      	nop
 8007882:	bf00      	nop
 8007884:	e7fd      	b.n	8007882 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007886:	4b0f      	ldr	r3, [pc, #60]	@ (80078c4 <vPortValidateInterruptPriority+0x7c>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800788e:	4b0e      	ldr	r3, [pc, #56]	@ (80078c8 <vPortValidateInterruptPriority+0x80>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	429a      	cmp	r2, r3
 8007894:	d90b      	bls.n	80078ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789a:	f383 8811 	msr	BASEPRI, r3
 800789e:	f3bf 8f6f 	isb	sy
 80078a2:	f3bf 8f4f 	dsb	sy
 80078a6:	603b      	str	r3, [r7, #0]
}
 80078a8:	bf00      	nop
 80078aa:	bf00      	nop
 80078ac:	e7fd      	b.n	80078aa <vPortValidateInterruptPriority+0x62>
	}
 80078ae:	bf00      	nop
 80078b0:	3714      	adds	r7, #20
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop
 80078bc:	e000e3f0 	.word	0xe000e3f0
 80078c0:	20001110 	.word	0x20001110
 80078c4:	e000ed0c 	.word	0xe000ed0c
 80078c8:	20001114 	.word	0x20001114

080078cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b08a      	sub	sp, #40	@ 0x28
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80078d4:	2300      	movs	r3, #0
 80078d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80078d8:	f7fe fd86 	bl	80063e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80078dc:	4b5c      	ldr	r3, [pc, #368]	@ (8007a50 <pvPortMalloc+0x184>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d101      	bne.n	80078e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80078e4:	f000 f924 	bl	8007b30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80078e8:	4b5a      	ldr	r3, [pc, #360]	@ (8007a54 <pvPortMalloc+0x188>)
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4013      	ands	r3, r2
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f040 8095 	bne.w	8007a20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d01e      	beq.n	800793a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80078fc:	2208      	movs	r2, #8
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4413      	add	r3, r2
 8007902:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f003 0307 	and.w	r3, r3, #7
 800790a:	2b00      	cmp	r3, #0
 800790c:	d015      	beq.n	800793a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f023 0307 	bic.w	r3, r3, #7
 8007914:	3308      	adds	r3, #8
 8007916:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f003 0307 	and.w	r3, r3, #7
 800791e:	2b00      	cmp	r3, #0
 8007920:	d00b      	beq.n	800793a <pvPortMalloc+0x6e>
	__asm volatile
 8007922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007926:	f383 8811 	msr	BASEPRI, r3
 800792a:	f3bf 8f6f 	isb	sy
 800792e:	f3bf 8f4f 	dsb	sy
 8007932:	617b      	str	r3, [r7, #20]
}
 8007934:	bf00      	nop
 8007936:	bf00      	nop
 8007938:	e7fd      	b.n	8007936 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d06f      	beq.n	8007a20 <pvPortMalloc+0x154>
 8007940:	4b45      	ldr	r3, [pc, #276]	@ (8007a58 <pvPortMalloc+0x18c>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	429a      	cmp	r2, r3
 8007948:	d86a      	bhi.n	8007a20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800794a:	4b44      	ldr	r3, [pc, #272]	@ (8007a5c <pvPortMalloc+0x190>)
 800794c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800794e:	4b43      	ldr	r3, [pc, #268]	@ (8007a5c <pvPortMalloc+0x190>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007954:	e004      	b.n	8007960 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007958:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800795a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	429a      	cmp	r2, r3
 8007968:	d903      	bls.n	8007972 <pvPortMalloc+0xa6>
 800796a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d1f1      	bne.n	8007956 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007972:	4b37      	ldr	r3, [pc, #220]	@ (8007a50 <pvPortMalloc+0x184>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007978:	429a      	cmp	r2, r3
 800797a:	d051      	beq.n	8007a20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800797c:	6a3b      	ldr	r3, [r7, #32]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	2208      	movs	r2, #8
 8007982:	4413      	add	r3, r2
 8007984:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	6a3b      	ldr	r3, [r7, #32]
 800798c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800798e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007990:	685a      	ldr	r2, [r3, #4]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	1ad2      	subs	r2, r2, r3
 8007996:	2308      	movs	r3, #8
 8007998:	005b      	lsls	r3, r3, #1
 800799a:	429a      	cmp	r2, r3
 800799c:	d920      	bls.n	80079e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800799e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	4413      	add	r3, r2
 80079a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	f003 0307 	and.w	r3, r3, #7
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d00b      	beq.n	80079c8 <pvPortMalloc+0xfc>
	__asm volatile
 80079b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b4:	f383 8811 	msr	BASEPRI, r3
 80079b8:	f3bf 8f6f 	isb	sy
 80079bc:	f3bf 8f4f 	dsb	sy
 80079c0:	613b      	str	r3, [r7, #16]
}
 80079c2:	bf00      	nop
 80079c4:	bf00      	nop
 80079c6:	e7fd      	b.n	80079c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80079c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ca:	685a      	ldr	r2, [r3, #4]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	1ad2      	subs	r2, r2, r3
 80079d0:	69bb      	ldr	r3, [r7, #24]
 80079d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80079d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80079da:	69b8      	ldr	r0, [r7, #24]
 80079dc:	f000 f90a 	bl	8007bf4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80079e0:	4b1d      	ldr	r3, [pc, #116]	@ (8007a58 <pvPortMalloc+0x18c>)
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	1ad3      	subs	r3, r2, r3
 80079ea:	4a1b      	ldr	r2, [pc, #108]	@ (8007a58 <pvPortMalloc+0x18c>)
 80079ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80079ee:	4b1a      	ldr	r3, [pc, #104]	@ (8007a58 <pvPortMalloc+0x18c>)
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	4b1b      	ldr	r3, [pc, #108]	@ (8007a60 <pvPortMalloc+0x194>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d203      	bcs.n	8007a02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80079fa:	4b17      	ldr	r3, [pc, #92]	@ (8007a58 <pvPortMalloc+0x18c>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4a18      	ldr	r2, [pc, #96]	@ (8007a60 <pvPortMalloc+0x194>)
 8007a00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a04:	685a      	ldr	r2, [r3, #4]
 8007a06:	4b13      	ldr	r3, [pc, #76]	@ (8007a54 <pvPortMalloc+0x188>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	431a      	orrs	r2, r3
 8007a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a12:	2200      	movs	r2, #0
 8007a14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007a16:	4b13      	ldr	r3, [pc, #76]	@ (8007a64 <pvPortMalloc+0x198>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	4a11      	ldr	r2, [pc, #68]	@ (8007a64 <pvPortMalloc+0x198>)
 8007a1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007a20:	f7fe fcf0 	bl	8006404 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	f003 0307 	and.w	r3, r3, #7
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d00b      	beq.n	8007a46 <pvPortMalloc+0x17a>
	__asm volatile
 8007a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a32:	f383 8811 	msr	BASEPRI, r3
 8007a36:	f3bf 8f6f 	isb	sy
 8007a3a:	f3bf 8f4f 	dsb	sy
 8007a3e:	60fb      	str	r3, [r7, #12]
}
 8007a40:	bf00      	nop
 8007a42:	bf00      	nop
 8007a44:	e7fd      	b.n	8007a42 <pvPortMalloc+0x176>
	return pvReturn;
 8007a46:	69fb      	ldr	r3, [r7, #28]
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3728      	adds	r7, #40	@ 0x28
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}
 8007a50:	20004d20 	.word	0x20004d20
 8007a54:	20004d34 	.word	0x20004d34
 8007a58:	20004d24 	.word	0x20004d24
 8007a5c:	20004d18 	.word	0x20004d18
 8007a60:	20004d28 	.word	0x20004d28
 8007a64:	20004d2c 	.word	0x20004d2c

08007a68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b086      	sub	sp, #24
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d04f      	beq.n	8007b1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007a7a:	2308      	movs	r3, #8
 8007a7c:	425b      	negs	r3, r3
 8007a7e:	697a      	ldr	r2, [r7, #20]
 8007a80:	4413      	add	r3, r2
 8007a82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	685a      	ldr	r2, [r3, #4]
 8007a8c:	4b25      	ldr	r3, [pc, #148]	@ (8007b24 <vPortFree+0xbc>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4013      	ands	r3, r2
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d10b      	bne.n	8007aae <vPortFree+0x46>
	__asm volatile
 8007a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a9a:	f383 8811 	msr	BASEPRI, r3
 8007a9e:	f3bf 8f6f 	isb	sy
 8007aa2:	f3bf 8f4f 	dsb	sy
 8007aa6:	60fb      	str	r3, [r7, #12]
}
 8007aa8:	bf00      	nop
 8007aaa:	bf00      	nop
 8007aac:	e7fd      	b.n	8007aaa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d00b      	beq.n	8007ace <vPortFree+0x66>
	__asm volatile
 8007ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aba:	f383 8811 	msr	BASEPRI, r3
 8007abe:	f3bf 8f6f 	isb	sy
 8007ac2:	f3bf 8f4f 	dsb	sy
 8007ac6:	60bb      	str	r3, [r7, #8]
}
 8007ac8:	bf00      	nop
 8007aca:	bf00      	nop
 8007acc:	e7fd      	b.n	8007aca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	685a      	ldr	r2, [r3, #4]
 8007ad2:	4b14      	ldr	r3, [pc, #80]	@ (8007b24 <vPortFree+0xbc>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4013      	ands	r3, r2
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d01e      	beq.n	8007b1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d11a      	bne.n	8007b1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	685a      	ldr	r2, [r3, #4]
 8007ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8007b24 <vPortFree+0xbc>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	43db      	mvns	r3, r3
 8007aee:	401a      	ands	r2, r3
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007af4:	f7fe fc78 	bl	80063e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	4b0a      	ldr	r3, [pc, #40]	@ (8007b28 <vPortFree+0xc0>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4413      	add	r3, r2
 8007b02:	4a09      	ldr	r2, [pc, #36]	@ (8007b28 <vPortFree+0xc0>)
 8007b04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007b06:	6938      	ldr	r0, [r7, #16]
 8007b08:	f000 f874 	bl	8007bf4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007b0c:	4b07      	ldr	r3, [pc, #28]	@ (8007b2c <vPortFree+0xc4>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	3301      	adds	r3, #1
 8007b12:	4a06      	ldr	r2, [pc, #24]	@ (8007b2c <vPortFree+0xc4>)
 8007b14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007b16:	f7fe fc75 	bl	8006404 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007b1a:	bf00      	nop
 8007b1c:	3718      	adds	r7, #24
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}
 8007b22:	bf00      	nop
 8007b24:	20004d34 	.word	0x20004d34
 8007b28:	20004d24 	.word	0x20004d24
 8007b2c:	20004d30 	.word	0x20004d30

08007b30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007b36:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007b3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007b3c:	4b27      	ldr	r3, [pc, #156]	@ (8007bdc <prvHeapInit+0xac>)
 8007b3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f003 0307 	and.w	r3, r3, #7
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d00c      	beq.n	8007b64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	3307      	adds	r3, #7
 8007b4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f023 0307 	bic.w	r3, r3, #7
 8007b56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007b58:	68ba      	ldr	r2, [r7, #8]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	1ad3      	subs	r3, r2, r3
 8007b5e:	4a1f      	ldr	r2, [pc, #124]	@ (8007bdc <prvHeapInit+0xac>)
 8007b60:	4413      	add	r3, r2
 8007b62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007b68:	4a1d      	ldr	r2, [pc, #116]	@ (8007be0 <prvHeapInit+0xb0>)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007b6e:	4b1c      	ldr	r3, [pc, #112]	@ (8007be0 <prvHeapInit+0xb0>)
 8007b70:	2200      	movs	r2, #0
 8007b72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	4413      	add	r3, r2
 8007b7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007b7c:	2208      	movs	r2, #8
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	1a9b      	subs	r3, r3, r2
 8007b82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f023 0307 	bic.w	r3, r3, #7
 8007b8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	4a15      	ldr	r2, [pc, #84]	@ (8007be4 <prvHeapInit+0xb4>)
 8007b90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007b92:	4b14      	ldr	r3, [pc, #80]	@ (8007be4 <prvHeapInit+0xb4>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	2200      	movs	r2, #0
 8007b98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007b9a:	4b12      	ldr	r3, [pc, #72]	@ (8007be4 <prvHeapInit+0xb4>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	68fa      	ldr	r2, [r7, #12]
 8007baa:	1ad2      	subs	r2, r2, r3
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8007be4 <prvHeapInit+0xb4>)
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	4a0a      	ldr	r2, [pc, #40]	@ (8007be8 <prvHeapInit+0xb8>)
 8007bbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	4a09      	ldr	r2, [pc, #36]	@ (8007bec <prvHeapInit+0xbc>)
 8007bc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007bc8:	4b09      	ldr	r3, [pc, #36]	@ (8007bf0 <prvHeapInit+0xc0>)
 8007bca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007bce:	601a      	str	r2, [r3, #0]
}
 8007bd0:	bf00      	nop
 8007bd2:	3714      	adds	r7, #20
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr
 8007bdc:	20001118 	.word	0x20001118
 8007be0:	20004d18 	.word	0x20004d18
 8007be4:	20004d20 	.word	0x20004d20
 8007be8:	20004d28 	.word	0x20004d28
 8007bec:	20004d24 	.word	0x20004d24
 8007bf0:	20004d34 	.word	0x20004d34

08007bf4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007bfc:	4b28      	ldr	r3, [pc, #160]	@ (8007ca0 <prvInsertBlockIntoFreeList+0xac>)
 8007bfe:	60fb      	str	r3, [r7, #12]
 8007c00:	e002      	b.n	8007c08 <prvInsertBlockIntoFreeList+0x14>
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	60fb      	str	r3, [r7, #12]
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d8f7      	bhi.n	8007c02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	68ba      	ldr	r2, [r7, #8]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	687a      	ldr	r2, [r7, #4]
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d108      	bne.n	8007c36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	685a      	ldr	r2, [r3, #4]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	441a      	add	r2, r3
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	68ba      	ldr	r2, [r7, #8]
 8007c40:	441a      	add	r2, r3
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d118      	bne.n	8007c7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	4b15      	ldr	r3, [pc, #84]	@ (8007ca4 <prvInsertBlockIntoFreeList+0xb0>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d00d      	beq.n	8007c72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	685a      	ldr	r2, [r3, #4]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	441a      	add	r2, r3
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	601a      	str	r2, [r3, #0]
 8007c70:	e008      	b.n	8007c84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007c72:	4b0c      	ldr	r3, [pc, #48]	@ (8007ca4 <prvInsertBlockIntoFreeList+0xb0>)
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	601a      	str	r2, [r3, #0]
 8007c7a:	e003      	b.n	8007c84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007c84:	68fa      	ldr	r2, [r7, #12]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d002      	beq.n	8007c92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c92:	bf00      	nop
 8007c94:	3714      	adds	r7, #20
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop
 8007ca0:	20004d18 	.word	0x20004d18
 8007ca4:	20004d20 	.word	0x20004d20

08007ca8 <__cvt>:
 8007ca8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007cac:	ec57 6b10 	vmov	r6, r7, d0
 8007cb0:	2f00      	cmp	r7, #0
 8007cb2:	460c      	mov	r4, r1
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	463b      	mov	r3, r7
 8007cb8:	bfbb      	ittet	lt
 8007cba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007cbe:	461f      	movlt	r7, r3
 8007cc0:	2300      	movge	r3, #0
 8007cc2:	232d      	movlt	r3, #45	@ 0x2d
 8007cc4:	700b      	strb	r3, [r1, #0]
 8007cc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007cc8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007ccc:	4691      	mov	r9, r2
 8007cce:	f023 0820 	bic.w	r8, r3, #32
 8007cd2:	bfbc      	itt	lt
 8007cd4:	4632      	movlt	r2, r6
 8007cd6:	4616      	movlt	r6, r2
 8007cd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007cdc:	d005      	beq.n	8007cea <__cvt+0x42>
 8007cde:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007ce2:	d100      	bne.n	8007ce6 <__cvt+0x3e>
 8007ce4:	3401      	adds	r4, #1
 8007ce6:	2102      	movs	r1, #2
 8007ce8:	e000      	b.n	8007cec <__cvt+0x44>
 8007cea:	2103      	movs	r1, #3
 8007cec:	ab03      	add	r3, sp, #12
 8007cee:	9301      	str	r3, [sp, #4]
 8007cf0:	ab02      	add	r3, sp, #8
 8007cf2:	9300      	str	r3, [sp, #0]
 8007cf4:	ec47 6b10 	vmov	d0, r6, r7
 8007cf8:	4653      	mov	r3, sl
 8007cfa:	4622      	mov	r2, r4
 8007cfc:	f001 f8b8 	bl	8008e70 <_dtoa_r>
 8007d00:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007d04:	4605      	mov	r5, r0
 8007d06:	d119      	bne.n	8007d3c <__cvt+0x94>
 8007d08:	f019 0f01 	tst.w	r9, #1
 8007d0c:	d00e      	beq.n	8007d2c <__cvt+0x84>
 8007d0e:	eb00 0904 	add.w	r9, r0, r4
 8007d12:	2200      	movs	r2, #0
 8007d14:	2300      	movs	r3, #0
 8007d16:	4630      	mov	r0, r6
 8007d18:	4639      	mov	r1, r7
 8007d1a:	f7f8 fedd 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d1e:	b108      	cbz	r0, 8007d24 <__cvt+0x7c>
 8007d20:	f8cd 900c 	str.w	r9, [sp, #12]
 8007d24:	2230      	movs	r2, #48	@ 0x30
 8007d26:	9b03      	ldr	r3, [sp, #12]
 8007d28:	454b      	cmp	r3, r9
 8007d2a:	d31e      	bcc.n	8007d6a <__cvt+0xc2>
 8007d2c:	9b03      	ldr	r3, [sp, #12]
 8007d2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d30:	1b5b      	subs	r3, r3, r5
 8007d32:	4628      	mov	r0, r5
 8007d34:	6013      	str	r3, [r2, #0]
 8007d36:	b004      	add	sp, #16
 8007d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d40:	eb00 0904 	add.w	r9, r0, r4
 8007d44:	d1e5      	bne.n	8007d12 <__cvt+0x6a>
 8007d46:	7803      	ldrb	r3, [r0, #0]
 8007d48:	2b30      	cmp	r3, #48	@ 0x30
 8007d4a:	d10a      	bne.n	8007d62 <__cvt+0xba>
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	2300      	movs	r3, #0
 8007d50:	4630      	mov	r0, r6
 8007d52:	4639      	mov	r1, r7
 8007d54:	f7f8 fec0 	bl	8000ad8 <__aeabi_dcmpeq>
 8007d58:	b918      	cbnz	r0, 8007d62 <__cvt+0xba>
 8007d5a:	f1c4 0401 	rsb	r4, r4, #1
 8007d5e:	f8ca 4000 	str.w	r4, [sl]
 8007d62:	f8da 3000 	ldr.w	r3, [sl]
 8007d66:	4499      	add	r9, r3
 8007d68:	e7d3      	b.n	8007d12 <__cvt+0x6a>
 8007d6a:	1c59      	adds	r1, r3, #1
 8007d6c:	9103      	str	r1, [sp, #12]
 8007d6e:	701a      	strb	r2, [r3, #0]
 8007d70:	e7d9      	b.n	8007d26 <__cvt+0x7e>

08007d72 <__exponent>:
 8007d72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d74:	2900      	cmp	r1, #0
 8007d76:	bfba      	itte	lt
 8007d78:	4249      	neglt	r1, r1
 8007d7a:	232d      	movlt	r3, #45	@ 0x2d
 8007d7c:	232b      	movge	r3, #43	@ 0x2b
 8007d7e:	2909      	cmp	r1, #9
 8007d80:	7002      	strb	r2, [r0, #0]
 8007d82:	7043      	strb	r3, [r0, #1]
 8007d84:	dd29      	ble.n	8007dda <__exponent+0x68>
 8007d86:	f10d 0307 	add.w	r3, sp, #7
 8007d8a:	461d      	mov	r5, r3
 8007d8c:	270a      	movs	r7, #10
 8007d8e:	461a      	mov	r2, r3
 8007d90:	fbb1 f6f7 	udiv	r6, r1, r7
 8007d94:	fb07 1416 	mls	r4, r7, r6, r1
 8007d98:	3430      	adds	r4, #48	@ 0x30
 8007d9a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007d9e:	460c      	mov	r4, r1
 8007da0:	2c63      	cmp	r4, #99	@ 0x63
 8007da2:	f103 33ff 	add.w	r3, r3, #4294967295
 8007da6:	4631      	mov	r1, r6
 8007da8:	dcf1      	bgt.n	8007d8e <__exponent+0x1c>
 8007daa:	3130      	adds	r1, #48	@ 0x30
 8007dac:	1e94      	subs	r4, r2, #2
 8007dae:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007db2:	1c41      	adds	r1, r0, #1
 8007db4:	4623      	mov	r3, r4
 8007db6:	42ab      	cmp	r3, r5
 8007db8:	d30a      	bcc.n	8007dd0 <__exponent+0x5e>
 8007dba:	f10d 0309 	add.w	r3, sp, #9
 8007dbe:	1a9b      	subs	r3, r3, r2
 8007dc0:	42ac      	cmp	r4, r5
 8007dc2:	bf88      	it	hi
 8007dc4:	2300      	movhi	r3, #0
 8007dc6:	3302      	adds	r3, #2
 8007dc8:	4403      	add	r3, r0
 8007dca:	1a18      	subs	r0, r3, r0
 8007dcc:	b003      	add	sp, #12
 8007dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dd0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007dd4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007dd8:	e7ed      	b.n	8007db6 <__exponent+0x44>
 8007dda:	2330      	movs	r3, #48	@ 0x30
 8007ddc:	3130      	adds	r1, #48	@ 0x30
 8007dde:	7083      	strb	r3, [r0, #2]
 8007de0:	70c1      	strb	r1, [r0, #3]
 8007de2:	1d03      	adds	r3, r0, #4
 8007de4:	e7f1      	b.n	8007dca <__exponent+0x58>
	...

08007de8 <_printf_float>:
 8007de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dec:	b08d      	sub	sp, #52	@ 0x34
 8007dee:	460c      	mov	r4, r1
 8007df0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007df4:	4616      	mov	r6, r2
 8007df6:	461f      	mov	r7, r3
 8007df8:	4605      	mov	r5, r0
 8007dfa:	f000 ff23 	bl	8008c44 <_localeconv_r>
 8007dfe:	6803      	ldr	r3, [r0, #0]
 8007e00:	9304      	str	r3, [sp, #16]
 8007e02:	4618      	mov	r0, r3
 8007e04:	f7f8 fa3c 	bl	8000280 <strlen>
 8007e08:	2300      	movs	r3, #0
 8007e0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e0c:	f8d8 3000 	ldr.w	r3, [r8]
 8007e10:	9005      	str	r0, [sp, #20]
 8007e12:	3307      	adds	r3, #7
 8007e14:	f023 0307 	bic.w	r3, r3, #7
 8007e18:	f103 0208 	add.w	r2, r3, #8
 8007e1c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007e20:	f8d4 b000 	ldr.w	fp, [r4]
 8007e24:	f8c8 2000 	str.w	r2, [r8]
 8007e28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e2c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007e30:	9307      	str	r3, [sp, #28]
 8007e32:	f8cd 8018 	str.w	r8, [sp, #24]
 8007e36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007e3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e3e:	4b9c      	ldr	r3, [pc, #624]	@ (80080b0 <_printf_float+0x2c8>)
 8007e40:	f04f 32ff 	mov.w	r2, #4294967295
 8007e44:	f7f8 fe7a 	bl	8000b3c <__aeabi_dcmpun>
 8007e48:	bb70      	cbnz	r0, 8007ea8 <_printf_float+0xc0>
 8007e4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e4e:	4b98      	ldr	r3, [pc, #608]	@ (80080b0 <_printf_float+0x2c8>)
 8007e50:	f04f 32ff 	mov.w	r2, #4294967295
 8007e54:	f7f8 fe54 	bl	8000b00 <__aeabi_dcmple>
 8007e58:	bb30      	cbnz	r0, 8007ea8 <_printf_float+0xc0>
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	4640      	mov	r0, r8
 8007e60:	4649      	mov	r1, r9
 8007e62:	f7f8 fe43 	bl	8000aec <__aeabi_dcmplt>
 8007e66:	b110      	cbz	r0, 8007e6e <_printf_float+0x86>
 8007e68:	232d      	movs	r3, #45	@ 0x2d
 8007e6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e6e:	4a91      	ldr	r2, [pc, #580]	@ (80080b4 <_printf_float+0x2cc>)
 8007e70:	4b91      	ldr	r3, [pc, #580]	@ (80080b8 <_printf_float+0x2d0>)
 8007e72:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007e76:	bf94      	ite	ls
 8007e78:	4690      	movls	r8, r2
 8007e7a:	4698      	movhi	r8, r3
 8007e7c:	2303      	movs	r3, #3
 8007e7e:	6123      	str	r3, [r4, #16]
 8007e80:	f02b 0304 	bic.w	r3, fp, #4
 8007e84:	6023      	str	r3, [r4, #0]
 8007e86:	f04f 0900 	mov.w	r9, #0
 8007e8a:	9700      	str	r7, [sp, #0]
 8007e8c:	4633      	mov	r3, r6
 8007e8e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007e90:	4621      	mov	r1, r4
 8007e92:	4628      	mov	r0, r5
 8007e94:	f000 f9d2 	bl	800823c <_printf_common>
 8007e98:	3001      	adds	r0, #1
 8007e9a:	f040 808d 	bne.w	8007fb8 <_printf_float+0x1d0>
 8007e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8007ea2:	b00d      	add	sp, #52	@ 0x34
 8007ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea8:	4642      	mov	r2, r8
 8007eaa:	464b      	mov	r3, r9
 8007eac:	4640      	mov	r0, r8
 8007eae:	4649      	mov	r1, r9
 8007eb0:	f7f8 fe44 	bl	8000b3c <__aeabi_dcmpun>
 8007eb4:	b140      	cbz	r0, 8007ec8 <_printf_float+0xe0>
 8007eb6:	464b      	mov	r3, r9
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	bfbc      	itt	lt
 8007ebc:	232d      	movlt	r3, #45	@ 0x2d
 8007ebe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007ec2:	4a7e      	ldr	r2, [pc, #504]	@ (80080bc <_printf_float+0x2d4>)
 8007ec4:	4b7e      	ldr	r3, [pc, #504]	@ (80080c0 <_printf_float+0x2d8>)
 8007ec6:	e7d4      	b.n	8007e72 <_printf_float+0x8a>
 8007ec8:	6863      	ldr	r3, [r4, #4]
 8007eca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007ece:	9206      	str	r2, [sp, #24]
 8007ed0:	1c5a      	adds	r2, r3, #1
 8007ed2:	d13b      	bne.n	8007f4c <_printf_float+0x164>
 8007ed4:	2306      	movs	r3, #6
 8007ed6:	6063      	str	r3, [r4, #4]
 8007ed8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007edc:	2300      	movs	r3, #0
 8007ede:	6022      	str	r2, [r4, #0]
 8007ee0:	9303      	str	r3, [sp, #12]
 8007ee2:	ab0a      	add	r3, sp, #40	@ 0x28
 8007ee4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007ee8:	ab09      	add	r3, sp, #36	@ 0x24
 8007eea:	9300      	str	r3, [sp, #0]
 8007eec:	6861      	ldr	r1, [r4, #4]
 8007eee:	ec49 8b10 	vmov	d0, r8, r9
 8007ef2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007ef6:	4628      	mov	r0, r5
 8007ef8:	f7ff fed6 	bl	8007ca8 <__cvt>
 8007efc:	9b06      	ldr	r3, [sp, #24]
 8007efe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f00:	2b47      	cmp	r3, #71	@ 0x47
 8007f02:	4680      	mov	r8, r0
 8007f04:	d129      	bne.n	8007f5a <_printf_float+0x172>
 8007f06:	1cc8      	adds	r0, r1, #3
 8007f08:	db02      	blt.n	8007f10 <_printf_float+0x128>
 8007f0a:	6863      	ldr	r3, [r4, #4]
 8007f0c:	4299      	cmp	r1, r3
 8007f0e:	dd41      	ble.n	8007f94 <_printf_float+0x1ac>
 8007f10:	f1aa 0a02 	sub.w	sl, sl, #2
 8007f14:	fa5f fa8a 	uxtb.w	sl, sl
 8007f18:	3901      	subs	r1, #1
 8007f1a:	4652      	mov	r2, sl
 8007f1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007f20:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f22:	f7ff ff26 	bl	8007d72 <__exponent>
 8007f26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f28:	1813      	adds	r3, r2, r0
 8007f2a:	2a01      	cmp	r2, #1
 8007f2c:	4681      	mov	r9, r0
 8007f2e:	6123      	str	r3, [r4, #16]
 8007f30:	dc02      	bgt.n	8007f38 <_printf_float+0x150>
 8007f32:	6822      	ldr	r2, [r4, #0]
 8007f34:	07d2      	lsls	r2, r2, #31
 8007f36:	d501      	bpl.n	8007f3c <_printf_float+0x154>
 8007f38:	3301      	adds	r3, #1
 8007f3a:	6123      	str	r3, [r4, #16]
 8007f3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d0a2      	beq.n	8007e8a <_printf_float+0xa2>
 8007f44:	232d      	movs	r3, #45	@ 0x2d
 8007f46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f4a:	e79e      	b.n	8007e8a <_printf_float+0xa2>
 8007f4c:	9a06      	ldr	r2, [sp, #24]
 8007f4e:	2a47      	cmp	r2, #71	@ 0x47
 8007f50:	d1c2      	bne.n	8007ed8 <_printf_float+0xf0>
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d1c0      	bne.n	8007ed8 <_printf_float+0xf0>
 8007f56:	2301      	movs	r3, #1
 8007f58:	e7bd      	b.n	8007ed6 <_printf_float+0xee>
 8007f5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f5e:	d9db      	bls.n	8007f18 <_printf_float+0x130>
 8007f60:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007f64:	d118      	bne.n	8007f98 <_printf_float+0x1b0>
 8007f66:	2900      	cmp	r1, #0
 8007f68:	6863      	ldr	r3, [r4, #4]
 8007f6a:	dd0b      	ble.n	8007f84 <_printf_float+0x19c>
 8007f6c:	6121      	str	r1, [r4, #16]
 8007f6e:	b913      	cbnz	r3, 8007f76 <_printf_float+0x18e>
 8007f70:	6822      	ldr	r2, [r4, #0]
 8007f72:	07d0      	lsls	r0, r2, #31
 8007f74:	d502      	bpl.n	8007f7c <_printf_float+0x194>
 8007f76:	3301      	adds	r3, #1
 8007f78:	440b      	add	r3, r1
 8007f7a:	6123      	str	r3, [r4, #16]
 8007f7c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007f7e:	f04f 0900 	mov.w	r9, #0
 8007f82:	e7db      	b.n	8007f3c <_printf_float+0x154>
 8007f84:	b913      	cbnz	r3, 8007f8c <_printf_float+0x1a4>
 8007f86:	6822      	ldr	r2, [r4, #0]
 8007f88:	07d2      	lsls	r2, r2, #31
 8007f8a:	d501      	bpl.n	8007f90 <_printf_float+0x1a8>
 8007f8c:	3302      	adds	r3, #2
 8007f8e:	e7f4      	b.n	8007f7a <_printf_float+0x192>
 8007f90:	2301      	movs	r3, #1
 8007f92:	e7f2      	b.n	8007f7a <_printf_float+0x192>
 8007f94:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007f98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f9a:	4299      	cmp	r1, r3
 8007f9c:	db05      	blt.n	8007faa <_printf_float+0x1c2>
 8007f9e:	6823      	ldr	r3, [r4, #0]
 8007fa0:	6121      	str	r1, [r4, #16]
 8007fa2:	07d8      	lsls	r0, r3, #31
 8007fa4:	d5ea      	bpl.n	8007f7c <_printf_float+0x194>
 8007fa6:	1c4b      	adds	r3, r1, #1
 8007fa8:	e7e7      	b.n	8007f7a <_printf_float+0x192>
 8007faa:	2900      	cmp	r1, #0
 8007fac:	bfd4      	ite	le
 8007fae:	f1c1 0202 	rsble	r2, r1, #2
 8007fb2:	2201      	movgt	r2, #1
 8007fb4:	4413      	add	r3, r2
 8007fb6:	e7e0      	b.n	8007f7a <_printf_float+0x192>
 8007fb8:	6823      	ldr	r3, [r4, #0]
 8007fba:	055a      	lsls	r2, r3, #21
 8007fbc:	d407      	bmi.n	8007fce <_printf_float+0x1e6>
 8007fbe:	6923      	ldr	r3, [r4, #16]
 8007fc0:	4642      	mov	r2, r8
 8007fc2:	4631      	mov	r1, r6
 8007fc4:	4628      	mov	r0, r5
 8007fc6:	47b8      	blx	r7
 8007fc8:	3001      	adds	r0, #1
 8007fca:	d12b      	bne.n	8008024 <_printf_float+0x23c>
 8007fcc:	e767      	b.n	8007e9e <_printf_float+0xb6>
 8007fce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007fd2:	f240 80dd 	bls.w	8008190 <_printf_float+0x3a8>
 8007fd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007fda:	2200      	movs	r2, #0
 8007fdc:	2300      	movs	r3, #0
 8007fde:	f7f8 fd7b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007fe2:	2800      	cmp	r0, #0
 8007fe4:	d033      	beq.n	800804e <_printf_float+0x266>
 8007fe6:	4a37      	ldr	r2, [pc, #220]	@ (80080c4 <_printf_float+0x2dc>)
 8007fe8:	2301      	movs	r3, #1
 8007fea:	4631      	mov	r1, r6
 8007fec:	4628      	mov	r0, r5
 8007fee:	47b8      	blx	r7
 8007ff0:	3001      	adds	r0, #1
 8007ff2:	f43f af54 	beq.w	8007e9e <_printf_float+0xb6>
 8007ff6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007ffa:	4543      	cmp	r3, r8
 8007ffc:	db02      	blt.n	8008004 <_printf_float+0x21c>
 8007ffe:	6823      	ldr	r3, [r4, #0]
 8008000:	07d8      	lsls	r0, r3, #31
 8008002:	d50f      	bpl.n	8008024 <_printf_float+0x23c>
 8008004:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008008:	4631      	mov	r1, r6
 800800a:	4628      	mov	r0, r5
 800800c:	47b8      	blx	r7
 800800e:	3001      	adds	r0, #1
 8008010:	f43f af45 	beq.w	8007e9e <_printf_float+0xb6>
 8008014:	f04f 0900 	mov.w	r9, #0
 8008018:	f108 38ff 	add.w	r8, r8, #4294967295
 800801c:	f104 0a1a 	add.w	sl, r4, #26
 8008020:	45c8      	cmp	r8, r9
 8008022:	dc09      	bgt.n	8008038 <_printf_float+0x250>
 8008024:	6823      	ldr	r3, [r4, #0]
 8008026:	079b      	lsls	r3, r3, #30
 8008028:	f100 8103 	bmi.w	8008232 <_printf_float+0x44a>
 800802c:	68e0      	ldr	r0, [r4, #12]
 800802e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008030:	4298      	cmp	r0, r3
 8008032:	bfb8      	it	lt
 8008034:	4618      	movlt	r0, r3
 8008036:	e734      	b.n	8007ea2 <_printf_float+0xba>
 8008038:	2301      	movs	r3, #1
 800803a:	4652      	mov	r2, sl
 800803c:	4631      	mov	r1, r6
 800803e:	4628      	mov	r0, r5
 8008040:	47b8      	blx	r7
 8008042:	3001      	adds	r0, #1
 8008044:	f43f af2b 	beq.w	8007e9e <_printf_float+0xb6>
 8008048:	f109 0901 	add.w	r9, r9, #1
 800804c:	e7e8      	b.n	8008020 <_printf_float+0x238>
 800804e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008050:	2b00      	cmp	r3, #0
 8008052:	dc39      	bgt.n	80080c8 <_printf_float+0x2e0>
 8008054:	4a1b      	ldr	r2, [pc, #108]	@ (80080c4 <_printf_float+0x2dc>)
 8008056:	2301      	movs	r3, #1
 8008058:	4631      	mov	r1, r6
 800805a:	4628      	mov	r0, r5
 800805c:	47b8      	blx	r7
 800805e:	3001      	adds	r0, #1
 8008060:	f43f af1d 	beq.w	8007e9e <_printf_float+0xb6>
 8008064:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008068:	ea59 0303 	orrs.w	r3, r9, r3
 800806c:	d102      	bne.n	8008074 <_printf_float+0x28c>
 800806e:	6823      	ldr	r3, [r4, #0]
 8008070:	07d9      	lsls	r1, r3, #31
 8008072:	d5d7      	bpl.n	8008024 <_printf_float+0x23c>
 8008074:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008078:	4631      	mov	r1, r6
 800807a:	4628      	mov	r0, r5
 800807c:	47b8      	blx	r7
 800807e:	3001      	adds	r0, #1
 8008080:	f43f af0d 	beq.w	8007e9e <_printf_float+0xb6>
 8008084:	f04f 0a00 	mov.w	sl, #0
 8008088:	f104 0b1a 	add.w	fp, r4, #26
 800808c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800808e:	425b      	negs	r3, r3
 8008090:	4553      	cmp	r3, sl
 8008092:	dc01      	bgt.n	8008098 <_printf_float+0x2b0>
 8008094:	464b      	mov	r3, r9
 8008096:	e793      	b.n	8007fc0 <_printf_float+0x1d8>
 8008098:	2301      	movs	r3, #1
 800809a:	465a      	mov	r2, fp
 800809c:	4631      	mov	r1, r6
 800809e:	4628      	mov	r0, r5
 80080a0:	47b8      	blx	r7
 80080a2:	3001      	adds	r0, #1
 80080a4:	f43f aefb 	beq.w	8007e9e <_printf_float+0xb6>
 80080a8:	f10a 0a01 	add.w	sl, sl, #1
 80080ac:	e7ee      	b.n	800808c <_printf_float+0x2a4>
 80080ae:	bf00      	nop
 80080b0:	7fefffff 	.word	0x7fefffff
 80080b4:	0800c608 	.word	0x0800c608
 80080b8:	0800c60c 	.word	0x0800c60c
 80080bc:	0800c610 	.word	0x0800c610
 80080c0:	0800c614 	.word	0x0800c614
 80080c4:	0800c618 	.word	0x0800c618
 80080c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80080ce:	4553      	cmp	r3, sl
 80080d0:	bfa8      	it	ge
 80080d2:	4653      	movge	r3, sl
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	4699      	mov	r9, r3
 80080d8:	dc36      	bgt.n	8008148 <_printf_float+0x360>
 80080da:	f04f 0b00 	mov.w	fp, #0
 80080de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080e2:	f104 021a 	add.w	r2, r4, #26
 80080e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080e8:	9306      	str	r3, [sp, #24]
 80080ea:	eba3 0309 	sub.w	r3, r3, r9
 80080ee:	455b      	cmp	r3, fp
 80080f0:	dc31      	bgt.n	8008156 <_printf_float+0x36e>
 80080f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080f4:	459a      	cmp	sl, r3
 80080f6:	dc3a      	bgt.n	800816e <_printf_float+0x386>
 80080f8:	6823      	ldr	r3, [r4, #0]
 80080fa:	07da      	lsls	r2, r3, #31
 80080fc:	d437      	bmi.n	800816e <_printf_float+0x386>
 80080fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008100:	ebaa 0903 	sub.w	r9, sl, r3
 8008104:	9b06      	ldr	r3, [sp, #24]
 8008106:	ebaa 0303 	sub.w	r3, sl, r3
 800810a:	4599      	cmp	r9, r3
 800810c:	bfa8      	it	ge
 800810e:	4699      	movge	r9, r3
 8008110:	f1b9 0f00 	cmp.w	r9, #0
 8008114:	dc33      	bgt.n	800817e <_printf_float+0x396>
 8008116:	f04f 0800 	mov.w	r8, #0
 800811a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800811e:	f104 0b1a 	add.w	fp, r4, #26
 8008122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008124:	ebaa 0303 	sub.w	r3, sl, r3
 8008128:	eba3 0309 	sub.w	r3, r3, r9
 800812c:	4543      	cmp	r3, r8
 800812e:	f77f af79 	ble.w	8008024 <_printf_float+0x23c>
 8008132:	2301      	movs	r3, #1
 8008134:	465a      	mov	r2, fp
 8008136:	4631      	mov	r1, r6
 8008138:	4628      	mov	r0, r5
 800813a:	47b8      	blx	r7
 800813c:	3001      	adds	r0, #1
 800813e:	f43f aeae 	beq.w	8007e9e <_printf_float+0xb6>
 8008142:	f108 0801 	add.w	r8, r8, #1
 8008146:	e7ec      	b.n	8008122 <_printf_float+0x33a>
 8008148:	4642      	mov	r2, r8
 800814a:	4631      	mov	r1, r6
 800814c:	4628      	mov	r0, r5
 800814e:	47b8      	blx	r7
 8008150:	3001      	adds	r0, #1
 8008152:	d1c2      	bne.n	80080da <_printf_float+0x2f2>
 8008154:	e6a3      	b.n	8007e9e <_printf_float+0xb6>
 8008156:	2301      	movs	r3, #1
 8008158:	4631      	mov	r1, r6
 800815a:	4628      	mov	r0, r5
 800815c:	9206      	str	r2, [sp, #24]
 800815e:	47b8      	blx	r7
 8008160:	3001      	adds	r0, #1
 8008162:	f43f ae9c 	beq.w	8007e9e <_printf_float+0xb6>
 8008166:	9a06      	ldr	r2, [sp, #24]
 8008168:	f10b 0b01 	add.w	fp, fp, #1
 800816c:	e7bb      	b.n	80080e6 <_printf_float+0x2fe>
 800816e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008172:	4631      	mov	r1, r6
 8008174:	4628      	mov	r0, r5
 8008176:	47b8      	blx	r7
 8008178:	3001      	adds	r0, #1
 800817a:	d1c0      	bne.n	80080fe <_printf_float+0x316>
 800817c:	e68f      	b.n	8007e9e <_printf_float+0xb6>
 800817e:	9a06      	ldr	r2, [sp, #24]
 8008180:	464b      	mov	r3, r9
 8008182:	4442      	add	r2, r8
 8008184:	4631      	mov	r1, r6
 8008186:	4628      	mov	r0, r5
 8008188:	47b8      	blx	r7
 800818a:	3001      	adds	r0, #1
 800818c:	d1c3      	bne.n	8008116 <_printf_float+0x32e>
 800818e:	e686      	b.n	8007e9e <_printf_float+0xb6>
 8008190:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008194:	f1ba 0f01 	cmp.w	sl, #1
 8008198:	dc01      	bgt.n	800819e <_printf_float+0x3b6>
 800819a:	07db      	lsls	r3, r3, #31
 800819c:	d536      	bpl.n	800820c <_printf_float+0x424>
 800819e:	2301      	movs	r3, #1
 80081a0:	4642      	mov	r2, r8
 80081a2:	4631      	mov	r1, r6
 80081a4:	4628      	mov	r0, r5
 80081a6:	47b8      	blx	r7
 80081a8:	3001      	adds	r0, #1
 80081aa:	f43f ae78 	beq.w	8007e9e <_printf_float+0xb6>
 80081ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081b2:	4631      	mov	r1, r6
 80081b4:	4628      	mov	r0, r5
 80081b6:	47b8      	blx	r7
 80081b8:	3001      	adds	r0, #1
 80081ba:	f43f ae70 	beq.w	8007e9e <_printf_float+0xb6>
 80081be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80081c2:	2200      	movs	r2, #0
 80081c4:	2300      	movs	r3, #0
 80081c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081ca:	f7f8 fc85 	bl	8000ad8 <__aeabi_dcmpeq>
 80081ce:	b9c0      	cbnz	r0, 8008202 <_printf_float+0x41a>
 80081d0:	4653      	mov	r3, sl
 80081d2:	f108 0201 	add.w	r2, r8, #1
 80081d6:	4631      	mov	r1, r6
 80081d8:	4628      	mov	r0, r5
 80081da:	47b8      	blx	r7
 80081dc:	3001      	adds	r0, #1
 80081de:	d10c      	bne.n	80081fa <_printf_float+0x412>
 80081e0:	e65d      	b.n	8007e9e <_printf_float+0xb6>
 80081e2:	2301      	movs	r3, #1
 80081e4:	465a      	mov	r2, fp
 80081e6:	4631      	mov	r1, r6
 80081e8:	4628      	mov	r0, r5
 80081ea:	47b8      	blx	r7
 80081ec:	3001      	adds	r0, #1
 80081ee:	f43f ae56 	beq.w	8007e9e <_printf_float+0xb6>
 80081f2:	f108 0801 	add.w	r8, r8, #1
 80081f6:	45d0      	cmp	r8, sl
 80081f8:	dbf3      	blt.n	80081e2 <_printf_float+0x3fa>
 80081fa:	464b      	mov	r3, r9
 80081fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008200:	e6df      	b.n	8007fc2 <_printf_float+0x1da>
 8008202:	f04f 0800 	mov.w	r8, #0
 8008206:	f104 0b1a 	add.w	fp, r4, #26
 800820a:	e7f4      	b.n	80081f6 <_printf_float+0x40e>
 800820c:	2301      	movs	r3, #1
 800820e:	4642      	mov	r2, r8
 8008210:	e7e1      	b.n	80081d6 <_printf_float+0x3ee>
 8008212:	2301      	movs	r3, #1
 8008214:	464a      	mov	r2, r9
 8008216:	4631      	mov	r1, r6
 8008218:	4628      	mov	r0, r5
 800821a:	47b8      	blx	r7
 800821c:	3001      	adds	r0, #1
 800821e:	f43f ae3e 	beq.w	8007e9e <_printf_float+0xb6>
 8008222:	f108 0801 	add.w	r8, r8, #1
 8008226:	68e3      	ldr	r3, [r4, #12]
 8008228:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800822a:	1a5b      	subs	r3, r3, r1
 800822c:	4543      	cmp	r3, r8
 800822e:	dcf0      	bgt.n	8008212 <_printf_float+0x42a>
 8008230:	e6fc      	b.n	800802c <_printf_float+0x244>
 8008232:	f04f 0800 	mov.w	r8, #0
 8008236:	f104 0919 	add.w	r9, r4, #25
 800823a:	e7f4      	b.n	8008226 <_printf_float+0x43e>

0800823c <_printf_common>:
 800823c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008240:	4616      	mov	r6, r2
 8008242:	4698      	mov	r8, r3
 8008244:	688a      	ldr	r2, [r1, #8]
 8008246:	690b      	ldr	r3, [r1, #16]
 8008248:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800824c:	4293      	cmp	r3, r2
 800824e:	bfb8      	it	lt
 8008250:	4613      	movlt	r3, r2
 8008252:	6033      	str	r3, [r6, #0]
 8008254:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008258:	4607      	mov	r7, r0
 800825a:	460c      	mov	r4, r1
 800825c:	b10a      	cbz	r2, 8008262 <_printf_common+0x26>
 800825e:	3301      	adds	r3, #1
 8008260:	6033      	str	r3, [r6, #0]
 8008262:	6823      	ldr	r3, [r4, #0]
 8008264:	0699      	lsls	r1, r3, #26
 8008266:	bf42      	ittt	mi
 8008268:	6833      	ldrmi	r3, [r6, #0]
 800826a:	3302      	addmi	r3, #2
 800826c:	6033      	strmi	r3, [r6, #0]
 800826e:	6825      	ldr	r5, [r4, #0]
 8008270:	f015 0506 	ands.w	r5, r5, #6
 8008274:	d106      	bne.n	8008284 <_printf_common+0x48>
 8008276:	f104 0a19 	add.w	sl, r4, #25
 800827a:	68e3      	ldr	r3, [r4, #12]
 800827c:	6832      	ldr	r2, [r6, #0]
 800827e:	1a9b      	subs	r3, r3, r2
 8008280:	42ab      	cmp	r3, r5
 8008282:	dc26      	bgt.n	80082d2 <_printf_common+0x96>
 8008284:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008288:	6822      	ldr	r2, [r4, #0]
 800828a:	3b00      	subs	r3, #0
 800828c:	bf18      	it	ne
 800828e:	2301      	movne	r3, #1
 8008290:	0692      	lsls	r2, r2, #26
 8008292:	d42b      	bmi.n	80082ec <_printf_common+0xb0>
 8008294:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008298:	4641      	mov	r1, r8
 800829a:	4638      	mov	r0, r7
 800829c:	47c8      	blx	r9
 800829e:	3001      	adds	r0, #1
 80082a0:	d01e      	beq.n	80082e0 <_printf_common+0xa4>
 80082a2:	6823      	ldr	r3, [r4, #0]
 80082a4:	6922      	ldr	r2, [r4, #16]
 80082a6:	f003 0306 	and.w	r3, r3, #6
 80082aa:	2b04      	cmp	r3, #4
 80082ac:	bf02      	ittt	eq
 80082ae:	68e5      	ldreq	r5, [r4, #12]
 80082b0:	6833      	ldreq	r3, [r6, #0]
 80082b2:	1aed      	subeq	r5, r5, r3
 80082b4:	68a3      	ldr	r3, [r4, #8]
 80082b6:	bf0c      	ite	eq
 80082b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082bc:	2500      	movne	r5, #0
 80082be:	4293      	cmp	r3, r2
 80082c0:	bfc4      	itt	gt
 80082c2:	1a9b      	subgt	r3, r3, r2
 80082c4:	18ed      	addgt	r5, r5, r3
 80082c6:	2600      	movs	r6, #0
 80082c8:	341a      	adds	r4, #26
 80082ca:	42b5      	cmp	r5, r6
 80082cc:	d11a      	bne.n	8008304 <_printf_common+0xc8>
 80082ce:	2000      	movs	r0, #0
 80082d0:	e008      	b.n	80082e4 <_printf_common+0xa8>
 80082d2:	2301      	movs	r3, #1
 80082d4:	4652      	mov	r2, sl
 80082d6:	4641      	mov	r1, r8
 80082d8:	4638      	mov	r0, r7
 80082da:	47c8      	blx	r9
 80082dc:	3001      	adds	r0, #1
 80082de:	d103      	bne.n	80082e8 <_printf_common+0xac>
 80082e0:	f04f 30ff 	mov.w	r0, #4294967295
 80082e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082e8:	3501      	adds	r5, #1
 80082ea:	e7c6      	b.n	800827a <_printf_common+0x3e>
 80082ec:	18e1      	adds	r1, r4, r3
 80082ee:	1c5a      	adds	r2, r3, #1
 80082f0:	2030      	movs	r0, #48	@ 0x30
 80082f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80082f6:	4422      	add	r2, r4
 80082f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80082fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008300:	3302      	adds	r3, #2
 8008302:	e7c7      	b.n	8008294 <_printf_common+0x58>
 8008304:	2301      	movs	r3, #1
 8008306:	4622      	mov	r2, r4
 8008308:	4641      	mov	r1, r8
 800830a:	4638      	mov	r0, r7
 800830c:	47c8      	blx	r9
 800830e:	3001      	adds	r0, #1
 8008310:	d0e6      	beq.n	80082e0 <_printf_common+0xa4>
 8008312:	3601      	adds	r6, #1
 8008314:	e7d9      	b.n	80082ca <_printf_common+0x8e>
	...

08008318 <_printf_i>:
 8008318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800831c:	7e0f      	ldrb	r7, [r1, #24]
 800831e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008320:	2f78      	cmp	r7, #120	@ 0x78
 8008322:	4691      	mov	r9, r2
 8008324:	4680      	mov	r8, r0
 8008326:	460c      	mov	r4, r1
 8008328:	469a      	mov	sl, r3
 800832a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800832e:	d807      	bhi.n	8008340 <_printf_i+0x28>
 8008330:	2f62      	cmp	r7, #98	@ 0x62
 8008332:	d80a      	bhi.n	800834a <_printf_i+0x32>
 8008334:	2f00      	cmp	r7, #0
 8008336:	f000 80d2 	beq.w	80084de <_printf_i+0x1c6>
 800833a:	2f58      	cmp	r7, #88	@ 0x58
 800833c:	f000 80b9 	beq.w	80084b2 <_printf_i+0x19a>
 8008340:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008344:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008348:	e03a      	b.n	80083c0 <_printf_i+0xa8>
 800834a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800834e:	2b15      	cmp	r3, #21
 8008350:	d8f6      	bhi.n	8008340 <_printf_i+0x28>
 8008352:	a101      	add	r1, pc, #4	@ (adr r1, 8008358 <_printf_i+0x40>)
 8008354:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008358:	080083b1 	.word	0x080083b1
 800835c:	080083c5 	.word	0x080083c5
 8008360:	08008341 	.word	0x08008341
 8008364:	08008341 	.word	0x08008341
 8008368:	08008341 	.word	0x08008341
 800836c:	08008341 	.word	0x08008341
 8008370:	080083c5 	.word	0x080083c5
 8008374:	08008341 	.word	0x08008341
 8008378:	08008341 	.word	0x08008341
 800837c:	08008341 	.word	0x08008341
 8008380:	08008341 	.word	0x08008341
 8008384:	080084c5 	.word	0x080084c5
 8008388:	080083ef 	.word	0x080083ef
 800838c:	0800847f 	.word	0x0800847f
 8008390:	08008341 	.word	0x08008341
 8008394:	08008341 	.word	0x08008341
 8008398:	080084e7 	.word	0x080084e7
 800839c:	08008341 	.word	0x08008341
 80083a0:	080083ef 	.word	0x080083ef
 80083a4:	08008341 	.word	0x08008341
 80083a8:	08008341 	.word	0x08008341
 80083ac:	08008487 	.word	0x08008487
 80083b0:	6833      	ldr	r3, [r6, #0]
 80083b2:	1d1a      	adds	r2, r3, #4
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	6032      	str	r2, [r6, #0]
 80083b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083c0:	2301      	movs	r3, #1
 80083c2:	e09d      	b.n	8008500 <_printf_i+0x1e8>
 80083c4:	6833      	ldr	r3, [r6, #0]
 80083c6:	6820      	ldr	r0, [r4, #0]
 80083c8:	1d19      	adds	r1, r3, #4
 80083ca:	6031      	str	r1, [r6, #0]
 80083cc:	0606      	lsls	r6, r0, #24
 80083ce:	d501      	bpl.n	80083d4 <_printf_i+0xbc>
 80083d0:	681d      	ldr	r5, [r3, #0]
 80083d2:	e003      	b.n	80083dc <_printf_i+0xc4>
 80083d4:	0645      	lsls	r5, r0, #25
 80083d6:	d5fb      	bpl.n	80083d0 <_printf_i+0xb8>
 80083d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80083dc:	2d00      	cmp	r5, #0
 80083de:	da03      	bge.n	80083e8 <_printf_i+0xd0>
 80083e0:	232d      	movs	r3, #45	@ 0x2d
 80083e2:	426d      	negs	r5, r5
 80083e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083e8:	4859      	ldr	r0, [pc, #356]	@ (8008550 <_printf_i+0x238>)
 80083ea:	230a      	movs	r3, #10
 80083ec:	e011      	b.n	8008412 <_printf_i+0xfa>
 80083ee:	6821      	ldr	r1, [r4, #0]
 80083f0:	6833      	ldr	r3, [r6, #0]
 80083f2:	0608      	lsls	r0, r1, #24
 80083f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80083f8:	d402      	bmi.n	8008400 <_printf_i+0xe8>
 80083fa:	0649      	lsls	r1, r1, #25
 80083fc:	bf48      	it	mi
 80083fe:	b2ad      	uxthmi	r5, r5
 8008400:	2f6f      	cmp	r7, #111	@ 0x6f
 8008402:	4853      	ldr	r0, [pc, #332]	@ (8008550 <_printf_i+0x238>)
 8008404:	6033      	str	r3, [r6, #0]
 8008406:	bf14      	ite	ne
 8008408:	230a      	movne	r3, #10
 800840a:	2308      	moveq	r3, #8
 800840c:	2100      	movs	r1, #0
 800840e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008412:	6866      	ldr	r6, [r4, #4]
 8008414:	60a6      	str	r6, [r4, #8]
 8008416:	2e00      	cmp	r6, #0
 8008418:	bfa2      	ittt	ge
 800841a:	6821      	ldrge	r1, [r4, #0]
 800841c:	f021 0104 	bicge.w	r1, r1, #4
 8008420:	6021      	strge	r1, [r4, #0]
 8008422:	b90d      	cbnz	r5, 8008428 <_printf_i+0x110>
 8008424:	2e00      	cmp	r6, #0
 8008426:	d04b      	beq.n	80084c0 <_printf_i+0x1a8>
 8008428:	4616      	mov	r6, r2
 800842a:	fbb5 f1f3 	udiv	r1, r5, r3
 800842e:	fb03 5711 	mls	r7, r3, r1, r5
 8008432:	5dc7      	ldrb	r7, [r0, r7]
 8008434:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008438:	462f      	mov	r7, r5
 800843a:	42bb      	cmp	r3, r7
 800843c:	460d      	mov	r5, r1
 800843e:	d9f4      	bls.n	800842a <_printf_i+0x112>
 8008440:	2b08      	cmp	r3, #8
 8008442:	d10b      	bne.n	800845c <_printf_i+0x144>
 8008444:	6823      	ldr	r3, [r4, #0]
 8008446:	07df      	lsls	r7, r3, #31
 8008448:	d508      	bpl.n	800845c <_printf_i+0x144>
 800844a:	6923      	ldr	r3, [r4, #16]
 800844c:	6861      	ldr	r1, [r4, #4]
 800844e:	4299      	cmp	r1, r3
 8008450:	bfde      	ittt	le
 8008452:	2330      	movle	r3, #48	@ 0x30
 8008454:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008458:	f106 36ff 	addle.w	r6, r6, #4294967295
 800845c:	1b92      	subs	r2, r2, r6
 800845e:	6122      	str	r2, [r4, #16]
 8008460:	f8cd a000 	str.w	sl, [sp]
 8008464:	464b      	mov	r3, r9
 8008466:	aa03      	add	r2, sp, #12
 8008468:	4621      	mov	r1, r4
 800846a:	4640      	mov	r0, r8
 800846c:	f7ff fee6 	bl	800823c <_printf_common>
 8008470:	3001      	adds	r0, #1
 8008472:	d14a      	bne.n	800850a <_printf_i+0x1f2>
 8008474:	f04f 30ff 	mov.w	r0, #4294967295
 8008478:	b004      	add	sp, #16
 800847a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800847e:	6823      	ldr	r3, [r4, #0]
 8008480:	f043 0320 	orr.w	r3, r3, #32
 8008484:	6023      	str	r3, [r4, #0]
 8008486:	4833      	ldr	r0, [pc, #204]	@ (8008554 <_printf_i+0x23c>)
 8008488:	2778      	movs	r7, #120	@ 0x78
 800848a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800848e:	6823      	ldr	r3, [r4, #0]
 8008490:	6831      	ldr	r1, [r6, #0]
 8008492:	061f      	lsls	r7, r3, #24
 8008494:	f851 5b04 	ldr.w	r5, [r1], #4
 8008498:	d402      	bmi.n	80084a0 <_printf_i+0x188>
 800849a:	065f      	lsls	r7, r3, #25
 800849c:	bf48      	it	mi
 800849e:	b2ad      	uxthmi	r5, r5
 80084a0:	6031      	str	r1, [r6, #0]
 80084a2:	07d9      	lsls	r1, r3, #31
 80084a4:	bf44      	itt	mi
 80084a6:	f043 0320 	orrmi.w	r3, r3, #32
 80084aa:	6023      	strmi	r3, [r4, #0]
 80084ac:	b11d      	cbz	r5, 80084b6 <_printf_i+0x19e>
 80084ae:	2310      	movs	r3, #16
 80084b0:	e7ac      	b.n	800840c <_printf_i+0xf4>
 80084b2:	4827      	ldr	r0, [pc, #156]	@ (8008550 <_printf_i+0x238>)
 80084b4:	e7e9      	b.n	800848a <_printf_i+0x172>
 80084b6:	6823      	ldr	r3, [r4, #0]
 80084b8:	f023 0320 	bic.w	r3, r3, #32
 80084bc:	6023      	str	r3, [r4, #0]
 80084be:	e7f6      	b.n	80084ae <_printf_i+0x196>
 80084c0:	4616      	mov	r6, r2
 80084c2:	e7bd      	b.n	8008440 <_printf_i+0x128>
 80084c4:	6833      	ldr	r3, [r6, #0]
 80084c6:	6825      	ldr	r5, [r4, #0]
 80084c8:	6961      	ldr	r1, [r4, #20]
 80084ca:	1d18      	adds	r0, r3, #4
 80084cc:	6030      	str	r0, [r6, #0]
 80084ce:	062e      	lsls	r6, r5, #24
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	d501      	bpl.n	80084d8 <_printf_i+0x1c0>
 80084d4:	6019      	str	r1, [r3, #0]
 80084d6:	e002      	b.n	80084de <_printf_i+0x1c6>
 80084d8:	0668      	lsls	r0, r5, #25
 80084da:	d5fb      	bpl.n	80084d4 <_printf_i+0x1bc>
 80084dc:	8019      	strh	r1, [r3, #0]
 80084de:	2300      	movs	r3, #0
 80084e0:	6123      	str	r3, [r4, #16]
 80084e2:	4616      	mov	r6, r2
 80084e4:	e7bc      	b.n	8008460 <_printf_i+0x148>
 80084e6:	6833      	ldr	r3, [r6, #0]
 80084e8:	1d1a      	adds	r2, r3, #4
 80084ea:	6032      	str	r2, [r6, #0]
 80084ec:	681e      	ldr	r6, [r3, #0]
 80084ee:	6862      	ldr	r2, [r4, #4]
 80084f0:	2100      	movs	r1, #0
 80084f2:	4630      	mov	r0, r6
 80084f4:	f7f7 fe74 	bl	80001e0 <memchr>
 80084f8:	b108      	cbz	r0, 80084fe <_printf_i+0x1e6>
 80084fa:	1b80      	subs	r0, r0, r6
 80084fc:	6060      	str	r0, [r4, #4]
 80084fe:	6863      	ldr	r3, [r4, #4]
 8008500:	6123      	str	r3, [r4, #16]
 8008502:	2300      	movs	r3, #0
 8008504:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008508:	e7aa      	b.n	8008460 <_printf_i+0x148>
 800850a:	6923      	ldr	r3, [r4, #16]
 800850c:	4632      	mov	r2, r6
 800850e:	4649      	mov	r1, r9
 8008510:	4640      	mov	r0, r8
 8008512:	47d0      	blx	sl
 8008514:	3001      	adds	r0, #1
 8008516:	d0ad      	beq.n	8008474 <_printf_i+0x15c>
 8008518:	6823      	ldr	r3, [r4, #0]
 800851a:	079b      	lsls	r3, r3, #30
 800851c:	d413      	bmi.n	8008546 <_printf_i+0x22e>
 800851e:	68e0      	ldr	r0, [r4, #12]
 8008520:	9b03      	ldr	r3, [sp, #12]
 8008522:	4298      	cmp	r0, r3
 8008524:	bfb8      	it	lt
 8008526:	4618      	movlt	r0, r3
 8008528:	e7a6      	b.n	8008478 <_printf_i+0x160>
 800852a:	2301      	movs	r3, #1
 800852c:	4632      	mov	r2, r6
 800852e:	4649      	mov	r1, r9
 8008530:	4640      	mov	r0, r8
 8008532:	47d0      	blx	sl
 8008534:	3001      	adds	r0, #1
 8008536:	d09d      	beq.n	8008474 <_printf_i+0x15c>
 8008538:	3501      	adds	r5, #1
 800853a:	68e3      	ldr	r3, [r4, #12]
 800853c:	9903      	ldr	r1, [sp, #12]
 800853e:	1a5b      	subs	r3, r3, r1
 8008540:	42ab      	cmp	r3, r5
 8008542:	dcf2      	bgt.n	800852a <_printf_i+0x212>
 8008544:	e7eb      	b.n	800851e <_printf_i+0x206>
 8008546:	2500      	movs	r5, #0
 8008548:	f104 0619 	add.w	r6, r4, #25
 800854c:	e7f5      	b.n	800853a <_printf_i+0x222>
 800854e:	bf00      	nop
 8008550:	0800c61a 	.word	0x0800c61a
 8008554:	0800c62b 	.word	0x0800c62b

08008558 <_scanf_float>:
 8008558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800855c:	b087      	sub	sp, #28
 800855e:	4617      	mov	r7, r2
 8008560:	9303      	str	r3, [sp, #12]
 8008562:	688b      	ldr	r3, [r1, #8]
 8008564:	1e5a      	subs	r2, r3, #1
 8008566:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800856a:	bf81      	itttt	hi
 800856c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008570:	eb03 0b05 	addhi.w	fp, r3, r5
 8008574:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008578:	608b      	strhi	r3, [r1, #8]
 800857a:	680b      	ldr	r3, [r1, #0]
 800857c:	460a      	mov	r2, r1
 800857e:	f04f 0500 	mov.w	r5, #0
 8008582:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008586:	f842 3b1c 	str.w	r3, [r2], #28
 800858a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800858e:	4680      	mov	r8, r0
 8008590:	460c      	mov	r4, r1
 8008592:	bf98      	it	ls
 8008594:	f04f 0b00 	movls.w	fp, #0
 8008598:	9201      	str	r2, [sp, #4]
 800859a:	4616      	mov	r6, r2
 800859c:	46aa      	mov	sl, r5
 800859e:	46a9      	mov	r9, r5
 80085a0:	9502      	str	r5, [sp, #8]
 80085a2:	68a2      	ldr	r2, [r4, #8]
 80085a4:	b152      	cbz	r2, 80085bc <_scanf_float+0x64>
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	2b4e      	cmp	r3, #78	@ 0x4e
 80085ac:	d864      	bhi.n	8008678 <_scanf_float+0x120>
 80085ae:	2b40      	cmp	r3, #64	@ 0x40
 80085b0:	d83c      	bhi.n	800862c <_scanf_float+0xd4>
 80085b2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80085b6:	b2c8      	uxtb	r0, r1
 80085b8:	280e      	cmp	r0, #14
 80085ba:	d93a      	bls.n	8008632 <_scanf_float+0xda>
 80085bc:	f1b9 0f00 	cmp.w	r9, #0
 80085c0:	d003      	beq.n	80085ca <_scanf_float+0x72>
 80085c2:	6823      	ldr	r3, [r4, #0]
 80085c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085c8:	6023      	str	r3, [r4, #0]
 80085ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80085ce:	f1ba 0f01 	cmp.w	sl, #1
 80085d2:	f200 8117 	bhi.w	8008804 <_scanf_float+0x2ac>
 80085d6:	9b01      	ldr	r3, [sp, #4]
 80085d8:	429e      	cmp	r6, r3
 80085da:	f200 8108 	bhi.w	80087ee <_scanf_float+0x296>
 80085de:	2001      	movs	r0, #1
 80085e0:	b007      	add	sp, #28
 80085e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085e6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80085ea:	2a0d      	cmp	r2, #13
 80085ec:	d8e6      	bhi.n	80085bc <_scanf_float+0x64>
 80085ee:	a101      	add	r1, pc, #4	@ (adr r1, 80085f4 <_scanf_float+0x9c>)
 80085f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80085f4:	0800873b 	.word	0x0800873b
 80085f8:	080085bd 	.word	0x080085bd
 80085fc:	080085bd 	.word	0x080085bd
 8008600:	080085bd 	.word	0x080085bd
 8008604:	0800879b 	.word	0x0800879b
 8008608:	08008773 	.word	0x08008773
 800860c:	080085bd 	.word	0x080085bd
 8008610:	080085bd 	.word	0x080085bd
 8008614:	08008749 	.word	0x08008749
 8008618:	080085bd 	.word	0x080085bd
 800861c:	080085bd 	.word	0x080085bd
 8008620:	080085bd 	.word	0x080085bd
 8008624:	080085bd 	.word	0x080085bd
 8008628:	08008701 	.word	0x08008701
 800862c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008630:	e7db      	b.n	80085ea <_scanf_float+0x92>
 8008632:	290e      	cmp	r1, #14
 8008634:	d8c2      	bhi.n	80085bc <_scanf_float+0x64>
 8008636:	a001      	add	r0, pc, #4	@ (adr r0, 800863c <_scanf_float+0xe4>)
 8008638:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800863c:	080086f1 	.word	0x080086f1
 8008640:	080085bd 	.word	0x080085bd
 8008644:	080086f1 	.word	0x080086f1
 8008648:	08008787 	.word	0x08008787
 800864c:	080085bd 	.word	0x080085bd
 8008650:	08008699 	.word	0x08008699
 8008654:	080086d7 	.word	0x080086d7
 8008658:	080086d7 	.word	0x080086d7
 800865c:	080086d7 	.word	0x080086d7
 8008660:	080086d7 	.word	0x080086d7
 8008664:	080086d7 	.word	0x080086d7
 8008668:	080086d7 	.word	0x080086d7
 800866c:	080086d7 	.word	0x080086d7
 8008670:	080086d7 	.word	0x080086d7
 8008674:	080086d7 	.word	0x080086d7
 8008678:	2b6e      	cmp	r3, #110	@ 0x6e
 800867a:	d809      	bhi.n	8008690 <_scanf_float+0x138>
 800867c:	2b60      	cmp	r3, #96	@ 0x60
 800867e:	d8b2      	bhi.n	80085e6 <_scanf_float+0x8e>
 8008680:	2b54      	cmp	r3, #84	@ 0x54
 8008682:	d07b      	beq.n	800877c <_scanf_float+0x224>
 8008684:	2b59      	cmp	r3, #89	@ 0x59
 8008686:	d199      	bne.n	80085bc <_scanf_float+0x64>
 8008688:	2d07      	cmp	r5, #7
 800868a:	d197      	bne.n	80085bc <_scanf_float+0x64>
 800868c:	2508      	movs	r5, #8
 800868e:	e02c      	b.n	80086ea <_scanf_float+0x192>
 8008690:	2b74      	cmp	r3, #116	@ 0x74
 8008692:	d073      	beq.n	800877c <_scanf_float+0x224>
 8008694:	2b79      	cmp	r3, #121	@ 0x79
 8008696:	e7f6      	b.n	8008686 <_scanf_float+0x12e>
 8008698:	6821      	ldr	r1, [r4, #0]
 800869a:	05c8      	lsls	r0, r1, #23
 800869c:	d51b      	bpl.n	80086d6 <_scanf_float+0x17e>
 800869e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80086a2:	6021      	str	r1, [r4, #0]
 80086a4:	f109 0901 	add.w	r9, r9, #1
 80086a8:	f1bb 0f00 	cmp.w	fp, #0
 80086ac:	d003      	beq.n	80086b6 <_scanf_float+0x15e>
 80086ae:	3201      	adds	r2, #1
 80086b0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80086b4:	60a2      	str	r2, [r4, #8]
 80086b6:	68a3      	ldr	r3, [r4, #8]
 80086b8:	3b01      	subs	r3, #1
 80086ba:	60a3      	str	r3, [r4, #8]
 80086bc:	6923      	ldr	r3, [r4, #16]
 80086be:	3301      	adds	r3, #1
 80086c0:	6123      	str	r3, [r4, #16]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	3b01      	subs	r3, #1
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	607b      	str	r3, [r7, #4]
 80086ca:	f340 8087 	ble.w	80087dc <_scanf_float+0x284>
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	3301      	adds	r3, #1
 80086d2:	603b      	str	r3, [r7, #0]
 80086d4:	e765      	b.n	80085a2 <_scanf_float+0x4a>
 80086d6:	eb1a 0105 	adds.w	r1, sl, r5
 80086da:	f47f af6f 	bne.w	80085bc <_scanf_float+0x64>
 80086de:	6822      	ldr	r2, [r4, #0]
 80086e0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80086e4:	6022      	str	r2, [r4, #0]
 80086e6:	460d      	mov	r5, r1
 80086e8:	468a      	mov	sl, r1
 80086ea:	f806 3b01 	strb.w	r3, [r6], #1
 80086ee:	e7e2      	b.n	80086b6 <_scanf_float+0x15e>
 80086f0:	6822      	ldr	r2, [r4, #0]
 80086f2:	0610      	lsls	r0, r2, #24
 80086f4:	f57f af62 	bpl.w	80085bc <_scanf_float+0x64>
 80086f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80086fc:	6022      	str	r2, [r4, #0]
 80086fe:	e7f4      	b.n	80086ea <_scanf_float+0x192>
 8008700:	f1ba 0f00 	cmp.w	sl, #0
 8008704:	d10e      	bne.n	8008724 <_scanf_float+0x1cc>
 8008706:	f1b9 0f00 	cmp.w	r9, #0
 800870a:	d10e      	bne.n	800872a <_scanf_float+0x1d2>
 800870c:	6822      	ldr	r2, [r4, #0]
 800870e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008712:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008716:	d108      	bne.n	800872a <_scanf_float+0x1d2>
 8008718:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800871c:	6022      	str	r2, [r4, #0]
 800871e:	f04f 0a01 	mov.w	sl, #1
 8008722:	e7e2      	b.n	80086ea <_scanf_float+0x192>
 8008724:	f1ba 0f02 	cmp.w	sl, #2
 8008728:	d055      	beq.n	80087d6 <_scanf_float+0x27e>
 800872a:	2d01      	cmp	r5, #1
 800872c:	d002      	beq.n	8008734 <_scanf_float+0x1dc>
 800872e:	2d04      	cmp	r5, #4
 8008730:	f47f af44 	bne.w	80085bc <_scanf_float+0x64>
 8008734:	3501      	adds	r5, #1
 8008736:	b2ed      	uxtb	r5, r5
 8008738:	e7d7      	b.n	80086ea <_scanf_float+0x192>
 800873a:	f1ba 0f01 	cmp.w	sl, #1
 800873e:	f47f af3d 	bne.w	80085bc <_scanf_float+0x64>
 8008742:	f04f 0a02 	mov.w	sl, #2
 8008746:	e7d0      	b.n	80086ea <_scanf_float+0x192>
 8008748:	b97d      	cbnz	r5, 800876a <_scanf_float+0x212>
 800874a:	f1b9 0f00 	cmp.w	r9, #0
 800874e:	f47f af38 	bne.w	80085c2 <_scanf_float+0x6a>
 8008752:	6822      	ldr	r2, [r4, #0]
 8008754:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008758:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800875c:	f040 8108 	bne.w	8008970 <_scanf_float+0x418>
 8008760:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008764:	6022      	str	r2, [r4, #0]
 8008766:	2501      	movs	r5, #1
 8008768:	e7bf      	b.n	80086ea <_scanf_float+0x192>
 800876a:	2d03      	cmp	r5, #3
 800876c:	d0e2      	beq.n	8008734 <_scanf_float+0x1dc>
 800876e:	2d05      	cmp	r5, #5
 8008770:	e7de      	b.n	8008730 <_scanf_float+0x1d8>
 8008772:	2d02      	cmp	r5, #2
 8008774:	f47f af22 	bne.w	80085bc <_scanf_float+0x64>
 8008778:	2503      	movs	r5, #3
 800877a:	e7b6      	b.n	80086ea <_scanf_float+0x192>
 800877c:	2d06      	cmp	r5, #6
 800877e:	f47f af1d 	bne.w	80085bc <_scanf_float+0x64>
 8008782:	2507      	movs	r5, #7
 8008784:	e7b1      	b.n	80086ea <_scanf_float+0x192>
 8008786:	6822      	ldr	r2, [r4, #0]
 8008788:	0591      	lsls	r1, r2, #22
 800878a:	f57f af17 	bpl.w	80085bc <_scanf_float+0x64>
 800878e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008792:	6022      	str	r2, [r4, #0]
 8008794:	f8cd 9008 	str.w	r9, [sp, #8]
 8008798:	e7a7      	b.n	80086ea <_scanf_float+0x192>
 800879a:	6822      	ldr	r2, [r4, #0]
 800879c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80087a0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80087a4:	d006      	beq.n	80087b4 <_scanf_float+0x25c>
 80087a6:	0550      	lsls	r0, r2, #21
 80087a8:	f57f af08 	bpl.w	80085bc <_scanf_float+0x64>
 80087ac:	f1b9 0f00 	cmp.w	r9, #0
 80087b0:	f000 80de 	beq.w	8008970 <_scanf_float+0x418>
 80087b4:	0591      	lsls	r1, r2, #22
 80087b6:	bf58      	it	pl
 80087b8:	9902      	ldrpl	r1, [sp, #8]
 80087ba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80087be:	bf58      	it	pl
 80087c0:	eba9 0101 	subpl.w	r1, r9, r1
 80087c4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80087c8:	bf58      	it	pl
 80087ca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80087ce:	6022      	str	r2, [r4, #0]
 80087d0:	f04f 0900 	mov.w	r9, #0
 80087d4:	e789      	b.n	80086ea <_scanf_float+0x192>
 80087d6:	f04f 0a03 	mov.w	sl, #3
 80087da:	e786      	b.n	80086ea <_scanf_float+0x192>
 80087dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80087e0:	4639      	mov	r1, r7
 80087e2:	4640      	mov	r0, r8
 80087e4:	4798      	blx	r3
 80087e6:	2800      	cmp	r0, #0
 80087e8:	f43f aedb 	beq.w	80085a2 <_scanf_float+0x4a>
 80087ec:	e6e6      	b.n	80085bc <_scanf_float+0x64>
 80087ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80087f6:	463a      	mov	r2, r7
 80087f8:	4640      	mov	r0, r8
 80087fa:	4798      	blx	r3
 80087fc:	6923      	ldr	r3, [r4, #16]
 80087fe:	3b01      	subs	r3, #1
 8008800:	6123      	str	r3, [r4, #16]
 8008802:	e6e8      	b.n	80085d6 <_scanf_float+0x7e>
 8008804:	1e6b      	subs	r3, r5, #1
 8008806:	2b06      	cmp	r3, #6
 8008808:	d824      	bhi.n	8008854 <_scanf_float+0x2fc>
 800880a:	2d02      	cmp	r5, #2
 800880c:	d836      	bhi.n	800887c <_scanf_float+0x324>
 800880e:	9b01      	ldr	r3, [sp, #4]
 8008810:	429e      	cmp	r6, r3
 8008812:	f67f aee4 	bls.w	80085de <_scanf_float+0x86>
 8008816:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800881a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800881e:	463a      	mov	r2, r7
 8008820:	4640      	mov	r0, r8
 8008822:	4798      	blx	r3
 8008824:	6923      	ldr	r3, [r4, #16]
 8008826:	3b01      	subs	r3, #1
 8008828:	6123      	str	r3, [r4, #16]
 800882a:	e7f0      	b.n	800880e <_scanf_float+0x2b6>
 800882c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008830:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008834:	463a      	mov	r2, r7
 8008836:	4640      	mov	r0, r8
 8008838:	4798      	blx	r3
 800883a:	6923      	ldr	r3, [r4, #16]
 800883c:	3b01      	subs	r3, #1
 800883e:	6123      	str	r3, [r4, #16]
 8008840:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008844:	fa5f fa8a 	uxtb.w	sl, sl
 8008848:	f1ba 0f02 	cmp.w	sl, #2
 800884c:	d1ee      	bne.n	800882c <_scanf_float+0x2d4>
 800884e:	3d03      	subs	r5, #3
 8008850:	b2ed      	uxtb	r5, r5
 8008852:	1b76      	subs	r6, r6, r5
 8008854:	6823      	ldr	r3, [r4, #0]
 8008856:	05da      	lsls	r2, r3, #23
 8008858:	d530      	bpl.n	80088bc <_scanf_float+0x364>
 800885a:	055b      	lsls	r3, r3, #21
 800885c:	d511      	bpl.n	8008882 <_scanf_float+0x32a>
 800885e:	9b01      	ldr	r3, [sp, #4]
 8008860:	429e      	cmp	r6, r3
 8008862:	f67f aebc 	bls.w	80085de <_scanf_float+0x86>
 8008866:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800886a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800886e:	463a      	mov	r2, r7
 8008870:	4640      	mov	r0, r8
 8008872:	4798      	blx	r3
 8008874:	6923      	ldr	r3, [r4, #16]
 8008876:	3b01      	subs	r3, #1
 8008878:	6123      	str	r3, [r4, #16]
 800887a:	e7f0      	b.n	800885e <_scanf_float+0x306>
 800887c:	46aa      	mov	sl, r5
 800887e:	46b3      	mov	fp, r6
 8008880:	e7de      	b.n	8008840 <_scanf_float+0x2e8>
 8008882:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008886:	6923      	ldr	r3, [r4, #16]
 8008888:	2965      	cmp	r1, #101	@ 0x65
 800888a:	f103 33ff 	add.w	r3, r3, #4294967295
 800888e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008892:	6123      	str	r3, [r4, #16]
 8008894:	d00c      	beq.n	80088b0 <_scanf_float+0x358>
 8008896:	2945      	cmp	r1, #69	@ 0x45
 8008898:	d00a      	beq.n	80088b0 <_scanf_float+0x358>
 800889a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800889e:	463a      	mov	r2, r7
 80088a0:	4640      	mov	r0, r8
 80088a2:	4798      	blx	r3
 80088a4:	6923      	ldr	r3, [r4, #16]
 80088a6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80088aa:	3b01      	subs	r3, #1
 80088ac:	1eb5      	subs	r5, r6, #2
 80088ae:	6123      	str	r3, [r4, #16]
 80088b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80088b4:	463a      	mov	r2, r7
 80088b6:	4640      	mov	r0, r8
 80088b8:	4798      	blx	r3
 80088ba:	462e      	mov	r6, r5
 80088bc:	6822      	ldr	r2, [r4, #0]
 80088be:	f012 0210 	ands.w	r2, r2, #16
 80088c2:	d001      	beq.n	80088c8 <_scanf_float+0x370>
 80088c4:	2000      	movs	r0, #0
 80088c6:	e68b      	b.n	80085e0 <_scanf_float+0x88>
 80088c8:	7032      	strb	r2, [r6, #0]
 80088ca:	6823      	ldr	r3, [r4, #0]
 80088cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80088d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088d4:	d11c      	bne.n	8008910 <_scanf_float+0x3b8>
 80088d6:	9b02      	ldr	r3, [sp, #8]
 80088d8:	454b      	cmp	r3, r9
 80088da:	eba3 0209 	sub.w	r2, r3, r9
 80088de:	d123      	bne.n	8008928 <_scanf_float+0x3d0>
 80088e0:	9901      	ldr	r1, [sp, #4]
 80088e2:	2200      	movs	r2, #0
 80088e4:	4640      	mov	r0, r8
 80088e6:	f002 fc3b 	bl	800b160 <_strtod_r>
 80088ea:	9b03      	ldr	r3, [sp, #12]
 80088ec:	6821      	ldr	r1, [r4, #0]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f011 0f02 	tst.w	r1, #2
 80088f4:	ec57 6b10 	vmov	r6, r7, d0
 80088f8:	f103 0204 	add.w	r2, r3, #4
 80088fc:	d01f      	beq.n	800893e <_scanf_float+0x3e6>
 80088fe:	9903      	ldr	r1, [sp, #12]
 8008900:	600a      	str	r2, [r1, #0]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	e9c3 6700 	strd	r6, r7, [r3]
 8008908:	68e3      	ldr	r3, [r4, #12]
 800890a:	3301      	adds	r3, #1
 800890c:	60e3      	str	r3, [r4, #12]
 800890e:	e7d9      	b.n	80088c4 <_scanf_float+0x36c>
 8008910:	9b04      	ldr	r3, [sp, #16]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d0e4      	beq.n	80088e0 <_scanf_float+0x388>
 8008916:	9905      	ldr	r1, [sp, #20]
 8008918:	230a      	movs	r3, #10
 800891a:	3101      	adds	r1, #1
 800891c:	4640      	mov	r0, r8
 800891e:	f002 fc9f 	bl	800b260 <_strtol_r>
 8008922:	9b04      	ldr	r3, [sp, #16]
 8008924:	9e05      	ldr	r6, [sp, #20]
 8008926:	1ac2      	subs	r2, r0, r3
 8008928:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800892c:	429e      	cmp	r6, r3
 800892e:	bf28      	it	cs
 8008930:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008934:	4910      	ldr	r1, [pc, #64]	@ (8008978 <_scanf_float+0x420>)
 8008936:	4630      	mov	r0, r6
 8008938:	f000 f918 	bl	8008b6c <siprintf>
 800893c:	e7d0      	b.n	80088e0 <_scanf_float+0x388>
 800893e:	f011 0f04 	tst.w	r1, #4
 8008942:	9903      	ldr	r1, [sp, #12]
 8008944:	600a      	str	r2, [r1, #0]
 8008946:	d1dc      	bne.n	8008902 <_scanf_float+0x3aa>
 8008948:	681d      	ldr	r5, [r3, #0]
 800894a:	4632      	mov	r2, r6
 800894c:	463b      	mov	r3, r7
 800894e:	4630      	mov	r0, r6
 8008950:	4639      	mov	r1, r7
 8008952:	f7f8 f8f3 	bl	8000b3c <__aeabi_dcmpun>
 8008956:	b128      	cbz	r0, 8008964 <_scanf_float+0x40c>
 8008958:	4808      	ldr	r0, [pc, #32]	@ (800897c <_scanf_float+0x424>)
 800895a:	f000 f9f9 	bl	8008d50 <nanf>
 800895e:	ed85 0a00 	vstr	s0, [r5]
 8008962:	e7d1      	b.n	8008908 <_scanf_float+0x3b0>
 8008964:	4630      	mov	r0, r6
 8008966:	4639      	mov	r1, r7
 8008968:	f7f8 f946 	bl	8000bf8 <__aeabi_d2f>
 800896c:	6028      	str	r0, [r5, #0]
 800896e:	e7cb      	b.n	8008908 <_scanf_float+0x3b0>
 8008970:	f04f 0900 	mov.w	r9, #0
 8008974:	e629      	b.n	80085ca <_scanf_float+0x72>
 8008976:	bf00      	nop
 8008978:	0800c63c 	.word	0x0800c63c
 800897c:	0800c9d5 	.word	0x0800c9d5

08008980 <std>:
 8008980:	2300      	movs	r3, #0
 8008982:	b510      	push	{r4, lr}
 8008984:	4604      	mov	r4, r0
 8008986:	e9c0 3300 	strd	r3, r3, [r0]
 800898a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800898e:	6083      	str	r3, [r0, #8]
 8008990:	8181      	strh	r1, [r0, #12]
 8008992:	6643      	str	r3, [r0, #100]	@ 0x64
 8008994:	81c2      	strh	r2, [r0, #14]
 8008996:	6183      	str	r3, [r0, #24]
 8008998:	4619      	mov	r1, r3
 800899a:	2208      	movs	r2, #8
 800899c:	305c      	adds	r0, #92	@ 0x5c
 800899e:	f000 f948 	bl	8008c32 <memset>
 80089a2:	4b0d      	ldr	r3, [pc, #52]	@ (80089d8 <std+0x58>)
 80089a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80089a6:	4b0d      	ldr	r3, [pc, #52]	@ (80089dc <std+0x5c>)
 80089a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80089aa:	4b0d      	ldr	r3, [pc, #52]	@ (80089e0 <std+0x60>)
 80089ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80089ae:	4b0d      	ldr	r3, [pc, #52]	@ (80089e4 <std+0x64>)
 80089b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80089b2:	4b0d      	ldr	r3, [pc, #52]	@ (80089e8 <std+0x68>)
 80089b4:	6224      	str	r4, [r4, #32]
 80089b6:	429c      	cmp	r4, r3
 80089b8:	d006      	beq.n	80089c8 <std+0x48>
 80089ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80089be:	4294      	cmp	r4, r2
 80089c0:	d002      	beq.n	80089c8 <std+0x48>
 80089c2:	33d0      	adds	r3, #208	@ 0xd0
 80089c4:	429c      	cmp	r4, r3
 80089c6:	d105      	bne.n	80089d4 <std+0x54>
 80089c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80089cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089d0:	f000 b9ac 	b.w	8008d2c <__retarget_lock_init_recursive>
 80089d4:	bd10      	pop	{r4, pc}
 80089d6:	bf00      	nop
 80089d8:	08008bad 	.word	0x08008bad
 80089dc:	08008bcf 	.word	0x08008bcf
 80089e0:	08008c07 	.word	0x08008c07
 80089e4:	08008c2b 	.word	0x08008c2b
 80089e8:	20004d38 	.word	0x20004d38

080089ec <stdio_exit_handler>:
 80089ec:	4a02      	ldr	r2, [pc, #8]	@ (80089f8 <stdio_exit_handler+0xc>)
 80089ee:	4903      	ldr	r1, [pc, #12]	@ (80089fc <stdio_exit_handler+0x10>)
 80089f0:	4803      	ldr	r0, [pc, #12]	@ (8008a00 <stdio_exit_handler+0x14>)
 80089f2:	f000 b869 	b.w	8008ac8 <_fwalk_sglue>
 80089f6:	bf00      	nop
 80089f8:	20000020 	.word	0x20000020
 80089fc:	0800b61d 	.word	0x0800b61d
 8008a00:	20000030 	.word	0x20000030

08008a04 <cleanup_stdio>:
 8008a04:	6841      	ldr	r1, [r0, #4]
 8008a06:	4b0c      	ldr	r3, [pc, #48]	@ (8008a38 <cleanup_stdio+0x34>)
 8008a08:	4299      	cmp	r1, r3
 8008a0a:	b510      	push	{r4, lr}
 8008a0c:	4604      	mov	r4, r0
 8008a0e:	d001      	beq.n	8008a14 <cleanup_stdio+0x10>
 8008a10:	f002 fe04 	bl	800b61c <_fflush_r>
 8008a14:	68a1      	ldr	r1, [r4, #8]
 8008a16:	4b09      	ldr	r3, [pc, #36]	@ (8008a3c <cleanup_stdio+0x38>)
 8008a18:	4299      	cmp	r1, r3
 8008a1a:	d002      	beq.n	8008a22 <cleanup_stdio+0x1e>
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	f002 fdfd 	bl	800b61c <_fflush_r>
 8008a22:	68e1      	ldr	r1, [r4, #12]
 8008a24:	4b06      	ldr	r3, [pc, #24]	@ (8008a40 <cleanup_stdio+0x3c>)
 8008a26:	4299      	cmp	r1, r3
 8008a28:	d004      	beq.n	8008a34 <cleanup_stdio+0x30>
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a30:	f002 bdf4 	b.w	800b61c <_fflush_r>
 8008a34:	bd10      	pop	{r4, pc}
 8008a36:	bf00      	nop
 8008a38:	20004d38 	.word	0x20004d38
 8008a3c:	20004da0 	.word	0x20004da0
 8008a40:	20004e08 	.word	0x20004e08

08008a44 <global_stdio_init.part.0>:
 8008a44:	b510      	push	{r4, lr}
 8008a46:	4b0b      	ldr	r3, [pc, #44]	@ (8008a74 <global_stdio_init.part.0+0x30>)
 8008a48:	4c0b      	ldr	r4, [pc, #44]	@ (8008a78 <global_stdio_init.part.0+0x34>)
 8008a4a:	4a0c      	ldr	r2, [pc, #48]	@ (8008a7c <global_stdio_init.part.0+0x38>)
 8008a4c:	601a      	str	r2, [r3, #0]
 8008a4e:	4620      	mov	r0, r4
 8008a50:	2200      	movs	r2, #0
 8008a52:	2104      	movs	r1, #4
 8008a54:	f7ff ff94 	bl	8008980 <std>
 8008a58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	2109      	movs	r1, #9
 8008a60:	f7ff ff8e 	bl	8008980 <std>
 8008a64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008a68:	2202      	movs	r2, #2
 8008a6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a6e:	2112      	movs	r1, #18
 8008a70:	f7ff bf86 	b.w	8008980 <std>
 8008a74:	20004e70 	.word	0x20004e70
 8008a78:	20004d38 	.word	0x20004d38
 8008a7c:	080089ed 	.word	0x080089ed

08008a80 <__sfp_lock_acquire>:
 8008a80:	4801      	ldr	r0, [pc, #4]	@ (8008a88 <__sfp_lock_acquire+0x8>)
 8008a82:	f000 b954 	b.w	8008d2e <__retarget_lock_acquire_recursive>
 8008a86:	bf00      	nop
 8008a88:	20004e79 	.word	0x20004e79

08008a8c <__sfp_lock_release>:
 8008a8c:	4801      	ldr	r0, [pc, #4]	@ (8008a94 <__sfp_lock_release+0x8>)
 8008a8e:	f000 b94f 	b.w	8008d30 <__retarget_lock_release_recursive>
 8008a92:	bf00      	nop
 8008a94:	20004e79 	.word	0x20004e79

08008a98 <__sinit>:
 8008a98:	b510      	push	{r4, lr}
 8008a9a:	4604      	mov	r4, r0
 8008a9c:	f7ff fff0 	bl	8008a80 <__sfp_lock_acquire>
 8008aa0:	6a23      	ldr	r3, [r4, #32]
 8008aa2:	b11b      	cbz	r3, 8008aac <__sinit+0x14>
 8008aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008aa8:	f7ff bff0 	b.w	8008a8c <__sfp_lock_release>
 8008aac:	4b04      	ldr	r3, [pc, #16]	@ (8008ac0 <__sinit+0x28>)
 8008aae:	6223      	str	r3, [r4, #32]
 8008ab0:	4b04      	ldr	r3, [pc, #16]	@ (8008ac4 <__sinit+0x2c>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d1f5      	bne.n	8008aa4 <__sinit+0xc>
 8008ab8:	f7ff ffc4 	bl	8008a44 <global_stdio_init.part.0>
 8008abc:	e7f2      	b.n	8008aa4 <__sinit+0xc>
 8008abe:	bf00      	nop
 8008ac0:	08008a05 	.word	0x08008a05
 8008ac4:	20004e70 	.word	0x20004e70

08008ac8 <_fwalk_sglue>:
 8008ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008acc:	4607      	mov	r7, r0
 8008ace:	4688      	mov	r8, r1
 8008ad0:	4614      	mov	r4, r2
 8008ad2:	2600      	movs	r6, #0
 8008ad4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ad8:	f1b9 0901 	subs.w	r9, r9, #1
 8008adc:	d505      	bpl.n	8008aea <_fwalk_sglue+0x22>
 8008ade:	6824      	ldr	r4, [r4, #0]
 8008ae0:	2c00      	cmp	r4, #0
 8008ae2:	d1f7      	bne.n	8008ad4 <_fwalk_sglue+0xc>
 8008ae4:	4630      	mov	r0, r6
 8008ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aea:	89ab      	ldrh	r3, [r5, #12]
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	d907      	bls.n	8008b00 <_fwalk_sglue+0x38>
 8008af0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008af4:	3301      	adds	r3, #1
 8008af6:	d003      	beq.n	8008b00 <_fwalk_sglue+0x38>
 8008af8:	4629      	mov	r1, r5
 8008afa:	4638      	mov	r0, r7
 8008afc:	47c0      	blx	r8
 8008afe:	4306      	orrs	r6, r0
 8008b00:	3568      	adds	r5, #104	@ 0x68
 8008b02:	e7e9      	b.n	8008ad8 <_fwalk_sglue+0x10>

08008b04 <sniprintf>:
 8008b04:	b40c      	push	{r2, r3}
 8008b06:	b530      	push	{r4, r5, lr}
 8008b08:	4b17      	ldr	r3, [pc, #92]	@ (8008b68 <sniprintf+0x64>)
 8008b0a:	1e0c      	subs	r4, r1, #0
 8008b0c:	681d      	ldr	r5, [r3, #0]
 8008b0e:	b09d      	sub	sp, #116	@ 0x74
 8008b10:	da08      	bge.n	8008b24 <sniprintf+0x20>
 8008b12:	238b      	movs	r3, #139	@ 0x8b
 8008b14:	602b      	str	r3, [r5, #0]
 8008b16:	f04f 30ff 	mov.w	r0, #4294967295
 8008b1a:	b01d      	add	sp, #116	@ 0x74
 8008b1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b20:	b002      	add	sp, #8
 8008b22:	4770      	bx	lr
 8008b24:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008b28:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008b2c:	bf14      	ite	ne
 8008b2e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008b32:	4623      	moveq	r3, r4
 8008b34:	9304      	str	r3, [sp, #16]
 8008b36:	9307      	str	r3, [sp, #28]
 8008b38:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008b3c:	9002      	str	r0, [sp, #8]
 8008b3e:	9006      	str	r0, [sp, #24]
 8008b40:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008b44:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008b46:	ab21      	add	r3, sp, #132	@ 0x84
 8008b48:	a902      	add	r1, sp, #8
 8008b4a:	4628      	mov	r0, r5
 8008b4c:	9301      	str	r3, [sp, #4]
 8008b4e:	f002 fbe5 	bl	800b31c <_svfiprintf_r>
 8008b52:	1c43      	adds	r3, r0, #1
 8008b54:	bfbc      	itt	lt
 8008b56:	238b      	movlt	r3, #139	@ 0x8b
 8008b58:	602b      	strlt	r3, [r5, #0]
 8008b5a:	2c00      	cmp	r4, #0
 8008b5c:	d0dd      	beq.n	8008b1a <sniprintf+0x16>
 8008b5e:	9b02      	ldr	r3, [sp, #8]
 8008b60:	2200      	movs	r2, #0
 8008b62:	701a      	strb	r2, [r3, #0]
 8008b64:	e7d9      	b.n	8008b1a <sniprintf+0x16>
 8008b66:	bf00      	nop
 8008b68:	2000002c 	.word	0x2000002c

08008b6c <siprintf>:
 8008b6c:	b40e      	push	{r1, r2, r3}
 8008b6e:	b500      	push	{lr}
 8008b70:	b09c      	sub	sp, #112	@ 0x70
 8008b72:	ab1d      	add	r3, sp, #116	@ 0x74
 8008b74:	9002      	str	r0, [sp, #8]
 8008b76:	9006      	str	r0, [sp, #24]
 8008b78:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008b7c:	4809      	ldr	r0, [pc, #36]	@ (8008ba4 <siprintf+0x38>)
 8008b7e:	9107      	str	r1, [sp, #28]
 8008b80:	9104      	str	r1, [sp, #16]
 8008b82:	4909      	ldr	r1, [pc, #36]	@ (8008ba8 <siprintf+0x3c>)
 8008b84:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b88:	9105      	str	r1, [sp, #20]
 8008b8a:	6800      	ldr	r0, [r0, #0]
 8008b8c:	9301      	str	r3, [sp, #4]
 8008b8e:	a902      	add	r1, sp, #8
 8008b90:	f002 fbc4 	bl	800b31c <_svfiprintf_r>
 8008b94:	9b02      	ldr	r3, [sp, #8]
 8008b96:	2200      	movs	r2, #0
 8008b98:	701a      	strb	r2, [r3, #0]
 8008b9a:	b01c      	add	sp, #112	@ 0x70
 8008b9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ba0:	b003      	add	sp, #12
 8008ba2:	4770      	bx	lr
 8008ba4:	2000002c 	.word	0x2000002c
 8008ba8:	ffff0208 	.word	0xffff0208

08008bac <__sread>:
 8008bac:	b510      	push	{r4, lr}
 8008bae:	460c      	mov	r4, r1
 8008bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bb4:	f000 f86c 	bl	8008c90 <_read_r>
 8008bb8:	2800      	cmp	r0, #0
 8008bba:	bfab      	itete	ge
 8008bbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008bbe:	89a3      	ldrhlt	r3, [r4, #12]
 8008bc0:	181b      	addge	r3, r3, r0
 8008bc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008bc6:	bfac      	ite	ge
 8008bc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008bca:	81a3      	strhlt	r3, [r4, #12]
 8008bcc:	bd10      	pop	{r4, pc}

08008bce <__swrite>:
 8008bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bd2:	461f      	mov	r7, r3
 8008bd4:	898b      	ldrh	r3, [r1, #12]
 8008bd6:	05db      	lsls	r3, r3, #23
 8008bd8:	4605      	mov	r5, r0
 8008bda:	460c      	mov	r4, r1
 8008bdc:	4616      	mov	r6, r2
 8008bde:	d505      	bpl.n	8008bec <__swrite+0x1e>
 8008be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008be4:	2302      	movs	r3, #2
 8008be6:	2200      	movs	r2, #0
 8008be8:	f000 f840 	bl	8008c6c <_lseek_r>
 8008bec:	89a3      	ldrh	r3, [r4, #12]
 8008bee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bf2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008bf6:	81a3      	strh	r3, [r4, #12]
 8008bf8:	4632      	mov	r2, r6
 8008bfa:	463b      	mov	r3, r7
 8008bfc:	4628      	mov	r0, r5
 8008bfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c02:	f000 b857 	b.w	8008cb4 <_write_r>

08008c06 <__sseek>:
 8008c06:	b510      	push	{r4, lr}
 8008c08:	460c      	mov	r4, r1
 8008c0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c0e:	f000 f82d 	bl	8008c6c <_lseek_r>
 8008c12:	1c43      	adds	r3, r0, #1
 8008c14:	89a3      	ldrh	r3, [r4, #12]
 8008c16:	bf15      	itete	ne
 8008c18:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008c1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008c1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008c22:	81a3      	strheq	r3, [r4, #12]
 8008c24:	bf18      	it	ne
 8008c26:	81a3      	strhne	r3, [r4, #12]
 8008c28:	bd10      	pop	{r4, pc}

08008c2a <__sclose>:
 8008c2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c2e:	f000 b80d 	b.w	8008c4c <_close_r>

08008c32 <memset>:
 8008c32:	4402      	add	r2, r0
 8008c34:	4603      	mov	r3, r0
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d100      	bne.n	8008c3c <memset+0xa>
 8008c3a:	4770      	bx	lr
 8008c3c:	f803 1b01 	strb.w	r1, [r3], #1
 8008c40:	e7f9      	b.n	8008c36 <memset+0x4>
	...

08008c44 <_localeconv_r>:
 8008c44:	4800      	ldr	r0, [pc, #0]	@ (8008c48 <_localeconv_r+0x4>)
 8008c46:	4770      	bx	lr
 8008c48:	2000016c 	.word	0x2000016c

08008c4c <_close_r>:
 8008c4c:	b538      	push	{r3, r4, r5, lr}
 8008c4e:	4d06      	ldr	r5, [pc, #24]	@ (8008c68 <_close_r+0x1c>)
 8008c50:	2300      	movs	r3, #0
 8008c52:	4604      	mov	r4, r0
 8008c54:	4608      	mov	r0, r1
 8008c56:	602b      	str	r3, [r5, #0]
 8008c58:	f7f9 fa1a 	bl	8002090 <_close>
 8008c5c:	1c43      	adds	r3, r0, #1
 8008c5e:	d102      	bne.n	8008c66 <_close_r+0x1a>
 8008c60:	682b      	ldr	r3, [r5, #0]
 8008c62:	b103      	cbz	r3, 8008c66 <_close_r+0x1a>
 8008c64:	6023      	str	r3, [r4, #0]
 8008c66:	bd38      	pop	{r3, r4, r5, pc}
 8008c68:	20004e74 	.word	0x20004e74

08008c6c <_lseek_r>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	4d07      	ldr	r5, [pc, #28]	@ (8008c8c <_lseek_r+0x20>)
 8008c70:	4604      	mov	r4, r0
 8008c72:	4608      	mov	r0, r1
 8008c74:	4611      	mov	r1, r2
 8008c76:	2200      	movs	r2, #0
 8008c78:	602a      	str	r2, [r5, #0]
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	f7f9 fa2f 	bl	80020de <_lseek>
 8008c80:	1c43      	adds	r3, r0, #1
 8008c82:	d102      	bne.n	8008c8a <_lseek_r+0x1e>
 8008c84:	682b      	ldr	r3, [r5, #0]
 8008c86:	b103      	cbz	r3, 8008c8a <_lseek_r+0x1e>
 8008c88:	6023      	str	r3, [r4, #0]
 8008c8a:	bd38      	pop	{r3, r4, r5, pc}
 8008c8c:	20004e74 	.word	0x20004e74

08008c90 <_read_r>:
 8008c90:	b538      	push	{r3, r4, r5, lr}
 8008c92:	4d07      	ldr	r5, [pc, #28]	@ (8008cb0 <_read_r+0x20>)
 8008c94:	4604      	mov	r4, r0
 8008c96:	4608      	mov	r0, r1
 8008c98:	4611      	mov	r1, r2
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	602a      	str	r2, [r5, #0]
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	f7f9 f9bd 	bl	800201e <_read>
 8008ca4:	1c43      	adds	r3, r0, #1
 8008ca6:	d102      	bne.n	8008cae <_read_r+0x1e>
 8008ca8:	682b      	ldr	r3, [r5, #0]
 8008caa:	b103      	cbz	r3, 8008cae <_read_r+0x1e>
 8008cac:	6023      	str	r3, [r4, #0]
 8008cae:	bd38      	pop	{r3, r4, r5, pc}
 8008cb0:	20004e74 	.word	0x20004e74

08008cb4 <_write_r>:
 8008cb4:	b538      	push	{r3, r4, r5, lr}
 8008cb6:	4d07      	ldr	r5, [pc, #28]	@ (8008cd4 <_write_r+0x20>)
 8008cb8:	4604      	mov	r4, r0
 8008cba:	4608      	mov	r0, r1
 8008cbc:	4611      	mov	r1, r2
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	602a      	str	r2, [r5, #0]
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	f7f9 f9c8 	bl	8002058 <_write>
 8008cc8:	1c43      	adds	r3, r0, #1
 8008cca:	d102      	bne.n	8008cd2 <_write_r+0x1e>
 8008ccc:	682b      	ldr	r3, [r5, #0]
 8008cce:	b103      	cbz	r3, 8008cd2 <_write_r+0x1e>
 8008cd0:	6023      	str	r3, [r4, #0]
 8008cd2:	bd38      	pop	{r3, r4, r5, pc}
 8008cd4:	20004e74 	.word	0x20004e74

08008cd8 <__errno>:
 8008cd8:	4b01      	ldr	r3, [pc, #4]	@ (8008ce0 <__errno+0x8>)
 8008cda:	6818      	ldr	r0, [r3, #0]
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop
 8008ce0:	2000002c 	.word	0x2000002c

08008ce4 <__libc_init_array>:
 8008ce4:	b570      	push	{r4, r5, r6, lr}
 8008ce6:	4d0d      	ldr	r5, [pc, #52]	@ (8008d1c <__libc_init_array+0x38>)
 8008ce8:	4c0d      	ldr	r4, [pc, #52]	@ (8008d20 <__libc_init_array+0x3c>)
 8008cea:	1b64      	subs	r4, r4, r5
 8008cec:	10a4      	asrs	r4, r4, #2
 8008cee:	2600      	movs	r6, #0
 8008cf0:	42a6      	cmp	r6, r4
 8008cf2:	d109      	bne.n	8008d08 <__libc_init_array+0x24>
 8008cf4:	4d0b      	ldr	r5, [pc, #44]	@ (8008d24 <__libc_init_array+0x40>)
 8008cf6:	4c0c      	ldr	r4, [pc, #48]	@ (8008d28 <__libc_init_array+0x44>)
 8008cf8:	f003 fb74 	bl	800c3e4 <_init>
 8008cfc:	1b64      	subs	r4, r4, r5
 8008cfe:	10a4      	asrs	r4, r4, #2
 8008d00:	2600      	movs	r6, #0
 8008d02:	42a6      	cmp	r6, r4
 8008d04:	d105      	bne.n	8008d12 <__libc_init_array+0x2e>
 8008d06:	bd70      	pop	{r4, r5, r6, pc}
 8008d08:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d0c:	4798      	blx	r3
 8008d0e:	3601      	adds	r6, #1
 8008d10:	e7ee      	b.n	8008cf0 <__libc_init_array+0xc>
 8008d12:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d16:	4798      	blx	r3
 8008d18:	3601      	adds	r6, #1
 8008d1a:	e7f2      	b.n	8008d02 <__libc_init_array+0x1e>
 8008d1c:	0800ca40 	.word	0x0800ca40
 8008d20:	0800ca40 	.word	0x0800ca40
 8008d24:	0800ca40 	.word	0x0800ca40
 8008d28:	0800ca44 	.word	0x0800ca44

08008d2c <__retarget_lock_init_recursive>:
 8008d2c:	4770      	bx	lr

08008d2e <__retarget_lock_acquire_recursive>:
 8008d2e:	4770      	bx	lr

08008d30 <__retarget_lock_release_recursive>:
 8008d30:	4770      	bx	lr

08008d32 <memcpy>:
 8008d32:	440a      	add	r2, r1
 8008d34:	4291      	cmp	r1, r2
 8008d36:	f100 33ff 	add.w	r3, r0, #4294967295
 8008d3a:	d100      	bne.n	8008d3e <memcpy+0xc>
 8008d3c:	4770      	bx	lr
 8008d3e:	b510      	push	{r4, lr}
 8008d40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d48:	4291      	cmp	r1, r2
 8008d4a:	d1f9      	bne.n	8008d40 <memcpy+0xe>
 8008d4c:	bd10      	pop	{r4, pc}
	...

08008d50 <nanf>:
 8008d50:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008d58 <nanf+0x8>
 8008d54:	4770      	bx	lr
 8008d56:	bf00      	nop
 8008d58:	7fc00000 	.word	0x7fc00000

08008d5c <quorem>:
 8008d5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d60:	6903      	ldr	r3, [r0, #16]
 8008d62:	690c      	ldr	r4, [r1, #16]
 8008d64:	42a3      	cmp	r3, r4
 8008d66:	4607      	mov	r7, r0
 8008d68:	db7e      	blt.n	8008e68 <quorem+0x10c>
 8008d6a:	3c01      	subs	r4, #1
 8008d6c:	f101 0814 	add.w	r8, r1, #20
 8008d70:	00a3      	lsls	r3, r4, #2
 8008d72:	f100 0514 	add.w	r5, r0, #20
 8008d76:	9300      	str	r3, [sp, #0]
 8008d78:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d7c:	9301      	str	r3, [sp, #4]
 8008d7e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008d82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d86:	3301      	adds	r3, #1
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008d8e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008d92:	d32e      	bcc.n	8008df2 <quorem+0x96>
 8008d94:	f04f 0a00 	mov.w	sl, #0
 8008d98:	46c4      	mov	ip, r8
 8008d9a:	46ae      	mov	lr, r5
 8008d9c:	46d3      	mov	fp, sl
 8008d9e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008da2:	b298      	uxth	r0, r3
 8008da4:	fb06 a000 	mla	r0, r6, r0, sl
 8008da8:	0c02      	lsrs	r2, r0, #16
 8008daa:	0c1b      	lsrs	r3, r3, #16
 8008dac:	fb06 2303 	mla	r3, r6, r3, r2
 8008db0:	f8de 2000 	ldr.w	r2, [lr]
 8008db4:	b280      	uxth	r0, r0
 8008db6:	b292      	uxth	r2, r2
 8008db8:	1a12      	subs	r2, r2, r0
 8008dba:	445a      	add	r2, fp
 8008dbc:	f8de 0000 	ldr.w	r0, [lr]
 8008dc0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008dca:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008dce:	b292      	uxth	r2, r2
 8008dd0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008dd4:	45e1      	cmp	r9, ip
 8008dd6:	f84e 2b04 	str.w	r2, [lr], #4
 8008dda:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008dde:	d2de      	bcs.n	8008d9e <quorem+0x42>
 8008de0:	9b00      	ldr	r3, [sp, #0]
 8008de2:	58eb      	ldr	r3, [r5, r3]
 8008de4:	b92b      	cbnz	r3, 8008df2 <quorem+0x96>
 8008de6:	9b01      	ldr	r3, [sp, #4]
 8008de8:	3b04      	subs	r3, #4
 8008dea:	429d      	cmp	r5, r3
 8008dec:	461a      	mov	r2, r3
 8008dee:	d32f      	bcc.n	8008e50 <quorem+0xf4>
 8008df0:	613c      	str	r4, [r7, #16]
 8008df2:	4638      	mov	r0, r7
 8008df4:	f001 f9c4 	bl	800a180 <__mcmp>
 8008df8:	2800      	cmp	r0, #0
 8008dfa:	db25      	blt.n	8008e48 <quorem+0xec>
 8008dfc:	4629      	mov	r1, r5
 8008dfe:	2000      	movs	r0, #0
 8008e00:	f858 2b04 	ldr.w	r2, [r8], #4
 8008e04:	f8d1 c000 	ldr.w	ip, [r1]
 8008e08:	fa1f fe82 	uxth.w	lr, r2
 8008e0c:	fa1f f38c 	uxth.w	r3, ip
 8008e10:	eba3 030e 	sub.w	r3, r3, lr
 8008e14:	4403      	add	r3, r0
 8008e16:	0c12      	lsrs	r2, r2, #16
 8008e18:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008e1c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e26:	45c1      	cmp	r9, r8
 8008e28:	f841 3b04 	str.w	r3, [r1], #4
 8008e2c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008e30:	d2e6      	bcs.n	8008e00 <quorem+0xa4>
 8008e32:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e3a:	b922      	cbnz	r2, 8008e46 <quorem+0xea>
 8008e3c:	3b04      	subs	r3, #4
 8008e3e:	429d      	cmp	r5, r3
 8008e40:	461a      	mov	r2, r3
 8008e42:	d30b      	bcc.n	8008e5c <quorem+0x100>
 8008e44:	613c      	str	r4, [r7, #16]
 8008e46:	3601      	adds	r6, #1
 8008e48:	4630      	mov	r0, r6
 8008e4a:	b003      	add	sp, #12
 8008e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e50:	6812      	ldr	r2, [r2, #0]
 8008e52:	3b04      	subs	r3, #4
 8008e54:	2a00      	cmp	r2, #0
 8008e56:	d1cb      	bne.n	8008df0 <quorem+0x94>
 8008e58:	3c01      	subs	r4, #1
 8008e5a:	e7c6      	b.n	8008dea <quorem+0x8e>
 8008e5c:	6812      	ldr	r2, [r2, #0]
 8008e5e:	3b04      	subs	r3, #4
 8008e60:	2a00      	cmp	r2, #0
 8008e62:	d1ef      	bne.n	8008e44 <quorem+0xe8>
 8008e64:	3c01      	subs	r4, #1
 8008e66:	e7ea      	b.n	8008e3e <quorem+0xe2>
 8008e68:	2000      	movs	r0, #0
 8008e6a:	e7ee      	b.n	8008e4a <quorem+0xee>
 8008e6c:	0000      	movs	r0, r0
	...

08008e70 <_dtoa_r>:
 8008e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e74:	69c7      	ldr	r7, [r0, #28]
 8008e76:	b099      	sub	sp, #100	@ 0x64
 8008e78:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008e7c:	ec55 4b10 	vmov	r4, r5, d0
 8008e80:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008e82:	9109      	str	r1, [sp, #36]	@ 0x24
 8008e84:	4683      	mov	fp, r0
 8008e86:	920e      	str	r2, [sp, #56]	@ 0x38
 8008e88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e8a:	b97f      	cbnz	r7, 8008eac <_dtoa_r+0x3c>
 8008e8c:	2010      	movs	r0, #16
 8008e8e:	f000 fdfd 	bl	8009a8c <malloc>
 8008e92:	4602      	mov	r2, r0
 8008e94:	f8cb 001c 	str.w	r0, [fp, #28]
 8008e98:	b920      	cbnz	r0, 8008ea4 <_dtoa_r+0x34>
 8008e9a:	4ba7      	ldr	r3, [pc, #668]	@ (8009138 <_dtoa_r+0x2c8>)
 8008e9c:	21ef      	movs	r1, #239	@ 0xef
 8008e9e:	48a7      	ldr	r0, [pc, #668]	@ (800913c <_dtoa_r+0x2cc>)
 8008ea0:	f002 fc2a 	bl	800b6f8 <__assert_func>
 8008ea4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008ea8:	6007      	str	r7, [r0, #0]
 8008eaa:	60c7      	str	r7, [r0, #12]
 8008eac:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008eb0:	6819      	ldr	r1, [r3, #0]
 8008eb2:	b159      	cbz	r1, 8008ecc <_dtoa_r+0x5c>
 8008eb4:	685a      	ldr	r2, [r3, #4]
 8008eb6:	604a      	str	r2, [r1, #4]
 8008eb8:	2301      	movs	r3, #1
 8008eba:	4093      	lsls	r3, r2
 8008ebc:	608b      	str	r3, [r1, #8]
 8008ebe:	4658      	mov	r0, fp
 8008ec0:	f000 feda 	bl	8009c78 <_Bfree>
 8008ec4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	601a      	str	r2, [r3, #0]
 8008ecc:	1e2b      	subs	r3, r5, #0
 8008ece:	bfb9      	ittee	lt
 8008ed0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008ed4:	9303      	strlt	r3, [sp, #12]
 8008ed6:	2300      	movge	r3, #0
 8008ed8:	6033      	strge	r3, [r6, #0]
 8008eda:	9f03      	ldr	r7, [sp, #12]
 8008edc:	4b98      	ldr	r3, [pc, #608]	@ (8009140 <_dtoa_r+0x2d0>)
 8008ede:	bfbc      	itt	lt
 8008ee0:	2201      	movlt	r2, #1
 8008ee2:	6032      	strlt	r2, [r6, #0]
 8008ee4:	43bb      	bics	r3, r7
 8008ee6:	d112      	bne.n	8008f0e <_dtoa_r+0x9e>
 8008ee8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008eea:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008eee:	6013      	str	r3, [r2, #0]
 8008ef0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008ef4:	4323      	orrs	r3, r4
 8008ef6:	f000 854d 	beq.w	8009994 <_dtoa_r+0xb24>
 8008efa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008efc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009154 <_dtoa_r+0x2e4>
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	f000 854f 	beq.w	80099a4 <_dtoa_r+0xb34>
 8008f06:	f10a 0303 	add.w	r3, sl, #3
 8008f0a:	f000 bd49 	b.w	80099a0 <_dtoa_r+0xb30>
 8008f0e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008f12:	2200      	movs	r2, #0
 8008f14:	ec51 0b17 	vmov	r0, r1, d7
 8008f18:	2300      	movs	r3, #0
 8008f1a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008f1e:	f7f7 fddb 	bl	8000ad8 <__aeabi_dcmpeq>
 8008f22:	4680      	mov	r8, r0
 8008f24:	b158      	cbz	r0, 8008f3e <_dtoa_r+0xce>
 8008f26:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008f28:	2301      	movs	r3, #1
 8008f2a:	6013      	str	r3, [r2, #0]
 8008f2c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008f2e:	b113      	cbz	r3, 8008f36 <_dtoa_r+0xc6>
 8008f30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008f32:	4b84      	ldr	r3, [pc, #528]	@ (8009144 <_dtoa_r+0x2d4>)
 8008f34:	6013      	str	r3, [r2, #0]
 8008f36:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009158 <_dtoa_r+0x2e8>
 8008f3a:	f000 bd33 	b.w	80099a4 <_dtoa_r+0xb34>
 8008f3e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008f42:	aa16      	add	r2, sp, #88	@ 0x58
 8008f44:	a917      	add	r1, sp, #92	@ 0x5c
 8008f46:	4658      	mov	r0, fp
 8008f48:	f001 fa3a 	bl	800a3c0 <__d2b>
 8008f4c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008f50:	4681      	mov	r9, r0
 8008f52:	2e00      	cmp	r6, #0
 8008f54:	d077      	beq.n	8009046 <_dtoa_r+0x1d6>
 8008f56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f58:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008f5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f64:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008f68:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008f6c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008f70:	4619      	mov	r1, r3
 8008f72:	2200      	movs	r2, #0
 8008f74:	4b74      	ldr	r3, [pc, #464]	@ (8009148 <_dtoa_r+0x2d8>)
 8008f76:	f7f7 f98f 	bl	8000298 <__aeabi_dsub>
 8008f7a:	a369      	add	r3, pc, #420	@ (adr r3, 8009120 <_dtoa_r+0x2b0>)
 8008f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f80:	f7f7 fb42 	bl	8000608 <__aeabi_dmul>
 8008f84:	a368      	add	r3, pc, #416	@ (adr r3, 8009128 <_dtoa_r+0x2b8>)
 8008f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f8a:	f7f7 f987 	bl	800029c <__adddf3>
 8008f8e:	4604      	mov	r4, r0
 8008f90:	4630      	mov	r0, r6
 8008f92:	460d      	mov	r5, r1
 8008f94:	f7f7 face 	bl	8000534 <__aeabi_i2d>
 8008f98:	a365      	add	r3, pc, #404	@ (adr r3, 8009130 <_dtoa_r+0x2c0>)
 8008f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f9e:	f7f7 fb33 	bl	8000608 <__aeabi_dmul>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	460b      	mov	r3, r1
 8008fa6:	4620      	mov	r0, r4
 8008fa8:	4629      	mov	r1, r5
 8008faa:	f7f7 f977 	bl	800029c <__adddf3>
 8008fae:	4604      	mov	r4, r0
 8008fb0:	460d      	mov	r5, r1
 8008fb2:	f7f7 fdd9 	bl	8000b68 <__aeabi_d2iz>
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	4607      	mov	r7, r0
 8008fba:	2300      	movs	r3, #0
 8008fbc:	4620      	mov	r0, r4
 8008fbe:	4629      	mov	r1, r5
 8008fc0:	f7f7 fd94 	bl	8000aec <__aeabi_dcmplt>
 8008fc4:	b140      	cbz	r0, 8008fd8 <_dtoa_r+0x168>
 8008fc6:	4638      	mov	r0, r7
 8008fc8:	f7f7 fab4 	bl	8000534 <__aeabi_i2d>
 8008fcc:	4622      	mov	r2, r4
 8008fce:	462b      	mov	r3, r5
 8008fd0:	f7f7 fd82 	bl	8000ad8 <__aeabi_dcmpeq>
 8008fd4:	b900      	cbnz	r0, 8008fd8 <_dtoa_r+0x168>
 8008fd6:	3f01      	subs	r7, #1
 8008fd8:	2f16      	cmp	r7, #22
 8008fda:	d851      	bhi.n	8009080 <_dtoa_r+0x210>
 8008fdc:	4b5b      	ldr	r3, [pc, #364]	@ (800914c <_dtoa_r+0x2dc>)
 8008fde:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008fea:	f7f7 fd7f 	bl	8000aec <__aeabi_dcmplt>
 8008fee:	2800      	cmp	r0, #0
 8008ff0:	d048      	beq.n	8009084 <_dtoa_r+0x214>
 8008ff2:	3f01      	subs	r7, #1
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	9312      	str	r3, [sp, #72]	@ 0x48
 8008ff8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008ffa:	1b9b      	subs	r3, r3, r6
 8008ffc:	1e5a      	subs	r2, r3, #1
 8008ffe:	bf44      	itt	mi
 8009000:	f1c3 0801 	rsbmi	r8, r3, #1
 8009004:	2300      	movmi	r3, #0
 8009006:	9208      	str	r2, [sp, #32]
 8009008:	bf54      	ite	pl
 800900a:	f04f 0800 	movpl.w	r8, #0
 800900e:	9308      	strmi	r3, [sp, #32]
 8009010:	2f00      	cmp	r7, #0
 8009012:	db39      	blt.n	8009088 <_dtoa_r+0x218>
 8009014:	9b08      	ldr	r3, [sp, #32]
 8009016:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009018:	443b      	add	r3, r7
 800901a:	9308      	str	r3, [sp, #32]
 800901c:	2300      	movs	r3, #0
 800901e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009020:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009022:	2b09      	cmp	r3, #9
 8009024:	d864      	bhi.n	80090f0 <_dtoa_r+0x280>
 8009026:	2b05      	cmp	r3, #5
 8009028:	bfc4      	itt	gt
 800902a:	3b04      	subgt	r3, #4
 800902c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800902e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009030:	f1a3 0302 	sub.w	r3, r3, #2
 8009034:	bfcc      	ite	gt
 8009036:	2400      	movgt	r4, #0
 8009038:	2401      	movle	r4, #1
 800903a:	2b03      	cmp	r3, #3
 800903c:	d863      	bhi.n	8009106 <_dtoa_r+0x296>
 800903e:	e8df f003 	tbb	[pc, r3]
 8009042:	372a      	.short	0x372a
 8009044:	5535      	.short	0x5535
 8009046:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800904a:	441e      	add	r6, r3
 800904c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009050:	2b20      	cmp	r3, #32
 8009052:	bfc1      	itttt	gt
 8009054:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009058:	409f      	lslgt	r7, r3
 800905a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800905e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009062:	bfd6      	itet	le
 8009064:	f1c3 0320 	rsble	r3, r3, #32
 8009068:	ea47 0003 	orrgt.w	r0, r7, r3
 800906c:	fa04 f003 	lslle.w	r0, r4, r3
 8009070:	f7f7 fa50 	bl	8000514 <__aeabi_ui2d>
 8009074:	2201      	movs	r2, #1
 8009076:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800907a:	3e01      	subs	r6, #1
 800907c:	9214      	str	r2, [sp, #80]	@ 0x50
 800907e:	e777      	b.n	8008f70 <_dtoa_r+0x100>
 8009080:	2301      	movs	r3, #1
 8009082:	e7b8      	b.n	8008ff6 <_dtoa_r+0x186>
 8009084:	9012      	str	r0, [sp, #72]	@ 0x48
 8009086:	e7b7      	b.n	8008ff8 <_dtoa_r+0x188>
 8009088:	427b      	negs	r3, r7
 800908a:	930a      	str	r3, [sp, #40]	@ 0x28
 800908c:	2300      	movs	r3, #0
 800908e:	eba8 0807 	sub.w	r8, r8, r7
 8009092:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009094:	e7c4      	b.n	8009020 <_dtoa_r+0x1b0>
 8009096:	2300      	movs	r3, #0
 8009098:	930b      	str	r3, [sp, #44]	@ 0x2c
 800909a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800909c:	2b00      	cmp	r3, #0
 800909e:	dc35      	bgt.n	800910c <_dtoa_r+0x29c>
 80090a0:	2301      	movs	r3, #1
 80090a2:	9300      	str	r3, [sp, #0]
 80090a4:	9307      	str	r3, [sp, #28]
 80090a6:	461a      	mov	r2, r3
 80090a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80090aa:	e00b      	b.n	80090c4 <_dtoa_r+0x254>
 80090ac:	2301      	movs	r3, #1
 80090ae:	e7f3      	b.n	8009098 <_dtoa_r+0x228>
 80090b0:	2300      	movs	r3, #0
 80090b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80090b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80090b6:	18fb      	adds	r3, r7, r3
 80090b8:	9300      	str	r3, [sp, #0]
 80090ba:	3301      	adds	r3, #1
 80090bc:	2b01      	cmp	r3, #1
 80090be:	9307      	str	r3, [sp, #28]
 80090c0:	bfb8      	it	lt
 80090c2:	2301      	movlt	r3, #1
 80090c4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80090c8:	2100      	movs	r1, #0
 80090ca:	2204      	movs	r2, #4
 80090cc:	f102 0514 	add.w	r5, r2, #20
 80090d0:	429d      	cmp	r5, r3
 80090d2:	d91f      	bls.n	8009114 <_dtoa_r+0x2a4>
 80090d4:	6041      	str	r1, [r0, #4]
 80090d6:	4658      	mov	r0, fp
 80090d8:	f000 fd8e 	bl	8009bf8 <_Balloc>
 80090dc:	4682      	mov	sl, r0
 80090de:	2800      	cmp	r0, #0
 80090e0:	d13c      	bne.n	800915c <_dtoa_r+0x2ec>
 80090e2:	4b1b      	ldr	r3, [pc, #108]	@ (8009150 <_dtoa_r+0x2e0>)
 80090e4:	4602      	mov	r2, r0
 80090e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80090ea:	e6d8      	b.n	8008e9e <_dtoa_r+0x2e>
 80090ec:	2301      	movs	r3, #1
 80090ee:	e7e0      	b.n	80090b2 <_dtoa_r+0x242>
 80090f0:	2401      	movs	r4, #1
 80090f2:	2300      	movs	r3, #0
 80090f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80090f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80090f8:	f04f 33ff 	mov.w	r3, #4294967295
 80090fc:	9300      	str	r3, [sp, #0]
 80090fe:	9307      	str	r3, [sp, #28]
 8009100:	2200      	movs	r2, #0
 8009102:	2312      	movs	r3, #18
 8009104:	e7d0      	b.n	80090a8 <_dtoa_r+0x238>
 8009106:	2301      	movs	r3, #1
 8009108:	930b      	str	r3, [sp, #44]	@ 0x2c
 800910a:	e7f5      	b.n	80090f8 <_dtoa_r+0x288>
 800910c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800910e:	9300      	str	r3, [sp, #0]
 8009110:	9307      	str	r3, [sp, #28]
 8009112:	e7d7      	b.n	80090c4 <_dtoa_r+0x254>
 8009114:	3101      	adds	r1, #1
 8009116:	0052      	lsls	r2, r2, #1
 8009118:	e7d8      	b.n	80090cc <_dtoa_r+0x25c>
 800911a:	bf00      	nop
 800911c:	f3af 8000 	nop.w
 8009120:	636f4361 	.word	0x636f4361
 8009124:	3fd287a7 	.word	0x3fd287a7
 8009128:	8b60c8b3 	.word	0x8b60c8b3
 800912c:	3fc68a28 	.word	0x3fc68a28
 8009130:	509f79fb 	.word	0x509f79fb
 8009134:	3fd34413 	.word	0x3fd34413
 8009138:	0800c64e 	.word	0x0800c64e
 800913c:	0800c665 	.word	0x0800c665
 8009140:	7ff00000 	.word	0x7ff00000
 8009144:	0800c619 	.word	0x0800c619
 8009148:	3ff80000 	.word	0x3ff80000
 800914c:	0800c760 	.word	0x0800c760
 8009150:	0800c6bd 	.word	0x0800c6bd
 8009154:	0800c64a 	.word	0x0800c64a
 8009158:	0800c618 	.word	0x0800c618
 800915c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009160:	6018      	str	r0, [r3, #0]
 8009162:	9b07      	ldr	r3, [sp, #28]
 8009164:	2b0e      	cmp	r3, #14
 8009166:	f200 80a4 	bhi.w	80092b2 <_dtoa_r+0x442>
 800916a:	2c00      	cmp	r4, #0
 800916c:	f000 80a1 	beq.w	80092b2 <_dtoa_r+0x442>
 8009170:	2f00      	cmp	r7, #0
 8009172:	dd33      	ble.n	80091dc <_dtoa_r+0x36c>
 8009174:	4bad      	ldr	r3, [pc, #692]	@ (800942c <_dtoa_r+0x5bc>)
 8009176:	f007 020f 	and.w	r2, r7, #15
 800917a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800917e:	ed93 7b00 	vldr	d7, [r3]
 8009182:	05f8      	lsls	r0, r7, #23
 8009184:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009188:	ea4f 1427 	mov.w	r4, r7, asr #4
 800918c:	d516      	bpl.n	80091bc <_dtoa_r+0x34c>
 800918e:	4ba8      	ldr	r3, [pc, #672]	@ (8009430 <_dtoa_r+0x5c0>)
 8009190:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009194:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009198:	f7f7 fb60 	bl	800085c <__aeabi_ddiv>
 800919c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80091a0:	f004 040f 	and.w	r4, r4, #15
 80091a4:	2603      	movs	r6, #3
 80091a6:	4da2      	ldr	r5, [pc, #648]	@ (8009430 <_dtoa_r+0x5c0>)
 80091a8:	b954      	cbnz	r4, 80091c0 <_dtoa_r+0x350>
 80091aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091b2:	f7f7 fb53 	bl	800085c <__aeabi_ddiv>
 80091b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80091ba:	e028      	b.n	800920e <_dtoa_r+0x39e>
 80091bc:	2602      	movs	r6, #2
 80091be:	e7f2      	b.n	80091a6 <_dtoa_r+0x336>
 80091c0:	07e1      	lsls	r1, r4, #31
 80091c2:	d508      	bpl.n	80091d6 <_dtoa_r+0x366>
 80091c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80091cc:	f7f7 fa1c 	bl	8000608 <__aeabi_dmul>
 80091d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80091d4:	3601      	adds	r6, #1
 80091d6:	1064      	asrs	r4, r4, #1
 80091d8:	3508      	adds	r5, #8
 80091da:	e7e5      	b.n	80091a8 <_dtoa_r+0x338>
 80091dc:	f000 80d2 	beq.w	8009384 <_dtoa_r+0x514>
 80091e0:	427c      	negs	r4, r7
 80091e2:	4b92      	ldr	r3, [pc, #584]	@ (800942c <_dtoa_r+0x5bc>)
 80091e4:	4d92      	ldr	r5, [pc, #584]	@ (8009430 <_dtoa_r+0x5c0>)
 80091e6:	f004 020f 	and.w	r2, r4, #15
 80091ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091f6:	f7f7 fa07 	bl	8000608 <__aeabi_dmul>
 80091fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80091fe:	1124      	asrs	r4, r4, #4
 8009200:	2300      	movs	r3, #0
 8009202:	2602      	movs	r6, #2
 8009204:	2c00      	cmp	r4, #0
 8009206:	f040 80b2 	bne.w	800936e <_dtoa_r+0x4fe>
 800920a:	2b00      	cmp	r3, #0
 800920c:	d1d3      	bne.n	80091b6 <_dtoa_r+0x346>
 800920e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009210:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009214:	2b00      	cmp	r3, #0
 8009216:	f000 80b7 	beq.w	8009388 <_dtoa_r+0x518>
 800921a:	4b86      	ldr	r3, [pc, #536]	@ (8009434 <_dtoa_r+0x5c4>)
 800921c:	2200      	movs	r2, #0
 800921e:	4620      	mov	r0, r4
 8009220:	4629      	mov	r1, r5
 8009222:	f7f7 fc63 	bl	8000aec <__aeabi_dcmplt>
 8009226:	2800      	cmp	r0, #0
 8009228:	f000 80ae 	beq.w	8009388 <_dtoa_r+0x518>
 800922c:	9b07      	ldr	r3, [sp, #28]
 800922e:	2b00      	cmp	r3, #0
 8009230:	f000 80aa 	beq.w	8009388 <_dtoa_r+0x518>
 8009234:	9b00      	ldr	r3, [sp, #0]
 8009236:	2b00      	cmp	r3, #0
 8009238:	dd37      	ble.n	80092aa <_dtoa_r+0x43a>
 800923a:	1e7b      	subs	r3, r7, #1
 800923c:	9304      	str	r3, [sp, #16]
 800923e:	4620      	mov	r0, r4
 8009240:	4b7d      	ldr	r3, [pc, #500]	@ (8009438 <_dtoa_r+0x5c8>)
 8009242:	2200      	movs	r2, #0
 8009244:	4629      	mov	r1, r5
 8009246:	f7f7 f9df 	bl	8000608 <__aeabi_dmul>
 800924a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800924e:	9c00      	ldr	r4, [sp, #0]
 8009250:	3601      	adds	r6, #1
 8009252:	4630      	mov	r0, r6
 8009254:	f7f7 f96e 	bl	8000534 <__aeabi_i2d>
 8009258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800925c:	f7f7 f9d4 	bl	8000608 <__aeabi_dmul>
 8009260:	4b76      	ldr	r3, [pc, #472]	@ (800943c <_dtoa_r+0x5cc>)
 8009262:	2200      	movs	r2, #0
 8009264:	f7f7 f81a 	bl	800029c <__adddf3>
 8009268:	4605      	mov	r5, r0
 800926a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800926e:	2c00      	cmp	r4, #0
 8009270:	f040 808d 	bne.w	800938e <_dtoa_r+0x51e>
 8009274:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009278:	4b71      	ldr	r3, [pc, #452]	@ (8009440 <_dtoa_r+0x5d0>)
 800927a:	2200      	movs	r2, #0
 800927c:	f7f7 f80c 	bl	8000298 <__aeabi_dsub>
 8009280:	4602      	mov	r2, r0
 8009282:	460b      	mov	r3, r1
 8009284:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009288:	462a      	mov	r2, r5
 800928a:	4633      	mov	r3, r6
 800928c:	f7f7 fc4c 	bl	8000b28 <__aeabi_dcmpgt>
 8009290:	2800      	cmp	r0, #0
 8009292:	f040 828b 	bne.w	80097ac <_dtoa_r+0x93c>
 8009296:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800929a:	462a      	mov	r2, r5
 800929c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80092a0:	f7f7 fc24 	bl	8000aec <__aeabi_dcmplt>
 80092a4:	2800      	cmp	r0, #0
 80092a6:	f040 8128 	bne.w	80094fa <_dtoa_r+0x68a>
 80092aa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80092ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80092b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	f2c0 815a 	blt.w	800956e <_dtoa_r+0x6fe>
 80092ba:	2f0e      	cmp	r7, #14
 80092bc:	f300 8157 	bgt.w	800956e <_dtoa_r+0x6fe>
 80092c0:	4b5a      	ldr	r3, [pc, #360]	@ (800942c <_dtoa_r+0x5bc>)
 80092c2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80092c6:	ed93 7b00 	vldr	d7, [r3]
 80092ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	ed8d 7b00 	vstr	d7, [sp]
 80092d2:	da03      	bge.n	80092dc <_dtoa_r+0x46c>
 80092d4:	9b07      	ldr	r3, [sp, #28]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	f340 8101 	ble.w	80094de <_dtoa_r+0x66e>
 80092dc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80092e0:	4656      	mov	r6, sl
 80092e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092e6:	4620      	mov	r0, r4
 80092e8:	4629      	mov	r1, r5
 80092ea:	f7f7 fab7 	bl	800085c <__aeabi_ddiv>
 80092ee:	f7f7 fc3b 	bl	8000b68 <__aeabi_d2iz>
 80092f2:	4680      	mov	r8, r0
 80092f4:	f7f7 f91e 	bl	8000534 <__aeabi_i2d>
 80092f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092fc:	f7f7 f984 	bl	8000608 <__aeabi_dmul>
 8009300:	4602      	mov	r2, r0
 8009302:	460b      	mov	r3, r1
 8009304:	4620      	mov	r0, r4
 8009306:	4629      	mov	r1, r5
 8009308:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800930c:	f7f6 ffc4 	bl	8000298 <__aeabi_dsub>
 8009310:	f806 4b01 	strb.w	r4, [r6], #1
 8009314:	9d07      	ldr	r5, [sp, #28]
 8009316:	eba6 040a 	sub.w	r4, r6, sl
 800931a:	42a5      	cmp	r5, r4
 800931c:	4602      	mov	r2, r0
 800931e:	460b      	mov	r3, r1
 8009320:	f040 8117 	bne.w	8009552 <_dtoa_r+0x6e2>
 8009324:	f7f6 ffba 	bl	800029c <__adddf3>
 8009328:	e9dd 2300 	ldrd	r2, r3, [sp]
 800932c:	4604      	mov	r4, r0
 800932e:	460d      	mov	r5, r1
 8009330:	f7f7 fbfa 	bl	8000b28 <__aeabi_dcmpgt>
 8009334:	2800      	cmp	r0, #0
 8009336:	f040 80f9 	bne.w	800952c <_dtoa_r+0x6bc>
 800933a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800933e:	4620      	mov	r0, r4
 8009340:	4629      	mov	r1, r5
 8009342:	f7f7 fbc9 	bl	8000ad8 <__aeabi_dcmpeq>
 8009346:	b118      	cbz	r0, 8009350 <_dtoa_r+0x4e0>
 8009348:	f018 0f01 	tst.w	r8, #1
 800934c:	f040 80ee 	bne.w	800952c <_dtoa_r+0x6bc>
 8009350:	4649      	mov	r1, r9
 8009352:	4658      	mov	r0, fp
 8009354:	f000 fc90 	bl	8009c78 <_Bfree>
 8009358:	2300      	movs	r3, #0
 800935a:	7033      	strb	r3, [r6, #0]
 800935c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800935e:	3701      	adds	r7, #1
 8009360:	601f      	str	r7, [r3, #0]
 8009362:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009364:	2b00      	cmp	r3, #0
 8009366:	f000 831d 	beq.w	80099a4 <_dtoa_r+0xb34>
 800936a:	601e      	str	r6, [r3, #0]
 800936c:	e31a      	b.n	80099a4 <_dtoa_r+0xb34>
 800936e:	07e2      	lsls	r2, r4, #31
 8009370:	d505      	bpl.n	800937e <_dtoa_r+0x50e>
 8009372:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009376:	f7f7 f947 	bl	8000608 <__aeabi_dmul>
 800937a:	3601      	adds	r6, #1
 800937c:	2301      	movs	r3, #1
 800937e:	1064      	asrs	r4, r4, #1
 8009380:	3508      	adds	r5, #8
 8009382:	e73f      	b.n	8009204 <_dtoa_r+0x394>
 8009384:	2602      	movs	r6, #2
 8009386:	e742      	b.n	800920e <_dtoa_r+0x39e>
 8009388:	9c07      	ldr	r4, [sp, #28]
 800938a:	9704      	str	r7, [sp, #16]
 800938c:	e761      	b.n	8009252 <_dtoa_r+0x3e2>
 800938e:	4b27      	ldr	r3, [pc, #156]	@ (800942c <_dtoa_r+0x5bc>)
 8009390:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009392:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009396:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800939a:	4454      	add	r4, sl
 800939c:	2900      	cmp	r1, #0
 800939e:	d053      	beq.n	8009448 <_dtoa_r+0x5d8>
 80093a0:	4928      	ldr	r1, [pc, #160]	@ (8009444 <_dtoa_r+0x5d4>)
 80093a2:	2000      	movs	r0, #0
 80093a4:	f7f7 fa5a 	bl	800085c <__aeabi_ddiv>
 80093a8:	4633      	mov	r3, r6
 80093aa:	462a      	mov	r2, r5
 80093ac:	f7f6 ff74 	bl	8000298 <__aeabi_dsub>
 80093b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80093b4:	4656      	mov	r6, sl
 80093b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093ba:	f7f7 fbd5 	bl	8000b68 <__aeabi_d2iz>
 80093be:	4605      	mov	r5, r0
 80093c0:	f7f7 f8b8 	bl	8000534 <__aeabi_i2d>
 80093c4:	4602      	mov	r2, r0
 80093c6:	460b      	mov	r3, r1
 80093c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093cc:	f7f6 ff64 	bl	8000298 <__aeabi_dsub>
 80093d0:	3530      	adds	r5, #48	@ 0x30
 80093d2:	4602      	mov	r2, r0
 80093d4:	460b      	mov	r3, r1
 80093d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80093da:	f806 5b01 	strb.w	r5, [r6], #1
 80093de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80093e2:	f7f7 fb83 	bl	8000aec <__aeabi_dcmplt>
 80093e6:	2800      	cmp	r0, #0
 80093e8:	d171      	bne.n	80094ce <_dtoa_r+0x65e>
 80093ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80093ee:	4911      	ldr	r1, [pc, #68]	@ (8009434 <_dtoa_r+0x5c4>)
 80093f0:	2000      	movs	r0, #0
 80093f2:	f7f6 ff51 	bl	8000298 <__aeabi_dsub>
 80093f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80093fa:	f7f7 fb77 	bl	8000aec <__aeabi_dcmplt>
 80093fe:	2800      	cmp	r0, #0
 8009400:	f040 8095 	bne.w	800952e <_dtoa_r+0x6be>
 8009404:	42a6      	cmp	r6, r4
 8009406:	f43f af50 	beq.w	80092aa <_dtoa_r+0x43a>
 800940a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800940e:	4b0a      	ldr	r3, [pc, #40]	@ (8009438 <_dtoa_r+0x5c8>)
 8009410:	2200      	movs	r2, #0
 8009412:	f7f7 f8f9 	bl	8000608 <__aeabi_dmul>
 8009416:	4b08      	ldr	r3, [pc, #32]	@ (8009438 <_dtoa_r+0x5c8>)
 8009418:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800941c:	2200      	movs	r2, #0
 800941e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009422:	f7f7 f8f1 	bl	8000608 <__aeabi_dmul>
 8009426:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800942a:	e7c4      	b.n	80093b6 <_dtoa_r+0x546>
 800942c:	0800c760 	.word	0x0800c760
 8009430:	0800c738 	.word	0x0800c738
 8009434:	3ff00000 	.word	0x3ff00000
 8009438:	40240000 	.word	0x40240000
 800943c:	401c0000 	.word	0x401c0000
 8009440:	40140000 	.word	0x40140000
 8009444:	3fe00000 	.word	0x3fe00000
 8009448:	4631      	mov	r1, r6
 800944a:	4628      	mov	r0, r5
 800944c:	f7f7 f8dc 	bl	8000608 <__aeabi_dmul>
 8009450:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009454:	9415      	str	r4, [sp, #84]	@ 0x54
 8009456:	4656      	mov	r6, sl
 8009458:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800945c:	f7f7 fb84 	bl	8000b68 <__aeabi_d2iz>
 8009460:	4605      	mov	r5, r0
 8009462:	f7f7 f867 	bl	8000534 <__aeabi_i2d>
 8009466:	4602      	mov	r2, r0
 8009468:	460b      	mov	r3, r1
 800946a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800946e:	f7f6 ff13 	bl	8000298 <__aeabi_dsub>
 8009472:	3530      	adds	r5, #48	@ 0x30
 8009474:	f806 5b01 	strb.w	r5, [r6], #1
 8009478:	4602      	mov	r2, r0
 800947a:	460b      	mov	r3, r1
 800947c:	42a6      	cmp	r6, r4
 800947e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009482:	f04f 0200 	mov.w	r2, #0
 8009486:	d124      	bne.n	80094d2 <_dtoa_r+0x662>
 8009488:	4bac      	ldr	r3, [pc, #688]	@ (800973c <_dtoa_r+0x8cc>)
 800948a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800948e:	f7f6 ff05 	bl	800029c <__adddf3>
 8009492:	4602      	mov	r2, r0
 8009494:	460b      	mov	r3, r1
 8009496:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800949a:	f7f7 fb45 	bl	8000b28 <__aeabi_dcmpgt>
 800949e:	2800      	cmp	r0, #0
 80094a0:	d145      	bne.n	800952e <_dtoa_r+0x6be>
 80094a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80094a6:	49a5      	ldr	r1, [pc, #660]	@ (800973c <_dtoa_r+0x8cc>)
 80094a8:	2000      	movs	r0, #0
 80094aa:	f7f6 fef5 	bl	8000298 <__aeabi_dsub>
 80094ae:	4602      	mov	r2, r0
 80094b0:	460b      	mov	r3, r1
 80094b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094b6:	f7f7 fb19 	bl	8000aec <__aeabi_dcmplt>
 80094ba:	2800      	cmp	r0, #0
 80094bc:	f43f aef5 	beq.w	80092aa <_dtoa_r+0x43a>
 80094c0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80094c2:	1e73      	subs	r3, r6, #1
 80094c4:	9315      	str	r3, [sp, #84]	@ 0x54
 80094c6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80094ca:	2b30      	cmp	r3, #48	@ 0x30
 80094cc:	d0f8      	beq.n	80094c0 <_dtoa_r+0x650>
 80094ce:	9f04      	ldr	r7, [sp, #16]
 80094d0:	e73e      	b.n	8009350 <_dtoa_r+0x4e0>
 80094d2:	4b9b      	ldr	r3, [pc, #620]	@ (8009740 <_dtoa_r+0x8d0>)
 80094d4:	f7f7 f898 	bl	8000608 <__aeabi_dmul>
 80094d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80094dc:	e7bc      	b.n	8009458 <_dtoa_r+0x5e8>
 80094de:	d10c      	bne.n	80094fa <_dtoa_r+0x68a>
 80094e0:	4b98      	ldr	r3, [pc, #608]	@ (8009744 <_dtoa_r+0x8d4>)
 80094e2:	2200      	movs	r2, #0
 80094e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094e8:	f7f7 f88e 	bl	8000608 <__aeabi_dmul>
 80094ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80094f0:	f7f7 fb10 	bl	8000b14 <__aeabi_dcmpge>
 80094f4:	2800      	cmp	r0, #0
 80094f6:	f000 8157 	beq.w	80097a8 <_dtoa_r+0x938>
 80094fa:	2400      	movs	r4, #0
 80094fc:	4625      	mov	r5, r4
 80094fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009500:	43db      	mvns	r3, r3
 8009502:	9304      	str	r3, [sp, #16]
 8009504:	4656      	mov	r6, sl
 8009506:	2700      	movs	r7, #0
 8009508:	4621      	mov	r1, r4
 800950a:	4658      	mov	r0, fp
 800950c:	f000 fbb4 	bl	8009c78 <_Bfree>
 8009510:	2d00      	cmp	r5, #0
 8009512:	d0dc      	beq.n	80094ce <_dtoa_r+0x65e>
 8009514:	b12f      	cbz	r7, 8009522 <_dtoa_r+0x6b2>
 8009516:	42af      	cmp	r7, r5
 8009518:	d003      	beq.n	8009522 <_dtoa_r+0x6b2>
 800951a:	4639      	mov	r1, r7
 800951c:	4658      	mov	r0, fp
 800951e:	f000 fbab 	bl	8009c78 <_Bfree>
 8009522:	4629      	mov	r1, r5
 8009524:	4658      	mov	r0, fp
 8009526:	f000 fba7 	bl	8009c78 <_Bfree>
 800952a:	e7d0      	b.n	80094ce <_dtoa_r+0x65e>
 800952c:	9704      	str	r7, [sp, #16]
 800952e:	4633      	mov	r3, r6
 8009530:	461e      	mov	r6, r3
 8009532:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009536:	2a39      	cmp	r2, #57	@ 0x39
 8009538:	d107      	bne.n	800954a <_dtoa_r+0x6da>
 800953a:	459a      	cmp	sl, r3
 800953c:	d1f8      	bne.n	8009530 <_dtoa_r+0x6c0>
 800953e:	9a04      	ldr	r2, [sp, #16]
 8009540:	3201      	adds	r2, #1
 8009542:	9204      	str	r2, [sp, #16]
 8009544:	2230      	movs	r2, #48	@ 0x30
 8009546:	f88a 2000 	strb.w	r2, [sl]
 800954a:	781a      	ldrb	r2, [r3, #0]
 800954c:	3201      	adds	r2, #1
 800954e:	701a      	strb	r2, [r3, #0]
 8009550:	e7bd      	b.n	80094ce <_dtoa_r+0x65e>
 8009552:	4b7b      	ldr	r3, [pc, #492]	@ (8009740 <_dtoa_r+0x8d0>)
 8009554:	2200      	movs	r2, #0
 8009556:	f7f7 f857 	bl	8000608 <__aeabi_dmul>
 800955a:	2200      	movs	r2, #0
 800955c:	2300      	movs	r3, #0
 800955e:	4604      	mov	r4, r0
 8009560:	460d      	mov	r5, r1
 8009562:	f7f7 fab9 	bl	8000ad8 <__aeabi_dcmpeq>
 8009566:	2800      	cmp	r0, #0
 8009568:	f43f aebb 	beq.w	80092e2 <_dtoa_r+0x472>
 800956c:	e6f0      	b.n	8009350 <_dtoa_r+0x4e0>
 800956e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009570:	2a00      	cmp	r2, #0
 8009572:	f000 80db 	beq.w	800972c <_dtoa_r+0x8bc>
 8009576:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009578:	2a01      	cmp	r2, #1
 800957a:	f300 80bf 	bgt.w	80096fc <_dtoa_r+0x88c>
 800957e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009580:	2a00      	cmp	r2, #0
 8009582:	f000 80b7 	beq.w	80096f4 <_dtoa_r+0x884>
 8009586:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800958a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800958c:	4646      	mov	r6, r8
 800958e:	9a08      	ldr	r2, [sp, #32]
 8009590:	2101      	movs	r1, #1
 8009592:	441a      	add	r2, r3
 8009594:	4658      	mov	r0, fp
 8009596:	4498      	add	r8, r3
 8009598:	9208      	str	r2, [sp, #32]
 800959a:	f000 fc6b 	bl	8009e74 <__i2b>
 800959e:	4605      	mov	r5, r0
 80095a0:	b15e      	cbz	r6, 80095ba <_dtoa_r+0x74a>
 80095a2:	9b08      	ldr	r3, [sp, #32]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	dd08      	ble.n	80095ba <_dtoa_r+0x74a>
 80095a8:	42b3      	cmp	r3, r6
 80095aa:	9a08      	ldr	r2, [sp, #32]
 80095ac:	bfa8      	it	ge
 80095ae:	4633      	movge	r3, r6
 80095b0:	eba8 0803 	sub.w	r8, r8, r3
 80095b4:	1af6      	subs	r6, r6, r3
 80095b6:	1ad3      	subs	r3, r2, r3
 80095b8:	9308      	str	r3, [sp, #32]
 80095ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095bc:	b1f3      	cbz	r3, 80095fc <_dtoa_r+0x78c>
 80095be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f000 80b7 	beq.w	8009734 <_dtoa_r+0x8c4>
 80095c6:	b18c      	cbz	r4, 80095ec <_dtoa_r+0x77c>
 80095c8:	4629      	mov	r1, r5
 80095ca:	4622      	mov	r2, r4
 80095cc:	4658      	mov	r0, fp
 80095ce:	f000 fd11 	bl	8009ff4 <__pow5mult>
 80095d2:	464a      	mov	r2, r9
 80095d4:	4601      	mov	r1, r0
 80095d6:	4605      	mov	r5, r0
 80095d8:	4658      	mov	r0, fp
 80095da:	f000 fc61 	bl	8009ea0 <__multiply>
 80095de:	4649      	mov	r1, r9
 80095e0:	9004      	str	r0, [sp, #16]
 80095e2:	4658      	mov	r0, fp
 80095e4:	f000 fb48 	bl	8009c78 <_Bfree>
 80095e8:	9b04      	ldr	r3, [sp, #16]
 80095ea:	4699      	mov	r9, r3
 80095ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095ee:	1b1a      	subs	r2, r3, r4
 80095f0:	d004      	beq.n	80095fc <_dtoa_r+0x78c>
 80095f2:	4649      	mov	r1, r9
 80095f4:	4658      	mov	r0, fp
 80095f6:	f000 fcfd 	bl	8009ff4 <__pow5mult>
 80095fa:	4681      	mov	r9, r0
 80095fc:	2101      	movs	r1, #1
 80095fe:	4658      	mov	r0, fp
 8009600:	f000 fc38 	bl	8009e74 <__i2b>
 8009604:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009606:	4604      	mov	r4, r0
 8009608:	2b00      	cmp	r3, #0
 800960a:	f000 81cf 	beq.w	80099ac <_dtoa_r+0xb3c>
 800960e:	461a      	mov	r2, r3
 8009610:	4601      	mov	r1, r0
 8009612:	4658      	mov	r0, fp
 8009614:	f000 fcee 	bl	8009ff4 <__pow5mult>
 8009618:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800961a:	2b01      	cmp	r3, #1
 800961c:	4604      	mov	r4, r0
 800961e:	f300 8095 	bgt.w	800974c <_dtoa_r+0x8dc>
 8009622:	9b02      	ldr	r3, [sp, #8]
 8009624:	2b00      	cmp	r3, #0
 8009626:	f040 8087 	bne.w	8009738 <_dtoa_r+0x8c8>
 800962a:	9b03      	ldr	r3, [sp, #12]
 800962c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009630:	2b00      	cmp	r3, #0
 8009632:	f040 8089 	bne.w	8009748 <_dtoa_r+0x8d8>
 8009636:	9b03      	ldr	r3, [sp, #12]
 8009638:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800963c:	0d1b      	lsrs	r3, r3, #20
 800963e:	051b      	lsls	r3, r3, #20
 8009640:	b12b      	cbz	r3, 800964e <_dtoa_r+0x7de>
 8009642:	9b08      	ldr	r3, [sp, #32]
 8009644:	3301      	adds	r3, #1
 8009646:	9308      	str	r3, [sp, #32]
 8009648:	f108 0801 	add.w	r8, r8, #1
 800964c:	2301      	movs	r3, #1
 800964e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009650:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009652:	2b00      	cmp	r3, #0
 8009654:	f000 81b0 	beq.w	80099b8 <_dtoa_r+0xb48>
 8009658:	6923      	ldr	r3, [r4, #16]
 800965a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800965e:	6918      	ldr	r0, [r3, #16]
 8009660:	f000 fbbc 	bl	8009ddc <__hi0bits>
 8009664:	f1c0 0020 	rsb	r0, r0, #32
 8009668:	9b08      	ldr	r3, [sp, #32]
 800966a:	4418      	add	r0, r3
 800966c:	f010 001f 	ands.w	r0, r0, #31
 8009670:	d077      	beq.n	8009762 <_dtoa_r+0x8f2>
 8009672:	f1c0 0320 	rsb	r3, r0, #32
 8009676:	2b04      	cmp	r3, #4
 8009678:	dd6b      	ble.n	8009752 <_dtoa_r+0x8e2>
 800967a:	9b08      	ldr	r3, [sp, #32]
 800967c:	f1c0 001c 	rsb	r0, r0, #28
 8009680:	4403      	add	r3, r0
 8009682:	4480      	add	r8, r0
 8009684:	4406      	add	r6, r0
 8009686:	9308      	str	r3, [sp, #32]
 8009688:	f1b8 0f00 	cmp.w	r8, #0
 800968c:	dd05      	ble.n	800969a <_dtoa_r+0x82a>
 800968e:	4649      	mov	r1, r9
 8009690:	4642      	mov	r2, r8
 8009692:	4658      	mov	r0, fp
 8009694:	f000 fd08 	bl	800a0a8 <__lshift>
 8009698:	4681      	mov	r9, r0
 800969a:	9b08      	ldr	r3, [sp, #32]
 800969c:	2b00      	cmp	r3, #0
 800969e:	dd05      	ble.n	80096ac <_dtoa_r+0x83c>
 80096a0:	4621      	mov	r1, r4
 80096a2:	461a      	mov	r2, r3
 80096a4:	4658      	mov	r0, fp
 80096a6:	f000 fcff 	bl	800a0a8 <__lshift>
 80096aa:	4604      	mov	r4, r0
 80096ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d059      	beq.n	8009766 <_dtoa_r+0x8f6>
 80096b2:	4621      	mov	r1, r4
 80096b4:	4648      	mov	r0, r9
 80096b6:	f000 fd63 	bl	800a180 <__mcmp>
 80096ba:	2800      	cmp	r0, #0
 80096bc:	da53      	bge.n	8009766 <_dtoa_r+0x8f6>
 80096be:	1e7b      	subs	r3, r7, #1
 80096c0:	9304      	str	r3, [sp, #16]
 80096c2:	4649      	mov	r1, r9
 80096c4:	2300      	movs	r3, #0
 80096c6:	220a      	movs	r2, #10
 80096c8:	4658      	mov	r0, fp
 80096ca:	f000 faf7 	bl	8009cbc <__multadd>
 80096ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096d0:	4681      	mov	r9, r0
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	f000 8172 	beq.w	80099bc <_dtoa_r+0xb4c>
 80096d8:	2300      	movs	r3, #0
 80096da:	4629      	mov	r1, r5
 80096dc:	220a      	movs	r2, #10
 80096de:	4658      	mov	r0, fp
 80096e0:	f000 faec 	bl	8009cbc <__multadd>
 80096e4:	9b00      	ldr	r3, [sp, #0]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	4605      	mov	r5, r0
 80096ea:	dc67      	bgt.n	80097bc <_dtoa_r+0x94c>
 80096ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096ee:	2b02      	cmp	r3, #2
 80096f0:	dc41      	bgt.n	8009776 <_dtoa_r+0x906>
 80096f2:	e063      	b.n	80097bc <_dtoa_r+0x94c>
 80096f4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80096f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80096fa:	e746      	b.n	800958a <_dtoa_r+0x71a>
 80096fc:	9b07      	ldr	r3, [sp, #28]
 80096fe:	1e5c      	subs	r4, r3, #1
 8009700:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009702:	42a3      	cmp	r3, r4
 8009704:	bfbf      	itttt	lt
 8009706:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009708:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800970a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800970c:	1ae3      	sublt	r3, r4, r3
 800970e:	bfb4      	ite	lt
 8009710:	18d2      	addlt	r2, r2, r3
 8009712:	1b1c      	subge	r4, r3, r4
 8009714:	9b07      	ldr	r3, [sp, #28]
 8009716:	bfbc      	itt	lt
 8009718:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800971a:	2400      	movlt	r4, #0
 800971c:	2b00      	cmp	r3, #0
 800971e:	bfb5      	itete	lt
 8009720:	eba8 0603 	sublt.w	r6, r8, r3
 8009724:	9b07      	ldrge	r3, [sp, #28]
 8009726:	2300      	movlt	r3, #0
 8009728:	4646      	movge	r6, r8
 800972a:	e730      	b.n	800958e <_dtoa_r+0x71e>
 800972c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800972e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009730:	4646      	mov	r6, r8
 8009732:	e735      	b.n	80095a0 <_dtoa_r+0x730>
 8009734:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009736:	e75c      	b.n	80095f2 <_dtoa_r+0x782>
 8009738:	2300      	movs	r3, #0
 800973a:	e788      	b.n	800964e <_dtoa_r+0x7de>
 800973c:	3fe00000 	.word	0x3fe00000
 8009740:	40240000 	.word	0x40240000
 8009744:	40140000 	.word	0x40140000
 8009748:	9b02      	ldr	r3, [sp, #8]
 800974a:	e780      	b.n	800964e <_dtoa_r+0x7de>
 800974c:	2300      	movs	r3, #0
 800974e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009750:	e782      	b.n	8009658 <_dtoa_r+0x7e8>
 8009752:	d099      	beq.n	8009688 <_dtoa_r+0x818>
 8009754:	9a08      	ldr	r2, [sp, #32]
 8009756:	331c      	adds	r3, #28
 8009758:	441a      	add	r2, r3
 800975a:	4498      	add	r8, r3
 800975c:	441e      	add	r6, r3
 800975e:	9208      	str	r2, [sp, #32]
 8009760:	e792      	b.n	8009688 <_dtoa_r+0x818>
 8009762:	4603      	mov	r3, r0
 8009764:	e7f6      	b.n	8009754 <_dtoa_r+0x8e4>
 8009766:	9b07      	ldr	r3, [sp, #28]
 8009768:	9704      	str	r7, [sp, #16]
 800976a:	2b00      	cmp	r3, #0
 800976c:	dc20      	bgt.n	80097b0 <_dtoa_r+0x940>
 800976e:	9300      	str	r3, [sp, #0]
 8009770:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009772:	2b02      	cmp	r3, #2
 8009774:	dd1e      	ble.n	80097b4 <_dtoa_r+0x944>
 8009776:	9b00      	ldr	r3, [sp, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	f47f aec0 	bne.w	80094fe <_dtoa_r+0x68e>
 800977e:	4621      	mov	r1, r4
 8009780:	2205      	movs	r2, #5
 8009782:	4658      	mov	r0, fp
 8009784:	f000 fa9a 	bl	8009cbc <__multadd>
 8009788:	4601      	mov	r1, r0
 800978a:	4604      	mov	r4, r0
 800978c:	4648      	mov	r0, r9
 800978e:	f000 fcf7 	bl	800a180 <__mcmp>
 8009792:	2800      	cmp	r0, #0
 8009794:	f77f aeb3 	ble.w	80094fe <_dtoa_r+0x68e>
 8009798:	4656      	mov	r6, sl
 800979a:	2331      	movs	r3, #49	@ 0x31
 800979c:	f806 3b01 	strb.w	r3, [r6], #1
 80097a0:	9b04      	ldr	r3, [sp, #16]
 80097a2:	3301      	adds	r3, #1
 80097a4:	9304      	str	r3, [sp, #16]
 80097a6:	e6ae      	b.n	8009506 <_dtoa_r+0x696>
 80097a8:	9c07      	ldr	r4, [sp, #28]
 80097aa:	9704      	str	r7, [sp, #16]
 80097ac:	4625      	mov	r5, r4
 80097ae:	e7f3      	b.n	8009798 <_dtoa_r+0x928>
 80097b0:	9b07      	ldr	r3, [sp, #28]
 80097b2:	9300      	str	r3, [sp, #0]
 80097b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	f000 8104 	beq.w	80099c4 <_dtoa_r+0xb54>
 80097bc:	2e00      	cmp	r6, #0
 80097be:	dd05      	ble.n	80097cc <_dtoa_r+0x95c>
 80097c0:	4629      	mov	r1, r5
 80097c2:	4632      	mov	r2, r6
 80097c4:	4658      	mov	r0, fp
 80097c6:	f000 fc6f 	bl	800a0a8 <__lshift>
 80097ca:	4605      	mov	r5, r0
 80097cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d05a      	beq.n	8009888 <_dtoa_r+0xa18>
 80097d2:	6869      	ldr	r1, [r5, #4]
 80097d4:	4658      	mov	r0, fp
 80097d6:	f000 fa0f 	bl	8009bf8 <_Balloc>
 80097da:	4606      	mov	r6, r0
 80097dc:	b928      	cbnz	r0, 80097ea <_dtoa_r+0x97a>
 80097de:	4b84      	ldr	r3, [pc, #528]	@ (80099f0 <_dtoa_r+0xb80>)
 80097e0:	4602      	mov	r2, r0
 80097e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80097e6:	f7ff bb5a 	b.w	8008e9e <_dtoa_r+0x2e>
 80097ea:	692a      	ldr	r2, [r5, #16]
 80097ec:	3202      	adds	r2, #2
 80097ee:	0092      	lsls	r2, r2, #2
 80097f0:	f105 010c 	add.w	r1, r5, #12
 80097f4:	300c      	adds	r0, #12
 80097f6:	f7ff fa9c 	bl	8008d32 <memcpy>
 80097fa:	2201      	movs	r2, #1
 80097fc:	4631      	mov	r1, r6
 80097fe:	4658      	mov	r0, fp
 8009800:	f000 fc52 	bl	800a0a8 <__lshift>
 8009804:	f10a 0301 	add.w	r3, sl, #1
 8009808:	9307      	str	r3, [sp, #28]
 800980a:	9b00      	ldr	r3, [sp, #0]
 800980c:	4453      	add	r3, sl
 800980e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009810:	9b02      	ldr	r3, [sp, #8]
 8009812:	f003 0301 	and.w	r3, r3, #1
 8009816:	462f      	mov	r7, r5
 8009818:	930a      	str	r3, [sp, #40]	@ 0x28
 800981a:	4605      	mov	r5, r0
 800981c:	9b07      	ldr	r3, [sp, #28]
 800981e:	4621      	mov	r1, r4
 8009820:	3b01      	subs	r3, #1
 8009822:	4648      	mov	r0, r9
 8009824:	9300      	str	r3, [sp, #0]
 8009826:	f7ff fa99 	bl	8008d5c <quorem>
 800982a:	4639      	mov	r1, r7
 800982c:	9002      	str	r0, [sp, #8]
 800982e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009832:	4648      	mov	r0, r9
 8009834:	f000 fca4 	bl	800a180 <__mcmp>
 8009838:	462a      	mov	r2, r5
 800983a:	9008      	str	r0, [sp, #32]
 800983c:	4621      	mov	r1, r4
 800983e:	4658      	mov	r0, fp
 8009840:	f000 fcba 	bl	800a1b8 <__mdiff>
 8009844:	68c2      	ldr	r2, [r0, #12]
 8009846:	4606      	mov	r6, r0
 8009848:	bb02      	cbnz	r2, 800988c <_dtoa_r+0xa1c>
 800984a:	4601      	mov	r1, r0
 800984c:	4648      	mov	r0, r9
 800984e:	f000 fc97 	bl	800a180 <__mcmp>
 8009852:	4602      	mov	r2, r0
 8009854:	4631      	mov	r1, r6
 8009856:	4658      	mov	r0, fp
 8009858:	920e      	str	r2, [sp, #56]	@ 0x38
 800985a:	f000 fa0d 	bl	8009c78 <_Bfree>
 800985e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009860:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009862:	9e07      	ldr	r6, [sp, #28]
 8009864:	ea43 0102 	orr.w	r1, r3, r2
 8009868:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800986a:	4319      	orrs	r1, r3
 800986c:	d110      	bne.n	8009890 <_dtoa_r+0xa20>
 800986e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009872:	d029      	beq.n	80098c8 <_dtoa_r+0xa58>
 8009874:	9b08      	ldr	r3, [sp, #32]
 8009876:	2b00      	cmp	r3, #0
 8009878:	dd02      	ble.n	8009880 <_dtoa_r+0xa10>
 800987a:	9b02      	ldr	r3, [sp, #8]
 800987c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009880:	9b00      	ldr	r3, [sp, #0]
 8009882:	f883 8000 	strb.w	r8, [r3]
 8009886:	e63f      	b.n	8009508 <_dtoa_r+0x698>
 8009888:	4628      	mov	r0, r5
 800988a:	e7bb      	b.n	8009804 <_dtoa_r+0x994>
 800988c:	2201      	movs	r2, #1
 800988e:	e7e1      	b.n	8009854 <_dtoa_r+0x9e4>
 8009890:	9b08      	ldr	r3, [sp, #32]
 8009892:	2b00      	cmp	r3, #0
 8009894:	db04      	blt.n	80098a0 <_dtoa_r+0xa30>
 8009896:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009898:	430b      	orrs	r3, r1
 800989a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800989c:	430b      	orrs	r3, r1
 800989e:	d120      	bne.n	80098e2 <_dtoa_r+0xa72>
 80098a0:	2a00      	cmp	r2, #0
 80098a2:	dded      	ble.n	8009880 <_dtoa_r+0xa10>
 80098a4:	4649      	mov	r1, r9
 80098a6:	2201      	movs	r2, #1
 80098a8:	4658      	mov	r0, fp
 80098aa:	f000 fbfd 	bl	800a0a8 <__lshift>
 80098ae:	4621      	mov	r1, r4
 80098b0:	4681      	mov	r9, r0
 80098b2:	f000 fc65 	bl	800a180 <__mcmp>
 80098b6:	2800      	cmp	r0, #0
 80098b8:	dc03      	bgt.n	80098c2 <_dtoa_r+0xa52>
 80098ba:	d1e1      	bne.n	8009880 <_dtoa_r+0xa10>
 80098bc:	f018 0f01 	tst.w	r8, #1
 80098c0:	d0de      	beq.n	8009880 <_dtoa_r+0xa10>
 80098c2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80098c6:	d1d8      	bne.n	800987a <_dtoa_r+0xa0a>
 80098c8:	9a00      	ldr	r2, [sp, #0]
 80098ca:	2339      	movs	r3, #57	@ 0x39
 80098cc:	7013      	strb	r3, [r2, #0]
 80098ce:	4633      	mov	r3, r6
 80098d0:	461e      	mov	r6, r3
 80098d2:	3b01      	subs	r3, #1
 80098d4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80098d8:	2a39      	cmp	r2, #57	@ 0x39
 80098da:	d052      	beq.n	8009982 <_dtoa_r+0xb12>
 80098dc:	3201      	adds	r2, #1
 80098de:	701a      	strb	r2, [r3, #0]
 80098e0:	e612      	b.n	8009508 <_dtoa_r+0x698>
 80098e2:	2a00      	cmp	r2, #0
 80098e4:	dd07      	ble.n	80098f6 <_dtoa_r+0xa86>
 80098e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80098ea:	d0ed      	beq.n	80098c8 <_dtoa_r+0xa58>
 80098ec:	9a00      	ldr	r2, [sp, #0]
 80098ee:	f108 0301 	add.w	r3, r8, #1
 80098f2:	7013      	strb	r3, [r2, #0]
 80098f4:	e608      	b.n	8009508 <_dtoa_r+0x698>
 80098f6:	9b07      	ldr	r3, [sp, #28]
 80098f8:	9a07      	ldr	r2, [sp, #28]
 80098fa:	f803 8c01 	strb.w	r8, [r3, #-1]
 80098fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009900:	4293      	cmp	r3, r2
 8009902:	d028      	beq.n	8009956 <_dtoa_r+0xae6>
 8009904:	4649      	mov	r1, r9
 8009906:	2300      	movs	r3, #0
 8009908:	220a      	movs	r2, #10
 800990a:	4658      	mov	r0, fp
 800990c:	f000 f9d6 	bl	8009cbc <__multadd>
 8009910:	42af      	cmp	r7, r5
 8009912:	4681      	mov	r9, r0
 8009914:	f04f 0300 	mov.w	r3, #0
 8009918:	f04f 020a 	mov.w	r2, #10
 800991c:	4639      	mov	r1, r7
 800991e:	4658      	mov	r0, fp
 8009920:	d107      	bne.n	8009932 <_dtoa_r+0xac2>
 8009922:	f000 f9cb 	bl	8009cbc <__multadd>
 8009926:	4607      	mov	r7, r0
 8009928:	4605      	mov	r5, r0
 800992a:	9b07      	ldr	r3, [sp, #28]
 800992c:	3301      	adds	r3, #1
 800992e:	9307      	str	r3, [sp, #28]
 8009930:	e774      	b.n	800981c <_dtoa_r+0x9ac>
 8009932:	f000 f9c3 	bl	8009cbc <__multadd>
 8009936:	4629      	mov	r1, r5
 8009938:	4607      	mov	r7, r0
 800993a:	2300      	movs	r3, #0
 800993c:	220a      	movs	r2, #10
 800993e:	4658      	mov	r0, fp
 8009940:	f000 f9bc 	bl	8009cbc <__multadd>
 8009944:	4605      	mov	r5, r0
 8009946:	e7f0      	b.n	800992a <_dtoa_r+0xaba>
 8009948:	9b00      	ldr	r3, [sp, #0]
 800994a:	2b00      	cmp	r3, #0
 800994c:	bfcc      	ite	gt
 800994e:	461e      	movgt	r6, r3
 8009950:	2601      	movle	r6, #1
 8009952:	4456      	add	r6, sl
 8009954:	2700      	movs	r7, #0
 8009956:	4649      	mov	r1, r9
 8009958:	2201      	movs	r2, #1
 800995a:	4658      	mov	r0, fp
 800995c:	f000 fba4 	bl	800a0a8 <__lshift>
 8009960:	4621      	mov	r1, r4
 8009962:	4681      	mov	r9, r0
 8009964:	f000 fc0c 	bl	800a180 <__mcmp>
 8009968:	2800      	cmp	r0, #0
 800996a:	dcb0      	bgt.n	80098ce <_dtoa_r+0xa5e>
 800996c:	d102      	bne.n	8009974 <_dtoa_r+0xb04>
 800996e:	f018 0f01 	tst.w	r8, #1
 8009972:	d1ac      	bne.n	80098ce <_dtoa_r+0xa5e>
 8009974:	4633      	mov	r3, r6
 8009976:	461e      	mov	r6, r3
 8009978:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800997c:	2a30      	cmp	r2, #48	@ 0x30
 800997e:	d0fa      	beq.n	8009976 <_dtoa_r+0xb06>
 8009980:	e5c2      	b.n	8009508 <_dtoa_r+0x698>
 8009982:	459a      	cmp	sl, r3
 8009984:	d1a4      	bne.n	80098d0 <_dtoa_r+0xa60>
 8009986:	9b04      	ldr	r3, [sp, #16]
 8009988:	3301      	adds	r3, #1
 800998a:	9304      	str	r3, [sp, #16]
 800998c:	2331      	movs	r3, #49	@ 0x31
 800998e:	f88a 3000 	strb.w	r3, [sl]
 8009992:	e5b9      	b.n	8009508 <_dtoa_r+0x698>
 8009994:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009996:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80099f4 <_dtoa_r+0xb84>
 800999a:	b11b      	cbz	r3, 80099a4 <_dtoa_r+0xb34>
 800999c:	f10a 0308 	add.w	r3, sl, #8
 80099a0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80099a2:	6013      	str	r3, [r2, #0]
 80099a4:	4650      	mov	r0, sl
 80099a6:	b019      	add	sp, #100	@ 0x64
 80099a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099ae:	2b01      	cmp	r3, #1
 80099b0:	f77f ae37 	ble.w	8009622 <_dtoa_r+0x7b2>
 80099b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80099b8:	2001      	movs	r0, #1
 80099ba:	e655      	b.n	8009668 <_dtoa_r+0x7f8>
 80099bc:	9b00      	ldr	r3, [sp, #0]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	f77f aed6 	ble.w	8009770 <_dtoa_r+0x900>
 80099c4:	4656      	mov	r6, sl
 80099c6:	4621      	mov	r1, r4
 80099c8:	4648      	mov	r0, r9
 80099ca:	f7ff f9c7 	bl	8008d5c <quorem>
 80099ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80099d2:	f806 8b01 	strb.w	r8, [r6], #1
 80099d6:	9b00      	ldr	r3, [sp, #0]
 80099d8:	eba6 020a 	sub.w	r2, r6, sl
 80099dc:	4293      	cmp	r3, r2
 80099de:	ddb3      	ble.n	8009948 <_dtoa_r+0xad8>
 80099e0:	4649      	mov	r1, r9
 80099e2:	2300      	movs	r3, #0
 80099e4:	220a      	movs	r2, #10
 80099e6:	4658      	mov	r0, fp
 80099e8:	f000 f968 	bl	8009cbc <__multadd>
 80099ec:	4681      	mov	r9, r0
 80099ee:	e7ea      	b.n	80099c6 <_dtoa_r+0xb56>
 80099f0:	0800c6bd 	.word	0x0800c6bd
 80099f4:	0800c641 	.word	0x0800c641

080099f8 <_free_r>:
 80099f8:	b538      	push	{r3, r4, r5, lr}
 80099fa:	4605      	mov	r5, r0
 80099fc:	2900      	cmp	r1, #0
 80099fe:	d041      	beq.n	8009a84 <_free_r+0x8c>
 8009a00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a04:	1f0c      	subs	r4, r1, #4
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	bfb8      	it	lt
 8009a0a:	18e4      	addlt	r4, r4, r3
 8009a0c:	f000 f8e8 	bl	8009be0 <__malloc_lock>
 8009a10:	4a1d      	ldr	r2, [pc, #116]	@ (8009a88 <_free_r+0x90>)
 8009a12:	6813      	ldr	r3, [r2, #0]
 8009a14:	b933      	cbnz	r3, 8009a24 <_free_r+0x2c>
 8009a16:	6063      	str	r3, [r4, #4]
 8009a18:	6014      	str	r4, [r2, #0]
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a20:	f000 b8e4 	b.w	8009bec <__malloc_unlock>
 8009a24:	42a3      	cmp	r3, r4
 8009a26:	d908      	bls.n	8009a3a <_free_r+0x42>
 8009a28:	6820      	ldr	r0, [r4, #0]
 8009a2a:	1821      	adds	r1, r4, r0
 8009a2c:	428b      	cmp	r3, r1
 8009a2e:	bf01      	itttt	eq
 8009a30:	6819      	ldreq	r1, [r3, #0]
 8009a32:	685b      	ldreq	r3, [r3, #4]
 8009a34:	1809      	addeq	r1, r1, r0
 8009a36:	6021      	streq	r1, [r4, #0]
 8009a38:	e7ed      	b.n	8009a16 <_free_r+0x1e>
 8009a3a:	461a      	mov	r2, r3
 8009a3c:	685b      	ldr	r3, [r3, #4]
 8009a3e:	b10b      	cbz	r3, 8009a44 <_free_r+0x4c>
 8009a40:	42a3      	cmp	r3, r4
 8009a42:	d9fa      	bls.n	8009a3a <_free_r+0x42>
 8009a44:	6811      	ldr	r1, [r2, #0]
 8009a46:	1850      	adds	r0, r2, r1
 8009a48:	42a0      	cmp	r0, r4
 8009a4a:	d10b      	bne.n	8009a64 <_free_r+0x6c>
 8009a4c:	6820      	ldr	r0, [r4, #0]
 8009a4e:	4401      	add	r1, r0
 8009a50:	1850      	adds	r0, r2, r1
 8009a52:	4283      	cmp	r3, r0
 8009a54:	6011      	str	r1, [r2, #0]
 8009a56:	d1e0      	bne.n	8009a1a <_free_r+0x22>
 8009a58:	6818      	ldr	r0, [r3, #0]
 8009a5a:	685b      	ldr	r3, [r3, #4]
 8009a5c:	6053      	str	r3, [r2, #4]
 8009a5e:	4408      	add	r0, r1
 8009a60:	6010      	str	r0, [r2, #0]
 8009a62:	e7da      	b.n	8009a1a <_free_r+0x22>
 8009a64:	d902      	bls.n	8009a6c <_free_r+0x74>
 8009a66:	230c      	movs	r3, #12
 8009a68:	602b      	str	r3, [r5, #0]
 8009a6a:	e7d6      	b.n	8009a1a <_free_r+0x22>
 8009a6c:	6820      	ldr	r0, [r4, #0]
 8009a6e:	1821      	adds	r1, r4, r0
 8009a70:	428b      	cmp	r3, r1
 8009a72:	bf04      	itt	eq
 8009a74:	6819      	ldreq	r1, [r3, #0]
 8009a76:	685b      	ldreq	r3, [r3, #4]
 8009a78:	6063      	str	r3, [r4, #4]
 8009a7a:	bf04      	itt	eq
 8009a7c:	1809      	addeq	r1, r1, r0
 8009a7e:	6021      	streq	r1, [r4, #0]
 8009a80:	6054      	str	r4, [r2, #4]
 8009a82:	e7ca      	b.n	8009a1a <_free_r+0x22>
 8009a84:	bd38      	pop	{r3, r4, r5, pc}
 8009a86:	bf00      	nop
 8009a88:	20004e80 	.word	0x20004e80

08009a8c <malloc>:
 8009a8c:	4b02      	ldr	r3, [pc, #8]	@ (8009a98 <malloc+0xc>)
 8009a8e:	4601      	mov	r1, r0
 8009a90:	6818      	ldr	r0, [r3, #0]
 8009a92:	f000 b825 	b.w	8009ae0 <_malloc_r>
 8009a96:	bf00      	nop
 8009a98:	2000002c 	.word	0x2000002c

08009a9c <sbrk_aligned>:
 8009a9c:	b570      	push	{r4, r5, r6, lr}
 8009a9e:	4e0f      	ldr	r6, [pc, #60]	@ (8009adc <sbrk_aligned+0x40>)
 8009aa0:	460c      	mov	r4, r1
 8009aa2:	6831      	ldr	r1, [r6, #0]
 8009aa4:	4605      	mov	r5, r0
 8009aa6:	b911      	cbnz	r1, 8009aae <sbrk_aligned+0x12>
 8009aa8:	f001 fe0c 	bl	800b6c4 <_sbrk_r>
 8009aac:	6030      	str	r0, [r6, #0]
 8009aae:	4621      	mov	r1, r4
 8009ab0:	4628      	mov	r0, r5
 8009ab2:	f001 fe07 	bl	800b6c4 <_sbrk_r>
 8009ab6:	1c43      	adds	r3, r0, #1
 8009ab8:	d103      	bne.n	8009ac2 <sbrk_aligned+0x26>
 8009aba:	f04f 34ff 	mov.w	r4, #4294967295
 8009abe:	4620      	mov	r0, r4
 8009ac0:	bd70      	pop	{r4, r5, r6, pc}
 8009ac2:	1cc4      	adds	r4, r0, #3
 8009ac4:	f024 0403 	bic.w	r4, r4, #3
 8009ac8:	42a0      	cmp	r0, r4
 8009aca:	d0f8      	beq.n	8009abe <sbrk_aligned+0x22>
 8009acc:	1a21      	subs	r1, r4, r0
 8009ace:	4628      	mov	r0, r5
 8009ad0:	f001 fdf8 	bl	800b6c4 <_sbrk_r>
 8009ad4:	3001      	adds	r0, #1
 8009ad6:	d1f2      	bne.n	8009abe <sbrk_aligned+0x22>
 8009ad8:	e7ef      	b.n	8009aba <sbrk_aligned+0x1e>
 8009ada:	bf00      	nop
 8009adc:	20004e7c 	.word	0x20004e7c

08009ae0 <_malloc_r>:
 8009ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ae4:	1ccd      	adds	r5, r1, #3
 8009ae6:	f025 0503 	bic.w	r5, r5, #3
 8009aea:	3508      	adds	r5, #8
 8009aec:	2d0c      	cmp	r5, #12
 8009aee:	bf38      	it	cc
 8009af0:	250c      	movcc	r5, #12
 8009af2:	2d00      	cmp	r5, #0
 8009af4:	4606      	mov	r6, r0
 8009af6:	db01      	blt.n	8009afc <_malloc_r+0x1c>
 8009af8:	42a9      	cmp	r1, r5
 8009afa:	d904      	bls.n	8009b06 <_malloc_r+0x26>
 8009afc:	230c      	movs	r3, #12
 8009afe:	6033      	str	r3, [r6, #0]
 8009b00:	2000      	movs	r0, #0
 8009b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009bdc <_malloc_r+0xfc>
 8009b0a:	f000 f869 	bl	8009be0 <__malloc_lock>
 8009b0e:	f8d8 3000 	ldr.w	r3, [r8]
 8009b12:	461c      	mov	r4, r3
 8009b14:	bb44      	cbnz	r4, 8009b68 <_malloc_r+0x88>
 8009b16:	4629      	mov	r1, r5
 8009b18:	4630      	mov	r0, r6
 8009b1a:	f7ff ffbf 	bl	8009a9c <sbrk_aligned>
 8009b1e:	1c43      	adds	r3, r0, #1
 8009b20:	4604      	mov	r4, r0
 8009b22:	d158      	bne.n	8009bd6 <_malloc_r+0xf6>
 8009b24:	f8d8 4000 	ldr.w	r4, [r8]
 8009b28:	4627      	mov	r7, r4
 8009b2a:	2f00      	cmp	r7, #0
 8009b2c:	d143      	bne.n	8009bb6 <_malloc_r+0xd6>
 8009b2e:	2c00      	cmp	r4, #0
 8009b30:	d04b      	beq.n	8009bca <_malloc_r+0xea>
 8009b32:	6823      	ldr	r3, [r4, #0]
 8009b34:	4639      	mov	r1, r7
 8009b36:	4630      	mov	r0, r6
 8009b38:	eb04 0903 	add.w	r9, r4, r3
 8009b3c:	f001 fdc2 	bl	800b6c4 <_sbrk_r>
 8009b40:	4581      	cmp	r9, r0
 8009b42:	d142      	bne.n	8009bca <_malloc_r+0xea>
 8009b44:	6821      	ldr	r1, [r4, #0]
 8009b46:	1a6d      	subs	r5, r5, r1
 8009b48:	4629      	mov	r1, r5
 8009b4a:	4630      	mov	r0, r6
 8009b4c:	f7ff ffa6 	bl	8009a9c <sbrk_aligned>
 8009b50:	3001      	adds	r0, #1
 8009b52:	d03a      	beq.n	8009bca <_malloc_r+0xea>
 8009b54:	6823      	ldr	r3, [r4, #0]
 8009b56:	442b      	add	r3, r5
 8009b58:	6023      	str	r3, [r4, #0]
 8009b5a:	f8d8 3000 	ldr.w	r3, [r8]
 8009b5e:	685a      	ldr	r2, [r3, #4]
 8009b60:	bb62      	cbnz	r2, 8009bbc <_malloc_r+0xdc>
 8009b62:	f8c8 7000 	str.w	r7, [r8]
 8009b66:	e00f      	b.n	8009b88 <_malloc_r+0xa8>
 8009b68:	6822      	ldr	r2, [r4, #0]
 8009b6a:	1b52      	subs	r2, r2, r5
 8009b6c:	d420      	bmi.n	8009bb0 <_malloc_r+0xd0>
 8009b6e:	2a0b      	cmp	r2, #11
 8009b70:	d917      	bls.n	8009ba2 <_malloc_r+0xc2>
 8009b72:	1961      	adds	r1, r4, r5
 8009b74:	42a3      	cmp	r3, r4
 8009b76:	6025      	str	r5, [r4, #0]
 8009b78:	bf18      	it	ne
 8009b7a:	6059      	strne	r1, [r3, #4]
 8009b7c:	6863      	ldr	r3, [r4, #4]
 8009b7e:	bf08      	it	eq
 8009b80:	f8c8 1000 	streq.w	r1, [r8]
 8009b84:	5162      	str	r2, [r4, r5]
 8009b86:	604b      	str	r3, [r1, #4]
 8009b88:	4630      	mov	r0, r6
 8009b8a:	f000 f82f 	bl	8009bec <__malloc_unlock>
 8009b8e:	f104 000b 	add.w	r0, r4, #11
 8009b92:	1d23      	adds	r3, r4, #4
 8009b94:	f020 0007 	bic.w	r0, r0, #7
 8009b98:	1ac2      	subs	r2, r0, r3
 8009b9a:	bf1c      	itt	ne
 8009b9c:	1a1b      	subne	r3, r3, r0
 8009b9e:	50a3      	strne	r3, [r4, r2]
 8009ba0:	e7af      	b.n	8009b02 <_malloc_r+0x22>
 8009ba2:	6862      	ldr	r2, [r4, #4]
 8009ba4:	42a3      	cmp	r3, r4
 8009ba6:	bf0c      	ite	eq
 8009ba8:	f8c8 2000 	streq.w	r2, [r8]
 8009bac:	605a      	strne	r2, [r3, #4]
 8009bae:	e7eb      	b.n	8009b88 <_malloc_r+0xa8>
 8009bb0:	4623      	mov	r3, r4
 8009bb2:	6864      	ldr	r4, [r4, #4]
 8009bb4:	e7ae      	b.n	8009b14 <_malloc_r+0x34>
 8009bb6:	463c      	mov	r4, r7
 8009bb8:	687f      	ldr	r7, [r7, #4]
 8009bba:	e7b6      	b.n	8009b2a <_malloc_r+0x4a>
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	42a3      	cmp	r3, r4
 8009bc2:	d1fb      	bne.n	8009bbc <_malloc_r+0xdc>
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	6053      	str	r3, [r2, #4]
 8009bc8:	e7de      	b.n	8009b88 <_malloc_r+0xa8>
 8009bca:	230c      	movs	r3, #12
 8009bcc:	6033      	str	r3, [r6, #0]
 8009bce:	4630      	mov	r0, r6
 8009bd0:	f000 f80c 	bl	8009bec <__malloc_unlock>
 8009bd4:	e794      	b.n	8009b00 <_malloc_r+0x20>
 8009bd6:	6005      	str	r5, [r0, #0]
 8009bd8:	e7d6      	b.n	8009b88 <_malloc_r+0xa8>
 8009bda:	bf00      	nop
 8009bdc:	20004e80 	.word	0x20004e80

08009be0 <__malloc_lock>:
 8009be0:	4801      	ldr	r0, [pc, #4]	@ (8009be8 <__malloc_lock+0x8>)
 8009be2:	f7ff b8a4 	b.w	8008d2e <__retarget_lock_acquire_recursive>
 8009be6:	bf00      	nop
 8009be8:	20004e78 	.word	0x20004e78

08009bec <__malloc_unlock>:
 8009bec:	4801      	ldr	r0, [pc, #4]	@ (8009bf4 <__malloc_unlock+0x8>)
 8009bee:	f7ff b89f 	b.w	8008d30 <__retarget_lock_release_recursive>
 8009bf2:	bf00      	nop
 8009bf4:	20004e78 	.word	0x20004e78

08009bf8 <_Balloc>:
 8009bf8:	b570      	push	{r4, r5, r6, lr}
 8009bfa:	69c6      	ldr	r6, [r0, #28]
 8009bfc:	4604      	mov	r4, r0
 8009bfe:	460d      	mov	r5, r1
 8009c00:	b976      	cbnz	r6, 8009c20 <_Balloc+0x28>
 8009c02:	2010      	movs	r0, #16
 8009c04:	f7ff ff42 	bl	8009a8c <malloc>
 8009c08:	4602      	mov	r2, r0
 8009c0a:	61e0      	str	r0, [r4, #28]
 8009c0c:	b920      	cbnz	r0, 8009c18 <_Balloc+0x20>
 8009c0e:	4b18      	ldr	r3, [pc, #96]	@ (8009c70 <_Balloc+0x78>)
 8009c10:	4818      	ldr	r0, [pc, #96]	@ (8009c74 <_Balloc+0x7c>)
 8009c12:	216b      	movs	r1, #107	@ 0x6b
 8009c14:	f001 fd70 	bl	800b6f8 <__assert_func>
 8009c18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c1c:	6006      	str	r6, [r0, #0]
 8009c1e:	60c6      	str	r6, [r0, #12]
 8009c20:	69e6      	ldr	r6, [r4, #28]
 8009c22:	68f3      	ldr	r3, [r6, #12]
 8009c24:	b183      	cbz	r3, 8009c48 <_Balloc+0x50>
 8009c26:	69e3      	ldr	r3, [r4, #28]
 8009c28:	68db      	ldr	r3, [r3, #12]
 8009c2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c2e:	b9b8      	cbnz	r0, 8009c60 <_Balloc+0x68>
 8009c30:	2101      	movs	r1, #1
 8009c32:	fa01 f605 	lsl.w	r6, r1, r5
 8009c36:	1d72      	adds	r2, r6, #5
 8009c38:	0092      	lsls	r2, r2, #2
 8009c3a:	4620      	mov	r0, r4
 8009c3c:	f001 fd7a 	bl	800b734 <_calloc_r>
 8009c40:	b160      	cbz	r0, 8009c5c <_Balloc+0x64>
 8009c42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009c46:	e00e      	b.n	8009c66 <_Balloc+0x6e>
 8009c48:	2221      	movs	r2, #33	@ 0x21
 8009c4a:	2104      	movs	r1, #4
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	f001 fd71 	bl	800b734 <_calloc_r>
 8009c52:	69e3      	ldr	r3, [r4, #28]
 8009c54:	60f0      	str	r0, [r6, #12]
 8009c56:	68db      	ldr	r3, [r3, #12]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d1e4      	bne.n	8009c26 <_Balloc+0x2e>
 8009c5c:	2000      	movs	r0, #0
 8009c5e:	bd70      	pop	{r4, r5, r6, pc}
 8009c60:	6802      	ldr	r2, [r0, #0]
 8009c62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009c66:	2300      	movs	r3, #0
 8009c68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009c6c:	e7f7      	b.n	8009c5e <_Balloc+0x66>
 8009c6e:	bf00      	nop
 8009c70:	0800c64e 	.word	0x0800c64e
 8009c74:	0800c6ce 	.word	0x0800c6ce

08009c78 <_Bfree>:
 8009c78:	b570      	push	{r4, r5, r6, lr}
 8009c7a:	69c6      	ldr	r6, [r0, #28]
 8009c7c:	4605      	mov	r5, r0
 8009c7e:	460c      	mov	r4, r1
 8009c80:	b976      	cbnz	r6, 8009ca0 <_Bfree+0x28>
 8009c82:	2010      	movs	r0, #16
 8009c84:	f7ff ff02 	bl	8009a8c <malloc>
 8009c88:	4602      	mov	r2, r0
 8009c8a:	61e8      	str	r0, [r5, #28]
 8009c8c:	b920      	cbnz	r0, 8009c98 <_Bfree+0x20>
 8009c8e:	4b09      	ldr	r3, [pc, #36]	@ (8009cb4 <_Bfree+0x3c>)
 8009c90:	4809      	ldr	r0, [pc, #36]	@ (8009cb8 <_Bfree+0x40>)
 8009c92:	218f      	movs	r1, #143	@ 0x8f
 8009c94:	f001 fd30 	bl	800b6f8 <__assert_func>
 8009c98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c9c:	6006      	str	r6, [r0, #0]
 8009c9e:	60c6      	str	r6, [r0, #12]
 8009ca0:	b13c      	cbz	r4, 8009cb2 <_Bfree+0x3a>
 8009ca2:	69eb      	ldr	r3, [r5, #28]
 8009ca4:	6862      	ldr	r2, [r4, #4]
 8009ca6:	68db      	ldr	r3, [r3, #12]
 8009ca8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009cac:	6021      	str	r1, [r4, #0]
 8009cae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009cb2:	bd70      	pop	{r4, r5, r6, pc}
 8009cb4:	0800c64e 	.word	0x0800c64e
 8009cb8:	0800c6ce 	.word	0x0800c6ce

08009cbc <__multadd>:
 8009cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cc0:	690d      	ldr	r5, [r1, #16]
 8009cc2:	4607      	mov	r7, r0
 8009cc4:	460c      	mov	r4, r1
 8009cc6:	461e      	mov	r6, r3
 8009cc8:	f101 0c14 	add.w	ip, r1, #20
 8009ccc:	2000      	movs	r0, #0
 8009cce:	f8dc 3000 	ldr.w	r3, [ip]
 8009cd2:	b299      	uxth	r1, r3
 8009cd4:	fb02 6101 	mla	r1, r2, r1, r6
 8009cd8:	0c1e      	lsrs	r6, r3, #16
 8009cda:	0c0b      	lsrs	r3, r1, #16
 8009cdc:	fb02 3306 	mla	r3, r2, r6, r3
 8009ce0:	b289      	uxth	r1, r1
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ce8:	4285      	cmp	r5, r0
 8009cea:	f84c 1b04 	str.w	r1, [ip], #4
 8009cee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009cf2:	dcec      	bgt.n	8009cce <__multadd+0x12>
 8009cf4:	b30e      	cbz	r6, 8009d3a <__multadd+0x7e>
 8009cf6:	68a3      	ldr	r3, [r4, #8]
 8009cf8:	42ab      	cmp	r3, r5
 8009cfa:	dc19      	bgt.n	8009d30 <__multadd+0x74>
 8009cfc:	6861      	ldr	r1, [r4, #4]
 8009cfe:	4638      	mov	r0, r7
 8009d00:	3101      	adds	r1, #1
 8009d02:	f7ff ff79 	bl	8009bf8 <_Balloc>
 8009d06:	4680      	mov	r8, r0
 8009d08:	b928      	cbnz	r0, 8009d16 <__multadd+0x5a>
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8009d40 <__multadd+0x84>)
 8009d0e:	480d      	ldr	r0, [pc, #52]	@ (8009d44 <__multadd+0x88>)
 8009d10:	21ba      	movs	r1, #186	@ 0xba
 8009d12:	f001 fcf1 	bl	800b6f8 <__assert_func>
 8009d16:	6922      	ldr	r2, [r4, #16]
 8009d18:	3202      	adds	r2, #2
 8009d1a:	f104 010c 	add.w	r1, r4, #12
 8009d1e:	0092      	lsls	r2, r2, #2
 8009d20:	300c      	adds	r0, #12
 8009d22:	f7ff f806 	bl	8008d32 <memcpy>
 8009d26:	4621      	mov	r1, r4
 8009d28:	4638      	mov	r0, r7
 8009d2a:	f7ff ffa5 	bl	8009c78 <_Bfree>
 8009d2e:	4644      	mov	r4, r8
 8009d30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009d34:	3501      	adds	r5, #1
 8009d36:	615e      	str	r6, [r3, #20]
 8009d38:	6125      	str	r5, [r4, #16]
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d40:	0800c6bd 	.word	0x0800c6bd
 8009d44:	0800c6ce 	.word	0x0800c6ce

08009d48 <__s2b>:
 8009d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d4c:	460c      	mov	r4, r1
 8009d4e:	4615      	mov	r5, r2
 8009d50:	461f      	mov	r7, r3
 8009d52:	2209      	movs	r2, #9
 8009d54:	3308      	adds	r3, #8
 8009d56:	4606      	mov	r6, r0
 8009d58:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d5c:	2100      	movs	r1, #0
 8009d5e:	2201      	movs	r2, #1
 8009d60:	429a      	cmp	r2, r3
 8009d62:	db09      	blt.n	8009d78 <__s2b+0x30>
 8009d64:	4630      	mov	r0, r6
 8009d66:	f7ff ff47 	bl	8009bf8 <_Balloc>
 8009d6a:	b940      	cbnz	r0, 8009d7e <__s2b+0x36>
 8009d6c:	4602      	mov	r2, r0
 8009d6e:	4b19      	ldr	r3, [pc, #100]	@ (8009dd4 <__s2b+0x8c>)
 8009d70:	4819      	ldr	r0, [pc, #100]	@ (8009dd8 <__s2b+0x90>)
 8009d72:	21d3      	movs	r1, #211	@ 0xd3
 8009d74:	f001 fcc0 	bl	800b6f8 <__assert_func>
 8009d78:	0052      	lsls	r2, r2, #1
 8009d7a:	3101      	adds	r1, #1
 8009d7c:	e7f0      	b.n	8009d60 <__s2b+0x18>
 8009d7e:	9b08      	ldr	r3, [sp, #32]
 8009d80:	6143      	str	r3, [r0, #20]
 8009d82:	2d09      	cmp	r5, #9
 8009d84:	f04f 0301 	mov.w	r3, #1
 8009d88:	6103      	str	r3, [r0, #16]
 8009d8a:	dd16      	ble.n	8009dba <__s2b+0x72>
 8009d8c:	f104 0909 	add.w	r9, r4, #9
 8009d90:	46c8      	mov	r8, r9
 8009d92:	442c      	add	r4, r5
 8009d94:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009d98:	4601      	mov	r1, r0
 8009d9a:	3b30      	subs	r3, #48	@ 0x30
 8009d9c:	220a      	movs	r2, #10
 8009d9e:	4630      	mov	r0, r6
 8009da0:	f7ff ff8c 	bl	8009cbc <__multadd>
 8009da4:	45a0      	cmp	r8, r4
 8009da6:	d1f5      	bne.n	8009d94 <__s2b+0x4c>
 8009da8:	f1a5 0408 	sub.w	r4, r5, #8
 8009dac:	444c      	add	r4, r9
 8009dae:	1b2d      	subs	r5, r5, r4
 8009db0:	1963      	adds	r3, r4, r5
 8009db2:	42bb      	cmp	r3, r7
 8009db4:	db04      	blt.n	8009dc0 <__s2b+0x78>
 8009db6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dba:	340a      	adds	r4, #10
 8009dbc:	2509      	movs	r5, #9
 8009dbe:	e7f6      	b.n	8009dae <__s2b+0x66>
 8009dc0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009dc4:	4601      	mov	r1, r0
 8009dc6:	3b30      	subs	r3, #48	@ 0x30
 8009dc8:	220a      	movs	r2, #10
 8009dca:	4630      	mov	r0, r6
 8009dcc:	f7ff ff76 	bl	8009cbc <__multadd>
 8009dd0:	e7ee      	b.n	8009db0 <__s2b+0x68>
 8009dd2:	bf00      	nop
 8009dd4:	0800c6bd 	.word	0x0800c6bd
 8009dd8:	0800c6ce 	.word	0x0800c6ce

08009ddc <__hi0bits>:
 8009ddc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009de0:	4603      	mov	r3, r0
 8009de2:	bf36      	itet	cc
 8009de4:	0403      	lslcc	r3, r0, #16
 8009de6:	2000      	movcs	r0, #0
 8009de8:	2010      	movcc	r0, #16
 8009dea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009dee:	bf3c      	itt	cc
 8009df0:	021b      	lslcc	r3, r3, #8
 8009df2:	3008      	addcc	r0, #8
 8009df4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009df8:	bf3c      	itt	cc
 8009dfa:	011b      	lslcc	r3, r3, #4
 8009dfc:	3004      	addcc	r0, #4
 8009dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e02:	bf3c      	itt	cc
 8009e04:	009b      	lslcc	r3, r3, #2
 8009e06:	3002      	addcc	r0, #2
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	db05      	blt.n	8009e18 <__hi0bits+0x3c>
 8009e0c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009e10:	f100 0001 	add.w	r0, r0, #1
 8009e14:	bf08      	it	eq
 8009e16:	2020      	moveq	r0, #32
 8009e18:	4770      	bx	lr

08009e1a <__lo0bits>:
 8009e1a:	6803      	ldr	r3, [r0, #0]
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	f013 0007 	ands.w	r0, r3, #7
 8009e22:	d00b      	beq.n	8009e3c <__lo0bits+0x22>
 8009e24:	07d9      	lsls	r1, r3, #31
 8009e26:	d421      	bmi.n	8009e6c <__lo0bits+0x52>
 8009e28:	0798      	lsls	r0, r3, #30
 8009e2a:	bf49      	itett	mi
 8009e2c:	085b      	lsrmi	r3, r3, #1
 8009e2e:	089b      	lsrpl	r3, r3, #2
 8009e30:	2001      	movmi	r0, #1
 8009e32:	6013      	strmi	r3, [r2, #0]
 8009e34:	bf5c      	itt	pl
 8009e36:	6013      	strpl	r3, [r2, #0]
 8009e38:	2002      	movpl	r0, #2
 8009e3a:	4770      	bx	lr
 8009e3c:	b299      	uxth	r1, r3
 8009e3e:	b909      	cbnz	r1, 8009e44 <__lo0bits+0x2a>
 8009e40:	0c1b      	lsrs	r3, r3, #16
 8009e42:	2010      	movs	r0, #16
 8009e44:	b2d9      	uxtb	r1, r3
 8009e46:	b909      	cbnz	r1, 8009e4c <__lo0bits+0x32>
 8009e48:	3008      	adds	r0, #8
 8009e4a:	0a1b      	lsrs	r3, r3, #8
 8009e4c:	0719      	lsls	r1, r3, #28
 8009e4e:	bf04      	itt	eq
 8009e50:	091b      	lsreq	r3, r3, #4
 8009e52:	3004      	addeq	r0, #4
 8009e54:	0799      	lsls	r1, r3, #30
 8009e56:	bf04      	itt	eq
 8009e58:	089b      	lsreq	r3, r3, #2
 8009e5a:	3002      	addeq	r0, #2
 8009e5c:	07d9      	lsls	r1, r3, #31
 8009e5e:	d403      	bmi.n	8009e68 <__lo0bits+0x4e>
 8009e60:	085b      	lsrs	r3, r3, #1
 8009e62:	f100 0001 	add.w	r0, r0, #1
 8009e66:	d003      	beq.n	8009e70 <__lo0bits+0x56>
 8009e68:	6013      	str	r3, [r2, #0]
 8009e6a:	4770      	bx	lr
 8009e6c:	2000      	movs	r0, #0
 8009e6e:	4770      	bx	lr
 8009e70:	2020      	movs	r0, #32
 8009e72:	4770      	bx	lr

08009e74 <__i2b>:
 8009e74:	b510      	push	{r4, lr}
 8009e76:	460c      	mov	r4, r1
 8009e78:	2101      	movs	r1, #1
 8009e7a:	f7ff febd 	bl	8009bf8 <_Balloc>
 8009e7e:	4602      	mov	r2, r0
 8009e80:	b928      	cbnz	r0, 8009e8e <__i2b+0x1a>
 8009e82:	4b05      	ldr	r3, [pc, #20]	@ (8009e98 <__i2b+0x24>)
 8009e84:	4805      	ldr	r0, [pc, #20]	@ (8009e9c <__i2b+0x28>)
 8009e86:	f240 1145 	movw	r1, #325	@ 0x145
 8009e8a:	f001 fc35 	bl	800b6f8 <__assert_func>
 8009e8e:	2301      	movs	r3, #1
 8009e90:	6144      	str	r4, [r0, #20]
 8009e92:	6103      	str	r3, [r0, #16]
 8009e94:	bd10      	pop	{r4, pc}
 8009e96:	bf00      	nop
 8009e98:	0800c6bd 	.word	0x0800c6bd
 8009e9c:	0800c6ce 	.word	0x0800c6ce

08009ea0 <__multiply>:
 8009ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea4:	4614      	mov	r4, r2
 8009ea6:	690a      	ldr	r2, [r1, #16]
 8009ea8:	6923      	ldr	r3, [r4, #16]
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	bfa8      	it	ge
 8009eae:	4623      	movge	r3, r4
 8009eb0:	460f      	mov	r7, r1
 8009eb2:	bfa4      	itt	ge
 8009eb4:	460c      	movge	r4, r1
 8009eb6:	461f      	movge	r7, r3
 8009eb8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009ebc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009ec0:	68a3      	ldr	r3, [r4, #8]
 8009ec2:	6861      	ldr	r1, [r4, #4]
 8009ec4:	eb0a 0609 	add.w	r6, sl, r9
 8009ec8:	42b3      	cmp	r3, r6
 8009eca:	b085      	sub	sp, #20
 8009ecc:	bfb8      	it	lt
 8009ece:	3101      	addlt	r1, #1
 8009ed0:	f7ff fe92 	bl	8009bf8 <_Balloc>
 8009ed4:	b930      	cbnz	r0, 8009ee4 <__multiply+0x44>
 8009ed6:	4602      	mov	r2, r0
 8009ed8:	4b44      	ldr	r3, [pc, #272]	@ (8009fec <__multiply+0x14c>)
 8009eda:	4845      	ldr	r0, [pc, #276]	@ (8009ff0 <__multiply+0x150>)
 8009edc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009ee0:	f001 fc0a 	bl	800b6f8 <__assert_func>
 8009ee4:	f100 0514 	add.w	r5, r0, #20
 8009ee8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009eec:	462b      	mov	r3, r5
 8009eee:	2200      	movs	r2, #0
 8009ef0:	4543      	cmp	r3, r8
 8009ef2:	d321      	bcc.n	8009f38 <__multiply+0x98>
 8009ef4:	f107 0114 	add.w	r1, r7, #20
 8009ef8:	f104 0214 	add.w	r2, r4, #20
 8009efc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009f00:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009f04:	9302      	str	r3, [sp, #8]
 8009f06:	1b13      	subs	r3, r2, r4
 8009f08:	3b15      	subs	r3, #21
 8009f0a:	f023 0303 	bic.w	r3, r3, #3
 8009f0e:	3304      	adds	r3, #4
 8009f10:	f104 0715 	add.w	r7, r4, #21
 8009f14:	42ba      	cmp	r2, r7
 8009f16:	bf38      	it	cc
 8009f18:	2304      	movcc	r3, #4
 8009f1a:	9301      	str	r3, [sp, #4]
 8009f1c:	9b02      	ldr	r3, [sp, #8]
 8009f1e:	9103      	str	r1, [sp, #12]
 8009f20:	428b      	cmp	r3, r1
 8009f22:	d80c      	bhi.n	8009f3e <__multiply+0x9e>
 8009f24:	2e00      	cmp	r6, #0
 8009f26:	dd03      	ble.n	8009f30 <__multiply+0x90>
 8009f28:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d05b      	beq.n	8009fe8 <__multiply+0x148>
 8009f30:	6106      	str	r6, [r0, #16]
 8009f32:	b005      	add	sp, #20
 8009f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f38:	f843 2b04 	str.w	r2, [r3], #4
 8009f3c:	e7d8      	b.n	8009ef0 <__multiply+0x50>
 8009f3e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009f42:	f1ba 0f00 	cmp.w	sl, #0
 8009f46:	d024      	beq.n	8009f92 <__multiply+0xf2>
 8009f48:	f104 0e14 	add.w	lr, r4, #20
 8009f4c:	46a9      	mov	r9, r5
 8009f4e:	f04f 0c00 	mov.w	ip, #0
 8009f52:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009f56:	f8d9 3000 	ldr.w	r3, [r9]
 8009f5a:	fa1f fb87 	uxth.w	fp, r7
 8009f5e:	b29b      	uxth	r3, r3
 8009f60:	fb0a 330b 	mla	r3, sl, fp, r3
 8009f64:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009f68:	f8d9 7000 	ldr.w	r7, [r9]
 8009f6c:	4463      	add	r3, ip
 8009f6e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009f72:	fb0a c70b 	mla	r7, sl, fp, ip
 8009f76:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009f80:	4572      	cmp	r2, lr
 8009f82:	f849 3b04 	str.w	r3, [r9], #4
 8009f86:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009f8a:	d8e2      	bhi.n	8009f52 <__multiply+0xb2>
 8009f8c:	9b01      	ldr	r3, [sp, #4]
 8009f8e:	f845 c003 	str.w	ip, [r5, r3]
 8009f92:	9b03      	ldr	r3, [sp, #12]
 8009f94:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009f98:	3104      	adds	r1, #4
 8009f9a:	f1b9 0f00 	cmp.w	r9, #0
 8009f9e:	d021      	beq.n	8009fe4 <__multiply+0x144>
 8009fa0:	682b      	ldr	r3, [r5, #0]
 8009fa2:	f104 0c14 	add.w	ip, r4, #20
 8009fa6:	46ae      	mov	lr, r5
 8009fa8:	f04f 0a00 	mov.w	sl, #0
 8009fac:	f8bc b000 	ldrh.w	fp, [ip]
 8009fb0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009fb4:	fb09 770b 	mla	r7, r9, fp, r7
 8009fb8:	4457      	add	r7, sl
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009fc0:	f84e 3b04 	str.w	r3, [lr], #4
 8009fc4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009fc8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009fcc:	f8be 3000 	ldrh.w	r3, [lr]
 8009fd0:	fb09 330a 	mla	r3, r9, sl, r3
 8009fd4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009fd8:	4562      	cmp	r2, ip
 8009fda:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009fde:	d8e5      	bhi.n	8009fac <__multiply+0x10c>
 8009fe0:	9f01      	ldr	r7, [sp, #4]
 8009fe2:	51eb      	str	r3, [r5, r7]
 8009fe4:	3504      	adds	r5, #4
 8009fe6:	e799      	b.n	8009f1c <__multiply+0x7c>
 8009fe8:	3e01      	subs	r6, #1
 8009fea:	e79b      	b.n	8009f24 <__multiply+0x84>
 8009fec:	0800c6bd 	.word	0x0800c6bd
 8009ff0:	0800c6ce 	.word	0x0800c6ce

08009ff4 <__pow5mult>:
 8009ff4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ff8:	4615      	mov	r5, r2
 8009ffa:	f012 0203 	ands.w	r2, r2, #3
 8009ffe:	4607      	mov	r7, r0
 800a000:	460e      	mov	r6, r1
 800a002:	d007      	beq.n	800a014 <__pow5mult+0x20>
 800a004:	4c25      	ldr	r4, [pc, #148]	@ (800a09c <__pow5mult+0xa8>)
 800a006:	3a01      	subs	r2, #1
 800a008:	2300      	movs	r3, #0
 800a00a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a00e:	f7ff fe55 	bl	8009cbc <__multadd>
 800a012:	4606      	mov	r6, r0
 800a014:	10ad      	asrs	r5, r5, #2
 800a016:	d03d      	beq.n	800a094 <__pow5mult+0xa0>
 800a018:	69fc      	ldr	r4, [r7, #28]
 800a01a:	b97c      	cbnz	r4, 800a03c <__pow5mult+0x48>
 800a01c:	2010      	movs	r0, #16
 800a01e:	f7ff fd35 	bl	8009a8c <malloc>
 800a022:	4602      	mov	r2, r0
 800a024:	61f8      	str	r0, [r7, #28]
 800a026:	b928      	cbnz	r0, 800a034 <__pow5mult+0x40>
 800a028:	4b1d      	ldr	r3, [pc, #116]	@ (800a0a0 <__pow5mult+0xac>)
 800a02a:	481e      	ldr	r0, [pc, #120]	@ (800a0a4 <__pow5mult+0xb0>)
 800a02c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a030:	f001 fb62 	bl	800b6f8 <__assert_func>
 800a034:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a038:	6004      	str	r4, [r0, #0]
 800a03a:	60c4      	str	r4, [r0, #12]
 800a03c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a040:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a044:	b94c      	cbnz	r4, 800a05a <__pow5mult+0x66>
 800a046:	f240 2171 	movw	r1, #625	@ 0x271
 800a04a:	4638      	mov	r0, r7
 800a04c:	f7ff ff12 	bl	8009e74 <__i2b>
 800a050:	2300      	movs	r3, #0
 800a052:	f8c8 0008 	str.w	r0, [r8, #8]
 800a056:	4604      	mov	r4, r0
 800a058:	6003      	str	r3, [r0, #0]
 800a05a:	f04f 0900 	mov.w	r9, #0
 800a05e:	07eb      	lsls	r3, r5, #31
 800a060:	d50a      	bpl.n	800a078 <__pow5mult+0x84>
 800a062:	4631      	mov	r1, r6
 800a064:	4622      	mov	r2, r4
 800a066:	4638      	mov	r0, r7
 800a068:	f7ff ff1a 	bl	8009ea0 <__multiply>
 800a06c:	4631      	mov	r1, r6
 800a06e:	4680      	mov	r8, r0
 800a070:	4638      	mov	r0, r7
 800a072:	f7ff fe01 	bl	8009c78 <_Bfree>
 800a076:	4646      	mov	r6, r8
 800a078:	106d      	asrs	r5, r5, #1
 800a07a:	d00b      	beq.n	800a094 <__pow5mult+0xa0>
 800a07c:	6820      	ldr	r0, [r4, #0]
 800a07e:	b938      	cbnz	r0, 800a090 <__pow5mult+0x9c>
 800a080:	4622      	mov	r2, r4
 800a082:	4621      	mov	r1, r4
 800a084:	4638      	mov	r0, r7
 800a086:	f7ff ff0b 	bl	8009ea0 <__multiply>
 800a08a:	6020      	str	r0, [r4, #0]
 800a08c:	f8c0 9000 	str.w	r9, [r0]
 800a090:	4604      	mov	r4, r0
 800a092:	e7e4      	b.n	800a05e <__pow5mult+0x6a>
 800a094:	4630      	mov	r0, r6
 800a096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a09a:	bf00      	nop
 800a09c:	0800c728 	.word	0x0800c728
 800a0a0:	0800c64e 	.word	0x0800c64e
 800a0a4:	0800c6ce 	.word	0x0800c6ce

0800a0a8 <__lshift>:
 800a0a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0ac:	460c      	mov	r4, r1
 800a0ae:	6849      	ldr	r1, [r1, #4]
 800a0b0:	6923      	ldr	r3, [r4, #16]
 800a0b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a0b6:	68a3      	ldr	r3, [r4, #8]
 800a0b8:	4607      	mov	r7, r0
 800a0ba:	4691      	mov	r9, r2
 800a0bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a0c0:	f108 0601 	add.w	r6, r8, #1
 800a0c4:	42b3      	cmp	r3, r6
 800a0c6:	db0b      	blt.n	800a0e0 <__lshift+0x38>
 800a0c8:	4638      	mov	r0, r7
 800a0ca:	f7ff fd95 	bl	8009bf8 <_Balloc>
 800a0ce:	4605      	mov	r5, r0
 800a0d0:	b948      	cbnz	r0, 800a0e6 <__lshift+0x3e>
 800a0d2:	4602      	mov	r2, r0
 800a0d4:	4b28      	ldr	r3, [pc, #160]	@ (800a178 <__lshift+0xd0>)
 800a0d6:	4829      	ldr	r0, [pc, #164]	@ (800a17c <__lshift+0xd4>)
 800a0d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a0dc:	f001 fb0c 	bl	800b6f8 <__assert_func>
 800a0e0:	3101      	adds	r1, #1
 800a0e2:	005b      	lsls	r3, r3, #1
 800a0e4:	e7ee      	b.n	800a0c4 <__lshift+0x1c>
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	f100 0114 	add.w	r1, r0, #20
 800a0ec:	f100 0210 	add.w	r2, r0, #16
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	4553      	cmp	r3, sl
 800a0f4:	db33      	blt.n	800a15e <__lshift+0xb6>
 800a0f6:	6920      	ldr	r0, [r4, #16]
 800a0f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a0fc:	f104 0314 	add.w	r3, r4, #20
 800a100:	f019 091f 	ands.w	r9, r9, #31
 800a104:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a108:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a10c:	d02b      	beq.n	800a166 <__lshift+0xbe>
 800a10e:	f1c9 0e20 	rsb	lr, r9, #32
 800a112:	468a      	mov	sl, r1
 800a114:	2200      	movs	r2, #0
 800a116:	6818      	ldr	r0, [r3, #0]
 800a118:	fa00 f009 	lsl.w	r0, r0, r9
 800a11c:	4310      	orrs	r0, r2
 800a11e:	f84a 0b04 	str.w	r0, [sl], #4
 800a122:	f853 2b04 	ldr.w	r2, [r3], #4
 800a126:	459c      	cmp	ip, r3
 800a128:	fa22 f20e 	lsr.w	r2, r2, lr
 800a12c:	d8f3      	bhi.n	800a116 <__lshift+0x6e>
 800a12e:	ebac 0304 	sub.w	r3, ip, r4
 800a132:	3b15      	subs	r3, #21
 800a134:	f023 0303 	bic.w	r3, r3, #3
 800a138:	3304      	adds	r3, #4
 800a13a:	f104 0015 	add.w	r0, r4, #21
 800a13e:	4584      	cmp	ip, r0
 800a140:	bf38      	it	cc
 800a142:	2304      	movcc	r3, #4
 800a144:	50ca      	str	r2, [r1, r3]
 800a146:	b10a      	cbz	r2, 800a14c <__lshift+0xa4>
 800a148:	f108 0602 	add.w	r6, r8, #2
 800a14c:	3e01      	subs	r6, #1
 800a14e:	4638      	mov	r0, r7
 800a150:	612e      	str	r6, [r5, #16]
 800a152:	4621      	mov	r1, r4
 800a154:	f7ff fd90 	bl	8009c78 <_Bfree>
 800a158:	4628      	mov	r0, r5
 800a15a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a15e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a162:	3301      	adds	r3, #1
 800a164:	e7c5      	b.n	800a0f2 <__lshift+0x4a>
 800a166:	3904      	subs	r1, #4
 800a168:	f853 2b04 	ldr.w	r2, [r3], #4
 800a16c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a170:	459c      	cmp	ip, r3
 800a172:	d8f9      	bhi.n	800a168 <__lshift+0xc0>
 800a174:	e7ea      	b.n	800a14c <__lshift+0xa4>
 800a176:	bf00      	nop
 800a178:	0800c6bd 	.word	0x0800c6bd
 800a17c:	0800c6ce 	.word	0x0800c6ce

0800a180 <__mcmp>:
 800a180:	690a      	ldr	r2, [r1, #16]
 800a182:	4603      	mov	r3, r0
 800a184:	6900      	ldr	r0, [r0, #16]
 800a186:	1a80      	subs	r0, r0, r2
 800a188:	b530      	push	{r4, r5, lr}
 800a18a:	d10e      	bne.n	800a1aa <__mcmp+0x2a>
 800a18c:	3314      	adds	r3, #20
 800a18e:	3114      	adds	r1, #20
 800a190:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a194:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a198:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a19c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a1a0:	4295      	cmp	r5, r2
 800a1a2:	d003      	beq.n	800a1ac <__mcmp+0x2c>
 800a1a4:	d205      	bcs.n	800a1b2 <__mcmp+0x32>
 800a1a6:	f04f 30ff 	mov.w	r0, #4294967295
 800a1aa:	bd30      	pop	{r4, r5, pc}
 800a1ac:	42a3      	cmp	r3, r4
 800a1ae:	d3f3      	bcc.n	800a198 <__mcmp+0x18>
 800a1b0:	e7fb      	b.n	800a1aa <__mcmp+0x2a>
 800a1b2:	2001      	movs	r0, #1
 800a1b4:	e7f9      	b.n	800a1aa <__mcmp+0x2a>
	...

0800a1b8 <__mdiff>:
 800a1b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1bc:	4689      	mov	r9, r1
 800a1be:	4606      	mov	r6, r0
 800a1c0:	4611      	mov	r1, r2
 800a1c2:	4648      	mov	r0, r9
 800a1c4:	4614      	mov	r4, r2
 800a1c6:	f7ff ffdb 	bl	800a180 <__mcmp>
 800a1ca:	1e05      	subs	r5, r0, #0
 800a1cc:	d112      	bne.n	800a1f4 <__mdiff+0x3c>
 800a1ce:	4629      	mov	r1, r5
 800a1d0:	4630      	mov	r0, r6
 800a1d2:	f7ff fd11 	bl	8009bf8 <_Balloc>
 800a1d6:	4602      	mov	r2, r0
 800a1d8:	b928      	cbnz	r0, 800a1e6 <__mdiff+0x2e>
 800a1da:	4b3f      	ldr	r3, [pc, #252]	@ (800a2d8 <__mdiff+0x120>)
 800a1dc:	f240 2137 	movw	r1, #567	@ 0x237
 800a1e0:	483e      	ldr	r0, [pc, #248]	@ (800a2dc <__mdiff+0x124>)
 800a1e2:	f001 fa89 	bl	800b6f8 <__assert_func>
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a1ec:	4610      	mov	r0, r2
 800a1ee:	b003      	add	sp, #12
 800a1f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1f4:	bfbc      	itt	lt
 800a1f6:	464b      	movlt	r3, r9
 800a1f8:	46a1      	movlt	r9, r4
 800a1fa:	4630      	mov	r0, r6
 800a1fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a200:	bfba      	itte	lt
 800a202:	461c      	movlt	r4, r3
 800a204:	2501      	movlt	r5, #1
 800a206:	2500      	movge	r5, #0
 800a208:	f7ff fcf6 	bl	8009bf8 <_Balloc>
 800a20c:	4602      	mov	r2, r0
 800a20e:	b918      	cbnz	r0, 800a218 <__mdiff+0x60>
 800a210:	4b31      	ldr	r3, [pc, #196]	@ (800a2d8 <__mdiff+0x120>)
 800a212:	f240 2145 	movw	r1, #581	@ 0x245
 800a216:	e7e3      	b.n	800a1e0 <__mdiff+0x28>
 800a218:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a21c:	6926      	ldr	r6, [r4, #16]
 800a21e:	60c5      	str	r5, [r0, #12]
 800a220:	f109 0310 	add.w	r3, r9, #16
 800a224:	f109 0514 	add.w	r5, r9, #20
 800a228:	f104 0e14 	add.w	lr, r4, #20
 800a22c:	f100 0b14 	add.w	fp, r0, #20
 800a230:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a234:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a238:	9301      	str	r3, [sp, #4]
 800a23a:	46d9      	mov	r9, fp
 800a23c:	f04f 0c00 	mov.w	ip, #0
 800a240:	9b01      	ldr	r3, [sp, #4]
 800a242:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a246:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a24a:	9301      	str	r3, [sp, #4]
 800a24c:	fa1f f38a 	uxth.w	r3, sl
 800a250:	4619      	mov	r1, r3
 800a252:	b283      	uxth	r3, r0
 800a254:	1acb      	subs	r3, r1, r3
 800a256:	0c00      	lsrs	r0, r0, #16
 800a258:	4463      	add	r3, ip
 800a25a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a25e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a262:	b29b      	uxth	r3, r3
 800a264:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a268:	4576      	cmp	r6, lr
 800a26a:	f849 3b04 	str.w	r3, [r9], #4
 800a26e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a272:	d8e5      	bhi.n	800a240 <__mdiff+0x88>
 800a274:	1b33      	subs	r3, r6, r4
 800a276:	3b15      	subs	r3, #21
 800a278:	f023 0303 	bic.w	r3, r3, #3
 800a27c:	3415      	adds	r4, #21
 800a27e:	3304      	adds	r3, #4
 800a280:	42a6      	cmp	r6, r4
 800a282:	bf38      	it	cc
 800a284:	2304      	movcc	r3, #4
 800a286:	441d      	add	r5, r3
 800a288:	445b      	add	r3, fp
 800a28a:	461e      	mov	r6, r3
 800a28c:	462c      	mov	r4, r5
 800a28e:	4544      	cmp	r4, r8
 800a290:	d30e      	bcc.n	800a2b0 <__mdiff+0xf8>
 800a292:	f108 0103 	add.w	r1, r8, #3
 800a296:	1b49      	subs	r1, r1, r5
 800a298:	f021 0103 	bic.w	r1, r1, #3
 800a29c:	3d03      	subs	r5, #3
 800a29e:	45a8      	cmp	r8, r5
 800a2a0:	bf38      	it	cc
 800a2a2:	2100      	movcc	r1, #0
 800a2a4:	440b      	add	r3, r1
 800a2a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a2aa:	b191      	cbz	r1, 800a2d2 <__mdiff+0x11a>
 800a2ac:	6117      	str	r7, [r2, #16]
 800a2ae:	e79d      	b.n	800a1ec <__mdiff+0x34>
 800a2b0:	f854 1b04 	ldr.w	r1, [r4], #4
 800a2b4:	46e6      	mov	lr, ip
 800a2b6:	0c08      	lsrs	r0, r1, #16
 800a2b8:	fa1c fc81 	uxtah	ip, ip, r1
 800a2bc:	4471      	add	r1, lr
 800a2be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a2c2:	b289      	uxth	r1, r1
 800a2c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a2c8:	f846 1b04 	str.w	r1, [r6], #4
 800a2cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a2d0:	e7dd      	b.n	800a28e <__mdiff+0xd6>
 800a2d2:	3f01      	subs	r7, #1
 800a2d4:	e7e7      	b.n	800a2a6 <__mdiff+0xee>
 800a2d6:	bf00      	nop
 800a2d8:	0800c6bd 	.word	0x0800c6bd
 800a2dc:	0800c6ce 	.word	0x0800c6ce

0800a2e0 <__ulp>:
 800a2e0:	b082      	sub	sp, #8
 800a2e2:	ed8d 0b00 	vstr	d0, [sp]
 800a2e6:	9a01      	ldr	r2, [sp, #4]
 800a2e8:	4b0f      	ldr	r3, [pc, #60]	@ (800a328 <__ulp+0x48>)
 800a2ea:	4013      	ands	r3, r2
 800a2ec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	dc08      	bgt.n	800a306 <__ulp+0x26>
 800a2f4:	425b      	negs	r3, r3
 800a2f6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a2fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a2fe:	da04      	bge.n	800a30a <__ulp+0x2a>
 800a300:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a304:	4113      	asrs	r3, r2
 800a306:	2200      	movs	r2, #0
 800a308:	e008      	b.n	800a31c <__ulp+0x3c>
 800a30a:	f1a2 0314 	sub.w	r3, r2, #20
 800a30e:	2b1e      	cmp	r3, #30
 800a310:	bfda      	itte	le
 800a312:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a316:	40da      	lsrle	r2, r3
 800a318:	2201      	movgt	r2, #1
 800a31a:	2300      	movs	r3, #0
 800a31c:	4619      	mov	r1, r3
 800a31e:	4610      	mov	r0, r2
 800a320:	ec41 0b10 	vmov	d0, r0, r1
 800a324:	b002      	add	sp, #8
 800a326:	4770      	bx	lr
 800a328:	7ff00000 	.word	0x7ff00000

0800a32c <__b2d>:
 800a32c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a330:	6906      	ldr	r6, [r0, #16]
 800a332:	f100 0814 	add.w	r8, r0, #20
 800a336:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a33a:	1f37      	subs	r7, r6, #4
 800a33c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a340:	4610      	mov	r0, r2
 800a342:	f7ff fd4b 	bl	8009ddc <__hi0bits>
 800a346:	f1c0 0320 	rsb	r3, r0, #32
 800a34a:	280a      	cmp	r0, #10
 800a34c:	600b      	str	r3, [r1, #0]
 800a34e:	491b      	ldr	r1, [pc, #108]	@ (800a3bc <__b2d+0x90>)
 800a350:	dc15      	bgt.n	800a37e <__b2d+0x52>
 800a352:	f1c0 0c0b 	rsb	ip, r0, #11
 800a356:	fa22 f30c 	lsr.w	r3, r2, ip
 800a35a:	45b8      	cmp	r8, r7
 800a35c:	ea43 0501 	orr.w	r5, r3, r1
 800a360:	bf34      	ite	cc
 800a362:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a366:	2300      	movcs	r3, #0
 800a368:	3015      	adds	r0, #21
 800a36a:	fa02 f000 	lsl.w	r0, r2, r0
 800a36e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a372:	4303      	orrs	r3, r0
 800a374:	461c      	mov	r4, r3
 800a376:	ec45 4b10 	vmov	d0, r4, r5
 800a37a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a37e:	45b8      	cmp	r8, r7
 800a380:	bf3a      	itte	cc
 800a382:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a386:	f1a6 0708 	subcc.w	r7, r6, #8
 800a38a:	2300      	movcs	r3, #0
 800a38c:	380b      	subs	r0, #11
 800a38e:	d012      	beq.n	800a3b6 <__b2d+0x8a>
 800a390:	f1c0 0120 	rsb	r1, r0, #32
 800a394:	fa23 f401 	lsr.w	r4, r3, r1
 800a398:	4082      	lsls	r2, r0
 800a39a:	4322      	orrs	r2, r4
 800a39c:	4547      	cmp	r7, r8
 800a39e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a3a2:	bf8c      	ite	hi
 800a3a4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a3a8:	2200      	movls	r2, #0
 800a3aa:	4083      	lsls	r3, r0
 800a3ac:	40ca      	lsrs	r2, r1
 800a3ae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	e7de      	b.n	800a374 <__b2d+0x48>
 800a3b6:	ea42 0501 	orr.w	r5, r2, r1
 800a3ba:	e7db      	b.n	800a374 <__b2d+0x48>
 800a3bc:	3ff00000 	.word	0x3ff00000

0800a3c0 <__d2b>:
 800a3c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a3c4:	460f      	mov	r7, r1
 800a3c6:	2101      	movs	r1, #1
 800a3c8:	ec59 8b10 	vmov	r8, r9, d0
 800a3cc:	4616      	mov	r6, r2
 800a3ce:	f7ff fc13 	bl	8009bf8 <_Balloc>
 800a3d2:	4604      	mov	r4, r0
 800a3d4:	b930      	cbnz	r0, 800a3e4 <__d2b+0x24>
 800a3d6:	4602      	mov	r2, r0
 800a3d8:	4b23      	ldr	r3, [pc, #140]	@ (800a468 <__d2b+0xa8>)
 800a3da:	4824      	ldr	r0, [pc, #144]	@ (800a46c <__d2b+0xac>)
 800a3dc:	f240 310f 	movw	r1, #783	@ 0x30f
 800a3e0:	f001 f98a 	bl	800b6f8 <__assert_func>
 800a3e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a3e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a3ec:	b10d      	cbz	r5, 800a3f2 <__d2b+0x32>
 800a3ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a3f2:	9301      	str	r3, [sp, #4]
 800a3f4:	f1b8 0300 	subs.w	r3, r8, #0
 800a3f8:	d023      	beq.n	800a442 <__d2b+0x82>
 800a3fa:	4668      	mov	r0, sp
 800a3fc:	9300      	str	r3, [sp, #0]
 800a3fe:	f7ff fd0c 	bl	8009e1a <__lo0bits>
 800a402:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a406:	b1d0      	cbz	r0, 800a43e <__d2b+0x7e>
 800a408:	f1c0 0320 	rsb	r3, r0, #32
 800a40c:	fa02 f303 	lsl.w	r3, r2, r3
 800a410:	430b      	orrs	r3, r1
 800a412:	40c2      	lsrs	r2, r0
 800a414:	6163      	str	r3, [r4, #20]
 800a416:	9201      	str	r2, [sp, #4]
 800a418:	9b01      	ldr	r3, [sp, #4]
 800a41a:	61a3      	str	r3, [r4, #24]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	bf0c      	ite	eq
 800a420:	2201      	moveq	r2, #1
 800a422:	2202      	movne	r2, #2
 800a424:	6122      	str	r2, [r4, #16]
 800a426:	b1a5      	cbz	r5, 800a452 <__d2b+0x92>
 800a428:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a42c:	4405      	add	r5, r0
 800a42e:	603d      	str	r5, [r7, #0]
 800a430:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a434:	6030      	str	r0, [r6, #0]
 800a436:	4620      	mov	r0, r4
 800a438:	b003      	add	sp, #12
 800a43a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a43e:	6161      	str	r1, [r4, #20]
 800a440:	e7ea      	b.n	800a418 <__d2b+0x58>
 800a442:	a801      	add	r0, sp, #4
 800a444:	f7ff fce9 	bl	8009e1a <__lo0bits>
 800a448:	9b01      	ldr	r3, [sp, #4]
 800a44a:	6163      	str	r3, [r4, #20]
 800a44c:	3020      	adds	r0, #32
 800a44e:	2201      	movs	r2, #1
 800a450:	e7e8      	b.n	800a424 <__d2b+0x64>
 800a452:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a456:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a45a:	6038      	str	r0, [r7, #0]
 800a45c:	6918      	ldr	r0, [r3, #16]
 800a45e:	f7ff fcbd 	bl	8009ddc <__hi0bits>
 800a462:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a466:	e7e5      	b.n	800a434 <__d2b+0x74>
 800a468:	0800c6bd 	.word	0x0800c6bd
 800a46c:	0800c6ce 	.word	0x0800c6ce

0800a470 <__ratio>:
 800a470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a474:	b085      	sub	sp, #20
 800a476:	e9cd 1000 	strd	r1, r0, [sp]
 800a47a:	a902      	add	r1, sp, #8
 800a47c:	f7ff ff56 	bl	800a32c <__b2d>
 800a480:	9800      	ldr	r0, [sp, #0]
 800a482:	a903      	add	r1, sp, #12
 800a484:	ec55 4b10 	vmov	r4, r5, d0
 800a488:	f7ff ff50 	bl	800a32c <__b2d>
 800a48c:	9b01      	ldr	r3, [sp, #4]
 800a48e:	6919      	ldr	r1, [r3, #16]
 800a490:	9b00      	ldr	r3, [sp, #0]
 800a492:	691b      	ldr	r3, [r3, #16]
 800a494:	1ac9      	subs	r1, r1, r3
 800a496:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a49a:	1a9b      	subs	r3, r3, r2
 800a49c:	ec5b ab10 	vmov	sl, fp, d0
 800a4a0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	bfce      	itee	gt
 800a4a8:	462a      	movgt	r2, r5
 800a4aa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a4ae:	465a      	movle	r2, fp
 800a4b0:	462f      	mov	r7, r5
 800a4b2:	46d9      	mov	r9, fp
 800a4b4:	bfcc      	ite	gt
 800a4b6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a4ba:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a4be:	464b      	mov	r3, r9
 800a4c0:	4652      	mov	r2, sl
 800a4c2:	4620      	mov	r0, r4
 800a4c4:	4639      	mov	r1, r7
 800a4c6:	f7f6 f9c9 	bl	800085c <__aeabi_ddiv>
 800a4ca:	ec41 0b10 	vmov	d0, r0, r1
 800a4ce:	b005      	add	sp, #20
 800a4d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a4d4 <__copybits>:
 800a4d4:	3901      	subs	r1, #1
 800a4d6:	b570      	push	{r4, r5, r6, lr}
 800a4d8:	1149      	asrs	r1, r1, #5
 800a4da:	6914      	ldr	r4, [r2, #16]
 800a4dc:	3101      	adds	r1, #1
 800a4de:	f102 0314 	add.w	r3, r2, #20
 800a4e2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a4e6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a4ea:	1f05      	subs	r5, r0, #4
 800a4ec:	42a3      	cmp	r3, r4
 800a4ee:	d30c      	bcc.n	800a50a <__copybits+0x36>
 800a4f0:	1aa3      	subs	r3, r4, r2
 800a4f2:	3b11      	subs	r3, #17
 800a4f4:	f023 0303 	bic.w	r3, r3, #3
 800a4f8:	3211      	adds	r2, #17
 800a4fa:	42a2      	cmp	r2, r4
 800a4fc:	bf88      	it	hi
 800a4fe:	2300      	movhi	r3, #0
 800a500:	4418      	add	r0, r3
 800a502:	2300      	movs	r3, #0
 800a504:	4288      	cmp	r0, r1
 800a506:	d305      	bcc.n	800a514 <__copybits+0x40>
 800a508:	bd70      	pop	{r4, r5, r6, pc}
 800a50a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a50e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a512:	e7eb      	b.n	800a4ec <__copybits+0x18>
 800a514:	f840 3b04 	str.w	r3, [r0], #4
 800a518:	e7f4      	b.n	800a504 <__copybits+0x30>

0800a51a <__any_on>:
 800a51a:	f100 0214 	add.w	r2, r0, #20
 800a51e:	6900      	ldr	r0, [r0, #16]
 800a520:	114b      	asrs	r3, r1, #5
 800a522:	4298      	cmp	r0, r3
 800a524:	b510      	push	{r4, lr}
 800a526:	db11      	blt.n	800a54c <__any_on+0x32>
 800a528:	dd0a      	ble.n	800a540 <__any_on+0x26>
 800a52a:	f011 011f 	ands.w	r1, r1, #31
 800a52e:	d007      	beq.n	800a540 <__any_on+0x26>
 800a530:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a534:	fa24 f001 	lsr.w	r0, r4, r1
 800a538:	fa00 f101 	lsl.w	r1, r0, r1
 800a53c:	428c      	cmp	r4, r1
 800a53e:	d10b      	bne.n	800a558 <__any_on+0x3e>
 800a540:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a544:	4293      	cmp	r3, r2
 800a546:	d803      	bhi.n	800a550 <__any_on+0x36>
 800a548:	2000      	movs	r0, #0
 800a54a:	bd10      	pop	{r4, pc}
 800a54c:	4603      	mov	r3, r0
 800a54e:	e7f7      	b.n	800a540 <__any_on+0x26>
 800a550:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a554:	2900      	cmp	r1, #0
 800a556:	d0f5      	beq.n	800a544 <__any_on+0x2a>
 800a558:	2001      	movs	r0, #1
 800a55a:	e7f6      	b.n	800a54a <__any_on+0x30>

0800a55c <sulp>:
 800a55c:	b570      	push	{r4, r5, r6, lr}
 800a55e:	4604      	mov	r4, r0
 800a560:	460d      	mov	r5, r1
 800a562:	ec45 4b10 	vmov	d0, r4, r5
 800a566:	4616      	mov	r6, r2
 800a568:	f7ff feba 	bl	800a2e0 <__ulp>
 800a56c:	ec51 0b10 	vmov	r0, r1, d0
 800a570:	b17e      	cbz	r6, 800a592 <sulp+0x36>
 800a572:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a576:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	dd09      	ble.n	800a592 <sulp+0x36>
 800a57e:	051b      	lsls	r3, r3, #20
 800a580:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a584:	2400      	movs	r4, #0
 800a586:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a58a:	4622      	mov	r2, r4
 800a58c:	462b      	mov	r3, r5
 800a58e:	f7f6 f83b 	bl	8000608 <__aeabi_dmul>
 800a592:	ec41 0b10 	vmov	d0, r0, r1
 800a596:	bd70      	pop	{r4, r5, r6, pc}

0800a598 <_strtod_l>:
 800a598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59c:	b09f      	sub	sp, #124	@ 0x7c
 800a59e:	460c      	mov	r4, r1
 800a5a0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	921a      	str	r2, [sp, #104]	@ 0x68
 800a5a6:	9005      	str	r0, [sp, #20]
 800a5a8:	f04f 0a00 	mov.w	sl, #0
 800a5ac:	f04f 0b00 	mov.w	fp, #0
 800a5b0:	460a      	mov	r2, r1
 800a5b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a5b4:	7811      	ldrb	r1, [r2, #0]
 800a5b6:	292b      	cmp	r1, #43	@ 0x2b
 800a5b8:	d04a      	beq.n	800a650 <_strtod_l+0xb8>
 800a5ba:	d838      	bhi.n	800a62e <_strtod_l+0x96>
 800a5bc:	290d      	cmp	r1, #13
 800a5be:	d832      	bhi.n	800a626 <_strtod_l+0x8e>
 800a5c0:	2908      	cmp	r1, #8
 800a5c2:	d832      	bhi.n	800a62a <_strtod_l+0x92>
 800a5c4:	2900      	cmp	r1, #0
 800a5c6:	d03b      	beq.n	800a640 <_strtod_l+0xa8>
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a5cc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a5ce:	782a      	ldrb	r2, [r5, #0]
 800a5d0:	2a30      	cmp	r2, #48	@ 0x30
 800a5d2:	f040 80b3 	bne.w	800a73c <_strtod_l+0x1a4>
 800a5d6:	786a      	ldrb	r2, [r5, #1]
 800a5d8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a5dc:	2a58      	cmp	r2, #88	@ 0x58
 800a5de:	d16e      	bne.n	800a6be <_strtod_l+0x126>
 800a5e0:	9302      	str	r3, [sp, #8]
 800a5e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5e4:	9301      	str	r3, [sp, #4]
 800a5e6:	ab1a      	add	r3, sp, #104	@ 0x68
 800a5e8:	9300      	str	r3, [sp, #0]
 800a5ea:	4a8e      	ldr	r2, [pc, #568]	@ (800a824 <_strtod_l+0x28c>)
 800a5ec:	9805      	ldr	r0, [sp, #20]
 800a5ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a5f0:	a919      	add	r1, sp, #100	@ 0x64
 800a5f2:	f001 f91b 	bl	800b82c <__gethex>
 800a5f6:	f010 060f 	ands.w	r6, r0, #15
 800a5fa:	4604      	mov	r4, r0
 800a5fc:	d005      	beq.n	800a60a <_strtod_l+0x72>
 800a5fe:	2e06      	cmp	r6, #6
 800a600:	d128      	bne.n	800a654 <_strtod_l+0xbc>
 800a602:	3501      	adds	r5, #1
 800a604:	2300      	movs	r3, #0
 800a606:	9519      	str	r5, [sp, #100]	@ 0x64
 800a608:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a60a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	f040 858e 	bne.w	800b12e <_strtod_l+0xb96>
 800a612:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a614:	b1cb      	cbz	r3, 800a64a <_strtod_l+0xb2>
 800a616:	4652      	mov	r2, sl
 800a618:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a61c:	ec43 2b10 	vmov	d0, r2, r3
 800a620:	b01f      	add	sp, #124	@ 0x7c
 800a622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a626:	2920      	cmp	r1, #32
 800a628:	d1ce      	bne.n	800a5c8 <_strtod_l+0x30>
 800a62a:	3201      	adds	r2, #1
 800a62c:	e7c1      	b.n	800a5b2 <_strtod_l+0x1a>
 800a62e:	292d      	cmp	r1, #45	@ 0x2d
 800a630:	d1ca      	bne.n	800a5c8 <_strtod_l+0x30>
 800a632:	2101      	movs	r1, #1
 800a634:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a636:	1c51      	adds	r1, r2, #1
 800a638:	9119      	str	r1, [sp, #100]	@ 0x64
 800a63a:	7852      	ldrb	r2, [r2, #1]
 800a63c:	2a00      	cmp	r2, #0
 800a63e:	d1c5      	bne.n	800a5cc <_strtod_l+0x34>
 800a640:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a642:	9419      	str	r4, [sp, #100]	@ 0x64
 800a644:	2b00      	cmp	r3, #0
 800a646:	f040 8570 	bne.w	800b12a <_strtod_l+0xb92>
 800a64a:	4652      	mov	r2, sl
 800a64c:	465b      	mov	r3, fp
 800a64e:	e7e5      	b.n	800a61c <_strtod_l+0x84>
 800a650:	2100      	movs	r1, #0
 800a652:	e7ef      	b.n	800a634 <_strtod_l+0x9c>
 800a654:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a656:	b13a      	cbz	r2, 800a668 <_strtod_l+0xd0>
 800a658:	2135      	movs	r1, #53	@ 0x35
 800a65a:	a81c      	add	r0, sp, #112	@ 0x70
 800a65c:	f7ff ff3a 	bl	800a4d4 <__copybits>
 800a660:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a662:	9805      	ldr	r0, [sp, #20]
 800a664:	f7ff fb08 	bl	8009c78 <_Bfree>
 800a668:	3e01      	subs	r6, #1
 800a66a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a66c:	2e04      	cmp	r6, #4
 800a66e:	d806      	bhi.n	800a67e <_strtod_l+0xe6>
 800a670:	e8df f006 	tbb	[pc, r6]
 800a674:	201d0314 	.word	0x201d0314
 800a678:	14          	.byte	0x14
 800a679:	00          	.byte	0x00
 800a67a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a67e:	05e1      	lsls	r1, r4, #23
 800a680:	bf48      	it	mi
 800a682:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a686:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a68a:	0d1b      	lsrs	r3, r3, #20
 800a68c:	051b      	lsls	r3, r3, #20
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d1bb      	bne.n	800a60a <_strtod_l+0x72>
 800a692:	f7fe fb21 	bl	8008cd8 <__errno>
 800a696:	2322      	movs	r3, #34	@ 0x22
 800a698:	6003      	str	r3, [r0, #0]
 800a69a:	e7b6      	b.n	800a60a <_strtod_l+0x72>
 800a69c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a6a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a6a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a6a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a6ac:	e7e7      	b.n	800a67e <_strtod_l+0xe6>
 800a6ae:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800a82c <_strtod_l+0x294>
 800a6b2:	e7e4      	b.n	800a67e <_strtod_l+0xe6>
 800a6b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a6b8:	f04f 3aff 	mov.w	sl, #4294967295
 800a6bc:	e7df      	b.n	800a67e <_strtod_l+0xe6>
 800a6be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a6c0:	1c5a      	adds	r2, r3, #1
 800a6c2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a6c4:	785b      	ldrb	r3, [r3, #1]
 800a6c6:	2b30      	cmp	r3, #48	@ 0x30
 800a6c8:	d0f9      	beq.n	800a6be <_strtod_l+0x126>
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d09d      	beq.n	800a60a <_strtod_l+0x72>
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a6d4:	930c      	str	r3, [sp, #48]	@ 0x30
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	9308      	str	r3, [sp, #32]
 800a6da:	930a      	str	r3, [sp, #40]	@ 0x28
 800a6dc:	461f      	mov	r7, r3
 800a6de:	220a      	movs	r2, #10
 800a6e0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a6e2:	7805      	ldrb	r5, [r0, #0]
 800a6e4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a6e8:	b2d9      	uxtb	r1, r3
 800a6ea:	2909      	cmp	r1, #9
 800a6ec:	d928      	bls.n	800a740 <_strtod_l+0x1a8>
 800a6ee:	494e      	ldr	r1, [pc, #312]	@ (800a828 <_strtod_l+0x290>)
 800a6f0:	2201      	movs	r2, #1
 800a6f2:	f000 ffd5 	bl	800b6a0 <strncmp>
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	d032      	beq.n	800a760 <_strtod_l+0x1c8>
 800a6fa:	2000      	movs	r0, #0
 800a6fc:	462a      	mov	r2, r5
 800a6fe:	4681      	mov	r9, r0
 800a700:	463d      	mov	r5, r7
 800a702:	4603      	mov	r3, r0
 800a704:	2a65      	cmp	r2, #101	@ 0x65
 800a706:	d001      	beq.n	800a70c <_strtod_l+0x174>
 800a708:	2a45      	cmp	r2, #69	@ 0x45
 800a70a:	d114      	bne.n	800a736 <_strtod_l+0x19e>
 800a70c:	b91d      	cbnz	r5, 800a716 <_strtod_l+0x17e>
 800a70e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a710:	4302      	orrs	r2, r0
 800a712:	d095      	beq.n	800a640 <_strtod_l+0xa8>
 800a714:	2500      	movs	r5, #0
 800a716:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a718:	1c62      	adds	r2, r4, #1
 800a71a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a71c:	7862      	ldrb	r2, [r4, #1]
 800a71e:	2a2b      	cmp	r2, #43	@ 0x2b
 800a720:	d077      	beq.n	800a812 <_strtod_l+0x27a>
 800a722:	2a2d      	cmp	r2, #45	@ 0x2d
 800a724:	d07b      	beq.n	800a81e <_strtod_l+0x286>
 800a726:	f04f 0c00 	mov.w	ip, #0
 800a72a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a72e:	2909      	cmp	r1, #9
 800a730:	f240 8082 	bls.w	800a838 <_strtod_l+0x2a0>
 800a734:	9419      	str	r4, [sp, #100]	@ 0x64
 800a736:	f04f 0800 	mov.w	r8, #0
 800a73a:	e0a2      	b.n	800a882 <_strtod_l+0x2ea>
 800a73c:	2300      	movs	r3, #0
 800a73e:	e7c7      	b.n	800a6d0 <_strtod_l+0x138>
 800a740:	2f08      	cmp	r7, #8
 800a742:	bfd5      	itete	le
 800a744:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800a746:	9908      	ldrgt	r1, [sp, #32]
 800a748:	fb02 3301 	mlale	r3, r2, r1, r3
 800a74c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a750:	f100 0001 	add.w	r0, r0, #1
 800a754:	bfd4      	ite	le
 800a756:	930a      	strle	r3, [sp, #40]	@ 0x28
 800a758:	9308      	strgt	r3, [sp, #32]
 800a75a:	3701      	adds	r7, #1
 800a75c:	9019      	str	r0, [sp, #100]	@ 0x64
 800a75e:	e7bf      	b.n	800a6e0 <_strtod_l+0x148>
 800a760:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a762:	1c5a      	adds	r2, r3, #1
 800a764:	9219      	str	r2, [sp, #100]	@ 0x64
 800a766:	785a      	ldrb	r2, [r3, #1]
 800a768:	b37f      	cbz	r7, 800a7ca <_strtod_l+0x232>
 800a76a:	4681      	mov	r9, r0
 800a76c:	463d      	mov	r5, r7
 800a76e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a772:	2b09      	cmp	r3, #9
 800a774:	d912      	bls.n	800a79c <_strtod_l+0x204>
 800a776:	2301      	movs	r3, #1
 800a778:	e7c4      	b.n	800a704 <_strtod_l+0x16c>
 800a77a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a77c:	1c5a      	adds	r2, r3, #1
 800a77e:	9219      	str	r2, [sp, #100]	@ 0x64
 800a780:	785a      	ldrb	r2, [r3, #1]
 800a782:	3001      	adds	r0, #1
 800a784:	2a30      	cmp	r2, #48	@ 0x30
 800a786:	d0f8      	beq.n	800a77a <_strtod_l+0x1e2>
 800a788:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a78c:	2b08      	cmp	r3, #8
 800a78e:	f200 84d3 	bhi.w	800b138 <_strtod_l+0xba0>
 800a792:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a794:	930c      	str	r3, [sp, #48]	@ 0x30
 800a796:	4681      	mov	r9, r0
 800a798:	2000      	movs	r0, #0
 800a79a:	4605      	mov	r5, r0
 800a79c:	3a30      	subs	r2, #48	@ 0x30
 800a79e:	f100 0301 	add.w	r3, r0, #1
 800a7a2:	d02a      	beq.n	800a7fa <_strtod_l+0x262>
 800a7a4:	4499      	add	r9, r3
 800a7a6:	eb00 0c05 	add.w	ip, r0, r5
 800a7aa:	462b      	mov	r3, r5
 800a7ac:	210a      	movs	r1, #10
 800a7ae:	4563      	cmp	r3, ip
 800a7b0:	d10d      	bne.n	800a7ce <_strtod_l+0x236>
 800a7b2:	1c69      	adds	r1, r5, #1
 800a7b4:	4401      	add	r1, r0
 800a7b6:	4428      	add	r0, r5
 800a7b8:	2808      	cmp	r0, #8
 800a7ba:	dc16      	bgt.n	800a7ea <_strtod_l+0x252>
 800a7bc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a7be:	230a      	movs	r3, #10
 800a7c0:	fb03 2300 	mla	r3, r3, r0, r2
 800a7c4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	e018      	b.n	800a7fc <_strtod_l+0x264>
 800a7ca:	4638      	mov	r0, r7
 800a7cc:	e7da      	b.n	800a784 <_strtod_l+0x1ec>
 800a7ce:	2b08      	cmp	r3, #8
 800a7d0:	f103 0301 	add.w	r3, r3, #1
 800a7d4:	dc03      	bgt.n	800a7de <_strtod_l+0x246>
 800a7d6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a7d8:	434e      	muls	r6, r1
 800a7da:	960a      	str	r6, [sp, #40]	@ 0x28
 800a7dc:	e7e7      	b.n	800a7ae <_strtod_l+0x216>
 800a7de:	2b10      	cmp	r3, #16
 800a7e0:	bfde      	ittt	le
 800a7e2:	9e08      	ldrle	r6, [sp, #32]
 800a7e4:	434e      	mulle	r6, r1
 800a7e6:	9608      	strle	r6, [sp, #32]
 800a7e8:	e7e1      	b.n	800a7ae <_strtod_l+0x216>
 800a7ea:	280f      	cmp	r0, #15
 800a7ec:	dceb      	bgt.n	800a7c6 <_strtod_l+0x22e>
 800a7ee:	9808      	ldr	r0, [sp, #32]
 800a7f0:	230a      	movs	r3, #10
 800a7f2:	fb03 2300 	mla	r3, r3, r0, r2
 800a7f6:	9308      	str	r3, [sp, #32]
 800a7f8:	e7e5      	b.n	800a7c6 <_strtod_l+0x22e>
 800a7fa:	4629      	mov	r1, r5
 800a7fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a7fe:	1c50      	adds	r0, r2, #1
 800a800:	9019      	str	r0, [sp, #100]	@ 0x64
 800a802:	7852      	ldrb	r2, [r2, #1]
 800a804:	4618      	mov	r0, r3
 800a806:	460d      	mov	r5, r1
 800a808:	e7b1      	b.n	800a76e <_strtod_l+0x1d6>
 800a80a:	f04f 0900 	mov.w	r9, #0
 800a80e:	2301      	movs	r3, #1
 800a810:	e77d      	b.n	800a70e <_strtod_l+0x176>
 800a812:	f04f 0c00 	mov.w	ip, #0
 800a816:	1ca2      	adds	r2, r4, #2
 800a818:	9219      	str	r2, [sp, #100]	@ 0x64
 800a81a:	78a2      	ldrb	r2, [r4, #2]
 800a81c:	e785      	b.n	800a72a <_strtod_l+0x192>
 800a81e:	f04f 0c01 	mov.w	ip, #1
 800a822:	e7f8      	b.n	800a816 <_strtod_l+0x27e>
 800a824:	0800c840 	.word	0x0800c840
 800a828:	0800c828 	.word	0x0800c828
 800a82c:	7ff00000 	.word	0x7ff00000
 800a830:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a832:	1c51      	adds	r1, r2, #1
 800a834:	9119      	str	r1, [sp, #100]	@ 0x64
 800a836:	7852      	ldrb	r2, [r2, #1]
 800a838:	2a30      	cmp	r2, #48	@ 0x30
 800a83a:	d0f9      	beq.n	800a830 <_strtod_l+0x298>
 800a83c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a840:	2908      	cmp	r1, #8
 800a842:	f63f af78 	bhi.w	800a736 <_strtod_l+0x19e>
 800a846:	3a30      	subs	r2, #48	@ 0x30
 800a848:	920e      	str	r2, [sp, #56]	@ 0x38
 800a84a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a84c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a84e:	f04f 080a 	mov.w	r8, #10
 800a852:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a854:	1c56      	adds	r6, r2, #1
 800a856:	9619      	str	r6, [sp, #100]	@ 0x64
 800a858:	7852      	ldrb	r2, [r2, #1]
 800a85a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a85e:	f1be 0f09 	cmp.w	lr, #9
 800a862:	d939      	bls.n	800a8d8 <_strtod_l+0x340>
 800a864:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a866:	1a76      	subs	r6, r6, r1
 800a868:	2e08      	cmp	r6, #8
 800a86a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a86e:	dc03      	bgt.n	800a878 <_strtod_l+0x2e0>
 800a870:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a872:	4588      	cmp	r8, r1
 800a874:	bfa8      	it	ge
 800a876:	4688      	movge	r8, r1
 800a878:	f1bc 0f00 	cmp.w	ip, #0
 800a87c:	d001      	beq.n	800a882 <_strtod_l+0x2ea>
 800a87e:	f1c8 0800 	rsb	r8, r8, #0
 800a882:	2d00      	cmp	r5, #0
 800a884:	d14e      	bne.n	800a924 <_strtod_l+0x38c>
 800a886:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a888:	4308      	orrs	r0, r1
 800a88a:	f47f aebe 	bne.w	800a60a <_strtod_l+0x72>
 800a88e:	2b00      	cmp	r3, #0
 800a890:	f47f aed6 	bne.w	800a640 <_strtod_l+0xa8>
 800a894:	2a69      	cmp	r2, #105	@ 0x69
 800a896:	d028      	beq.n	800a8ea <_strtod_l+0x352>
 800a898:	dc25      	bgt.n	800a8e6 <_strtod_l+0x34e>
 800a89a:	2a49      	cmp	r2, #73	@ 0x49
 800a89c:	d025      	beq.n	800a8ea <_strtod_l+0x352>
 800a89e:	2a4e      	cmp	r2, #78	@ 0x4e
 800a8a0:	f47f aece 	bne.w	800a640 <_strtod_l+0xa8>
 800a8a4:	499b      	ldr	r1, [pc, #620]	@ (800ab14 <_strtod_l+0x57c>)
 800a8a6:	a819      	add	r0, sp, #100	@ 0x64
 800a8a8:	f001 f9e2 	bl	800bc70 <__match>
 800a8ac:	2800      	cmp	r0, #0
 800a8ae:	f43f aec7 	beq.w	800a640 <_strtod_l+0xa8>
 800a8b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a8b4:	781b      	ldrb	r3, [r3, #0]
 800a8b6:	2b28      	cmp	r3, #40	@ 0x28
 800a8b8:	d12e      	bne.n	800a918 <_strtod_l+0x380>
 800a8ba:	4997      	ldr	r1, [pc, #604]	@ (800ab18 <_strtod_l+0x580>)
 800a8bc:	aa1c      	add	r2, sp, #112	@ 0x70
 800a8be:	a819      	add	r0, sp, #100	@ 0x64
 800a8c0:	f001 f9ea 	bl	800bc98 <__hexnan>
 800a8c4:	2805      	cmp	r0, #5
 800a8c6:	d127      	bne.n	800a918 <_strtod_l+0x380>
 800a8c8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a8ca:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a8ce:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a8d2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a8d6:	e698      	b.n	800a60a <_strtod_l+0x72>
 800a8d8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a8da:	fb08 2101 	mla	r1, r8, r1, r2
 800a8de:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a8e2:	920e      	str	r2, [sp, #56]	@ 0x38
 800a8e4:	e7b5      	b.n	800a852 <_strtod_l+0x2ba>
 800a8e6:	2a6e      	cmp	r2, #110	@ 0x6e
 800a8e8:	e7da      	b.n	800a8a0 <_strtod_l+0x308>
 800a8ea:	498c      	ldr	r1, [pc, #560]	@ (800ab1c <_strtod_l+0x584>)
 800a8ec:	a819      	add	r0, sp, #100	@ 0x64
 800a8ee:	f001 f9bf 	bl	800bc70 <__match>
 800a8f2:	2800      	cmp	r0, #0
 800a8f4:	f43f aea4 	beq.w	800a640 <_strtod_l+0xa8>
 800a8f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a8fa:	4989      	ldr	r1, [pc, #548]	@ (800ab20 <_strtod_l+0x588>)
 800a8fc:	3b01      	subs	r3, #1
 800a8fe:	a819      	add	r0, sp, #100	@ 0x64
 800a900:	9319      	str	r3, [sp, #100]	@ 0x64
 800a902:	f001 f9b5 	bl	800bc70 <__match>
 800a906:	b910      	cbnz	r0, 800a90e <_strtod_l+0x376>
 800a908:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a90a:	3301      	adds	r3, #1
 800a90c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a90e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800ab30 <_strtod_l+0x598>
 800a912:	f04f 0a00 	mov.w	sl, #0
 800a916:	e678      	b.n	800a60a <_strtod_l+0x72>
 800a918:	4882      	ldr	r0, [pc, #520]	@ (800ab24 <_strtod_l+0x58c>)
 800a91a:	f000 fee5 	bl	800b6e8 <nan>
 800a91e:	ec5b ab10 	vmov	sl, fp, d0
 800a922:	e672      	b.n	800a60a <_strtod_l+0x72>
 800a924:	eba8 0309 	sub.w	r3, r8, r9
 800a928:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a92a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a92c:	2f00      	cmp	r7, #0
 800a92e:	bf08      	it	eq
 800a930:	462f      	moveq	r7, r5
 800a932:	2d10      	cmp	r5, #16
 800a934:	462c      	mov	r4, r5
 800a936:	bfa8      	it	ge
 800a938:	2410      	movge	r4, #16
 800a93a:	f7f5 fdeb 	bl	8000514 <__aeabi_ui2d>
 800a93e:	2d09      	cmp	r5, #9
 800a940:	4682      	mov	sl, r0
 800a942:	468b      	mov	fp, r1
 800a944:	dc13      	bgt.n	800a96e <_strtod_l+0x3d6>
 800a946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a948:	2b00      	cmp	r3, #0
 800a94a:	f43f ae5e 	beq.w	800a60a <_strtod_l+0x72>
 800a94e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a950:	dd78      	ble.n	800aa44 <_strtod_l+0x4ac>
 800a952:	2b16      	cmp	r3, #22
 800a954:	dc5f      	bgt.n	800aa16 <_strtod_l+0x47e>
 800a956:	4974      	ldr	r1, [pc, #464]	@ (800ab28 <_strtod_l+0x590>)
 800a958:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a95c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a960:	4652      	mov	r2, sl
 800a962:	465b      	mov	r3, fp
 800a964:	f7f5 fe50 	bl	8000608 <__aeabi_dmul>
 800a968:	4682      	mov	sl, r0
 800a96a:	468b      	mov	fp, r1
 800a96c:	e64d      	b.n	800a60a <_strtod_l+0x72>
 800a96e:	4b6e      	ldr	r3, [pc, #440]	@ (800ab28 <_strtod_l+0x590>)
 800a970:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a974:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a978:	f7f5 fe46 	bl	8000608 <__aeabi_dmul>
 800a97c:	4682      	mov	sl, r0
 800a97e:	9808      	ldr	r0, [sp, #32]
 800a980:	468b      	mov	fp, r1
 800a982:	f7f5 fdc7 	bl	8000514 <__aeabi_ui2d>
 800a986:	4602      	mov	r2, r0
 800a988:	460b      	mov	r3, r1
 800a98a:	4650      	mov	r0, sl
 800a98c:	4659      	mov	r1, fp
 800a98e:	f7f5 fc85 	bl	800029c <__adddf3>
 800a992:	2d0f      	cmp	r5, #15
 800a994:	4682      	mov	sl, r0
 800a996:	468b      	mov	fp, r1
 800a998:	ddd5      	ble.n	800a946 <_strtod_l+0x3ae>
 800a99a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a99c:	1b2c      	subs	r4, r5, r4
 800a99e:	441c      	add	r4, r3
 800a9a0:	2c00      	cmp	r4, #0
 800a9a2:	f340 8096 	ble.w	800aad2 <_strtod_l+0x53a>
 800a9a6:	f014 030f 	ands.w	r3, r4, #15
 800a9aa:	d00a      	beq.n	800a9c2 <_strtod_l+0x42a>
 800a9ac:	495e      	ldr	r1, [pc, #376]	@ (800ab28 <_strtod_l+0x590>)
 800a9ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a9b2:	4652      	mov	r2, sl
 800a9b4:	465b      	mov	r3, fp
 800a9b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9ba:	f7f5 fe25 	bl	8000608 <__aeabi_dmul>
 800a9be:	4682      	mov	sl, r0
 800a9c0:	468b      	mov	fp, r1
 800a9c2:	f034 040f 	bics.w	r4, r4, #15
 800a9c6:	d073      	beq.n	800aab0 <_strtod_l+0x518>
 800a9c8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a9cc:	dd48      	ble.n	800aa60 <_strtod_l+0x4c8>
 800a9ce:	2400      	movs	r4, #0
 800a9d0:	46a0      	mov	r8, r4
 800a9d2:	940a      	str	r4, [sp, #40]	@ 0x28
 800a9d4:	46a1      	mov	r9, r4
 800a9d6:	9a05      	ldr	r2, [sp, #20]
 800a9d8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ab30 <_strtod_l+0x598>
 800a9dc:	2322      	movs	r3, #34	@ 0x22
 800a9de:	6013      	str	r3, [r2, #0]
 800a9e0:	f04f 0a00 	mov.w	sl, #0
 800a9e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	f43f ae0f 	beq.w	800a60a <_strtod_l+0x72>
 800a9ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a9ee:	9805      	ldr	r0, [sp, #20]
 800a9f0:	f7ff f942 	bl	8009c78 <_Bfree>
 800a9f4:	9805      	ldr	r0, [sp, #20]
 800a9f6:	4649      	mov	r1, r9
 800a9f8:	f7ff f93e 	bl	8009c78 <_Bfree>
 800a9fc:	9805      	ldr	r0, [sp, #20]
 800a9fe:	4641      	mov	r1, r8
 800aa00:	f7ff f93a 	bl	8009c78 <_Bfree>
 800aa04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800aa06:	9805      	ldr	r0, [sp, #20]
 800aa08:	f7ff f936 	bl	8009c78 <_Bfree>
 800aa0c:	9805      	ldr	r0, [sp, #20]
 800aa0e:	4621      	mov	r1, r4
 800aa10:	f7ff f932 	bl	8009c78 <_Bfree>
 800aa14:	e5f9      	b.n	800a60a <_strtod_l+0x72>
 800aa16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa18:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	dbbc      	blt.n	800a99a <_strtod_l+0x402>
 800aa20:	4c41      	ldr	r4, [pc, #260]	@ (800ab28 <_strtod_l+0x590>)
 800aa22:	f1c5 050f 	rsb	r5, r5, #15
 800aa26:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800aa2a:	4652      	mov	r2, sl
 800aa2c:	465b      	mov	r3, fp
 800aa2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa32:	f7f5 fde9 	bl	8000608 <__aeabi_dmul>
 800aa36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa38:	1b5d      	subs	r5, r3, r5
 800aa3a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800aa3e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800aa42:	e78f      	b.n	800a964 <_strtod_l+0x3cc>
 800aa44:	3316      	adds	r3, #22
 800aa46:	dba8      	blt.n	800a99a <_strtod_l+0x402>
 800aa48:	4b37      	ldr	r3, [pc, #220]	@ (800ab28 <_strtod_l+0x590>)
 800aa4a:	eba9 0808 	sub.w	r8, r9, r8
 800aa4e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800aa52:	e9d8 2300 	ldrd	r2, r3, [r8]
 800aa56:	4650      	mov	r0, sl
 800aa58:	4659      	mov	r1, fp
 800aa5a:	f7f5 feff 	bl	800085c <__aeabi_ddiv>
 800aa5e:	e783      	b.n	800a968 <_strtod_l+0x3d0>
 800aa60:	4b32      	ldr	r3, [pc, #200]	@ (800ab2c <_strtod_l+0x594>)
 800aa62:	9308      	str	r3, [sp, #32]
 800aa64:	2300      	movs	r3, #0
 800aa66:	1124      	asrs	r4, r4, #4
 800aa68:	4650      	mov	r0, sl
 800aa6a:	4659      	mov	r1, fp
 800aa6c:	461e      	mov	r6, r3
 800aa6e:	2c01      	cmp	r4, #1
 800aa70:	dc21      	bgt.n	800aab6 <_strtod_l+0x51e>
 800aa72:	b10b      	cbz	r3, 800aa78 <_strtod_l+0x4e0>
 800aa74:	4682      	mov	sl, r0
 800aa76:	468b      	mov	fp, r1
 800aa78:	492c      	ldr	r1, [pc, #176]	@ (800ab2c <_strtod_l+0x594>)
 800aa7a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800aa7e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800aa82:	4652      	mov	r2, sl
 800aa84:	465b      	mov	r3, fp
 800aa86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa8a:	f7f5 fdbd 	bl	8000608 <__aeabi_dmul>
 800aa8e:	4b28      	ldr	r3, [pc, #160]	@ (800ab30 <_strtod_l+0x598>)
 800aa90:	460a      	mov	r2, r1
 800aa92:	400b      	ands	r3, r1
 800aa94:	4927      	ldr	r1, [pc, #156]	@ (800ab34 <_strtod_l+0x59c>)
 800aa96:	428b      	cmp	r3, r1
 800aa98:	4682      	mov	sl, r0
 800aa9a:	d898      	bhi.n	800a9ce <_strtod_l+0x436>
 800aa9c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800aaa0:	428b      	cmp	r3, r1
 800aaa2:	bf86      	itte	hi
 800aaa4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800ab38 <_strtod_l+0x5a0>
 800aaa8:	f04f 3aff 	movhi.w	sl, #4294967295
 800aaac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800aab0:	2300      	movs	r3, #0
 800aab2:	9308      	str	r3, [sp, #32]
 800aab4:	e07a      	b.n	800abac <_strtod_l+0x614>
 800aab6:	07e2      	lsls	r2, r4, #31
 800aab8:	d505      	bpl.n	800aac6 <_strtod_l+0x52e>
 800aaba:	9b08      	ldr	r3, [sp, #32]
 800aabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac0:	f7f5 fda2 	bl	8000608 <__aeabi_dmul>
 800aac4:	2301      	movs	r3, #1
 800aac6:	9a08      	ldr	r2, [sp, #32]
 800aac8:	3208      	adds	r2, #8
 800aaca:	3601      	adds	r6, #1
 800aacc:	1064      	asrs	r4, r4, #1
 800aace:	9208      	str	r2, [sp, #32]
 800aad0:	e7cd      	b.n	800aa6e <_strtod_l+0x4d6>
 800aad2:	d0ed      	beq.n	800aab0 <_strtod_l+0x518>
 800aad4:	4264      	negs	r4, r4
 800aad6:	f014 020f 	ands.w	r2, r4, #15
 800aada:	d00a      	beq.n	800aaf2 <_strtod_l+0x55a>
 800aadc:	4b12      	ldr	r3, [pc, #72]	@ (800ab28 <_strtod_l+0x590>)
 800aade:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aae2:	4650      	mov	r0, sl
 800aae4:	4659      	mov	r1, fp
 800aae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaea:	f7f5 feb7 	bl	800085c <__aeabi_ddiv>
 800aaee:	4682      	mov	sl, r0
 800aaf0:	468b      	mov	fp, r1
 800aaf2:	1124      	asrs	r4, r4, #4
 800aaf4:	d0dc      	beq.n	800aab0 <_strtod_l+0x518>
 800aaf6:	2c1f      	cmp	r4, #31
 800aaf8:	dd20      	ble.n	800ab3c <_strtod_l+0x5a4>
 800aafa:	2400      	movs	r4, #0
 800aafc:	46a0      	mov	r8, r4
 800aafe:	940a      	str	r4, [sp, #40]	@ 0x28
 800ab00:	46a1      	mov	r9, r4
 800ab02:	9a05      	ldr	r2, [sp, #20]
 800ab04:	2322      	movs	r3, #34	@ 0x22
 800ab06:	f04f 0a00 	mov.w	sl, #0
 800ab0a:	f04f 0b00 	mov.w	fp, #0
 800ab0e:	6013      	str	r3, [r2, #0]
 800ab10:	e768      	b.n	800a9e4 <_strtod_l+0x44c>
 800ab12:	bf00      	nop
 800ab14:	0800c615 	.word	0x0800c615
 800ab18:	0800c82c 	.word	0x0800c82c
 800ab1c:	0800c60d 	.word	0x0800c60d
 800ab20:	0800c644 	.word	0x0800c644
 800ab24:	0800c9d5 	.word	0x0800c9d5
 800ab28:	0800c760 	.word	0x0800c760
 800ab2c:	0800c738 	.word	0x0800c738
 800ab30:	7ff00000 	.word	0x7ff00000
 800ab34:	7ca00000 	.word	0x7ca00000
 800ab38:	7fefffff 	.word	0x7fefffff
 800ab3c:	f014 0310 	ands.w	r3, r4, #16
 800ab40:	bf18      	it	ne
 800ab42:	236a      	movne	r3, #106	@ 0x6a
 800ab44:	4ea9      	ldr	r6, [pc, #676]	@ (800adec <_strtod_l+0x854>)
 800ab46:	9308      	str	r3, [sp, #32]
 800ab48:	4650      	mov	r0, sl
 800ab4a:	4659      	mov	r1, fp
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	07e2      	lsls	r2, r4, #31
 800ab50:	d504      	bpl.n	800ab5c <_strtod_l+0x5c4>
 800ab52:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ab56:	f7f5 fd57 	bl	8000608 <__aeabi_dmul>
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	1064      	asrs	r4, r4, #1
 800ab5e:	f106 0608 	add.w	r6, r6, #8
 800ab62:	d1f4      	bne.n	800ab4e <_strtod_l+0x5b6>
 800ab64:	b10b      	cbz	r3, 800ab6a <_strtod_l+0x5d2>
 800ab66:	4682      	mov	sl, r0
 800ab68:	468b      	mov	fp, r1
 800ab6a:	9b08      	ldr	r3, [sp, #32]
 800ab6c:	b1b3      	cbz	r3, 800ab9c <_strtod_l+0x604>
 800ab6e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ab72:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	4659      	mov	r1, fp
 800ab7a:	dd0f      	ble.n	800ab9c <_strtod_l+0x604>
 800ab7c:	2b1f      	cmp	r3, #31
 800ab7e:	dd55      	ble.n	800ac2c <_strtod_l+0x694>
 800ab80:	2b34      	cmp	r3, #52	@ 0x34
 800ab82:	bfde      	ittt	le
 800ab84:	f04f 33ff 	movle.w	r3, #4294967295
 800ab88:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ab8c:	4093      	lslle	r3, r2
 800ab8e:	f04f 0a00 	mov.w	sl, #0
 800ab92:	bfcc      	ite	gt
 800ab94:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ab98:	ea03 0b01 	andle.w	fp, r3, r1
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	2300      	movs	r3, #0
 800aba0:	4650      	mov	r0, sl
 800aba2:	4659      	mov	r1, fp
 800aba4:	f7f5 ff98 	bl	8000ad8 <__aeabi_dcmpeq>
 800aba8:	2800      	cmp	r0, #0
 800abaa:	d1a6      	bne.n	800aafa <_strtod_l+0x562>
 800abac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800abae:	9300      	str	r3, [sp, #0]
 800abb0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800abb2:	9805      	ldr	r0, [sp, #20]
 800abb4:	462b      	mov	r3, r5
 800abb6:	463a      	mov	r2, r7
 800abb8:	f7ff f8c6 	bl	8009d48 <__s2b>
 800abbc:	900a      	str	r0, [sp, #40]	@ 0x28
 800abbe:	2800      	cmp	r0, #0
 800abc0:	f43f af05 	beq.w	800a9ce <_strtod_l+0x436>
 800abc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abc6:	2a00      	cmp	r2, #0
 800abc8:	eba9 0308 	sub.w	r3, r9, r8
 800abcc:	bfa8      	it	ge
 800abce:	2300      	movge	r3, #0
 800abd0:	9312      	str	r3, [sp, #72]	@ 0x48
 800abd2:	2400      	movs	r4, #0
 800abd4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800abd8:	9316      	str	r3, [sp, #88]	@ 0x58
 800abda:	46a0      	mov	r8, r4
 800abdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800abde:	9805      	ldr	r0, [sp, #20]
 800abe0:	6859      	ldr	r1, [r3, #4]
 800abe2:	f7ff f809 	bl	8009bf8 <_Balloc>
 800abe6:	4681      	mov	r9, r0
 800abe8:	2800      	cmp	r0, #0
 800abea:	f43f aef4 	beq.w	800a9d6 <_strtod_l+0x43e>
 800abee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800abf0:	691a      	ldr	r2, [r3, #16]
 800abf2:	3202      	adds	r2, #2
 800abf4:	f103 010c 	add.w	r1, r3, #12
 800abf8:	0092      	lsls	r2, r2, #2
 800abfa:	300c      	adds	r0, #12
 800abfc:	f7fe f899 	bl	8008d32 <memcpy>
 800ac00:	ec4b ab10 	vmov	d0, sl, fp
 800ac04:	9805      	ldr	r0, [sp, #20]
 800ac06:	aa1c      	add	r2, sp, #112	@ 0x70
 800ac08:	a91b      	add	r1, sp, #108	@ 0x6c
 800ac0a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ac0e:	f7ff fbd7 	bl	800a3c0 <__d2b>
 800ac12:	901a      	str	r0, [sp, #104]	@ 0x68
 800ac14:	2800      	cmp	r0, #0
 800ac16:	f43f aede 	beq.w	800a9d6 <_strtod_l+0x43e>
 800ac1a:	9805      	ldr	r0, [sp, #20]
 800ac1c:	2101      	movs	r1, #1
 800ac1e:	f7ff f929 	bl	8009e74 <__i2b>
 800ac22:	4680      	mov	r8, r0
 800ac24:	b948      	cbnz	r0, 800ac3a <_strtod_l+0x6a2>
 800ac26:	f04f 0800 	mov.w	r8, #0
 800ac2a:	e6d4      	b.n	800a9d6 <_strtod_l+0x43e>
 800ac2c:	f04f 32ff 	mov.w	r2, #4294967295
 800ac30:	fa02 f303 	lsl.w	r3, r2, r3
 800ac34:	ea03 0a0a 	and.w	sl, r3, sl
 800ac38:	e7b0      	b.n	800ab9c <_strtod_l+0x604>
 800ac3a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ac3c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ac3e:	2d00      	cmp	r5, #0
 800ac40:	bfab      	itete	ge
 800ac42:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ac44:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ac46:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ac48:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ac4a:	bfac      	ite	ge
 800ac4c:	18ef      	addge	r7, r5, r3
 800ac4e:	1b5e      	sublt	r6, r3, r5
 800ac50:	9b08      	ldr	r3, [sp, #32]
 800ac52:	1aed      	subs	r5, r5, r3
 800ac54:	4415      	add	r5, r2
 800ac56:	4b66      	ldr	r3, [pc, #408]	@ (800adf0 <_strtod_l+0x858>)
 800ac58:	3d01      	subs	r5, #1
 800ac5a:	429d      	cmp	r5, r3
 800ac5c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ac60:	da50      	bge.n	800ad04 <_strtod_l+0x76c>
 800ac62:	1b5b      	subs	r3, r3, r5
 800ac64:	2b1f      	cmp	r3, #31
 800ac66:	eba2 0203 	sub.w	r2, r2, r3
 800ac6a:	f04f 0101 	mov.w	r1, #1
 800ac6e:	dc3d      	bgt.n	800acec <_strtod_l+0x754>
 800ac70:	fa01 f303 	lsl.w	r3, r1, r3
 800ac74:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ac76:	2300      	movs	r3, #0
 800ac78:	9310      	str	r3, [sp, #64]	@ 0x40
 800ac7a:	18bd      	adds	r5, r7, r2
 800ac7c:	9b08      	ldr	r3, [sp, #32]
 800ac7e:	42af      	cmp	r7, r5
 800ac80:	4416      	add	r6, r2
 800ac82:	441e      	add	r6, r3
 800ac84:	463b      	mov	r3, r7
 800ac86:	bfa8      	it	ge
 800ac88:	462b      	movge	r3, r5
 800ac8a:	42b3      	cmp	r3, r6
 800ac8c:	bfa8      	it	ge
 800ac8e:	4633      	movge	r3, r6
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	bfc2      	ittt	gt
 800ac94:	1aed      	subgt	r5, r5, r3
 800ac96:	1af6      	subgt	r6, r6, r3
 800ac98:	1aff      	subgt	r7, r7, r3
 800ac9a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	dd16      	ble.n	800acce <_strtod_l+0x736>
 800aca0:	4641      	mov	r1, r8
 800aca2:	9805      	ldr	r0, [sp, #20]
 800aca4:	461a      	mov	r2, r3
 800aca6:	f7ff f9a5 	bl	8009ff4 <__pow5mult>
 800acaa:	4680      	mov	r8, r0
 800acac:	2800      	cmp	r0, #0
 800acae:	d0ba      	beq.n	800ac26 <_strtod_l+0x68e>
 800acb0:	4601      	mov	r1, r0
 800acb2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800acb4:	9805      	ldr	r0, [sp, #20]
 800acb6:	f7ff f8f3 	bl	8009ea0 <__multiply>
 800acba:	900e      	str	r0, [sp, #56]	@ 0x38
 800acbc:	2800      	cmp	r0, #0
 800acbe:	f43f ae8a 	beq.w	800a9d6 <_strtod_l+0x43e>
 800acc2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800acc4:	9805      	ldr	r0, [sp, #20]
 800acc6:	f7fe ffd7 	bl	8009c78 <_Bfree>
 800acca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800accc:	931a      	str	r3, [sp, #104]	@ 0x68
 800acce:	2d00      	cmp	r5, #0
 800acd0:	dc1d      	bgt.n	800ad0e <_strtod_l+0x776>
 800acd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	dd23      	ble.n	800ad20 <_strtod_l+0x788>
 800acd8:	4649      	mov	r1, r9
 800acda:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800acdc:	9805      	ldr	r0, [sp, #20]
 800acde:	f7ff f989 	bl	8009ff4 <__pow5mult>
 800ace2:	4681      	mov	r9, r0
 800ace4:	b9e0      	cbnz	r0, 800ad20 <_strtod_l+0x788>
 800ace6:	f04f 0900 	mov.w	r9, #0
 800acea:	e674      	b.n	800a9d6 <_strtod_l+0x43e>
 800acec:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800acf0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800acf4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800acf8:	35e2      	adds	r5, #226	@ 0xe2
 800acfa:	fa01 f305 	lsl.w	r3, r1, r5
 800acfe:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad00:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ad02:	e7ba      	b.n	800ac7a <_strtod_l+0x6e2>
 800ad04:	2300      	movs	r3, #0
 800ad06:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad08:	2301      	movs	r3, #1
 800ad0a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ad0c:	e7b5      	b.n	800ac7a <_strtod_l+0x6e2>
 800ad0e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ad10:	9805      	ldr	r0, [sp, #20]
 800ad12:	462a      	mov	r2, r5
 800ad14:	f7ff f9c8 	bl	800a0a8 <__lshift>
 800ad18:	901a      	str	r0, [sp, #104]	@ 0x68
 800ad1a:	2800      	cmp	r0, #0
 800ad1c:	d1d9      	bne.n	800acd2 <_strtod_l+0x73a>
 800ad1e:	e65a      	b.n	800a9d6 <_strtod_l+0x43e>
 800ad20:	2e00      	cmp	r6, #0
 800ad22:	dd07      	ble.n	800ad34 <_strtod_l+0x79c>
 800ad24:	4649      	mov	r1, r9
 800ad26:	9805      	ldr	r0, [sp, #20]
 800ad28:	4632      	mov	r2, r6
 800ad2a:	f7ff f9bd 	bl	800a0a8 <__lshift>
 800ad2e:	4681      	mov	r9, r0
 800ad30:	2800      	cmp	r0, #0
 800ad32:	d0d8      	beq.n	800ace6 <_strtod_l+0x74e>
 800ad34:	2f00      	cmp	r7, #0
 800ad36:	dd08      	ble.n	800ad4a <_strtod_l+0x7b2>
 800ad38:	4641      	mov	r1, r8
 800ad3a:	9805      	ldr	r0, [sp, #20]
 800ad3c:	463a      	mov	r2, r7
 800ad3e:	f7ff f9b3 	bl	800a0a8 <__lshift>
 800ad42:	4680      	mov	r8, r0
 800ad44:	2800      	cmp	r0, #0
 800ad46:	f43f ae46 	beq.w	800a9d6 <_strtod_l+0x43e>
 800ad4a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ad4c:	9805      	ldr	r0, [sp, #20]
 800ad4e:	464a      	mov	r2, r9
 800ad50:	f7ff fa32 	bl	800a1b8 <__mdiff>
 800ad54:	4604      	mov	r4, r0
 800ad56:	2800      	cmp	r0, #0
 800ad58:	f43f ae3d 	beq.w	800a9d6 <_strtod_l+0x43e>
 800ad5c:	68c3      	ldr	r3, [r0, #12]
 800ad5e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ad60:	2300      	movs	r3, #0
 800ad62:	60c3      	str	r3, [r0, #12]
 800ad64:	4641      	mov	r1, r8
 800ad66:	f7ff fa0b 	bl	800a180 <__mcmp>
 800ad6a:	2800      	cmp	r0, #0
 800ad6c:	da46      	bge.n	800adfc <_strtod_l+0x864>
 800ad6e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad70:	ea53 030a 	orrs.w	r3, r3, sl
 800ad74:	d16c      	bne.n	800ae50 <_strtod_l+0x8b8>
 800ad76:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d168      	bne.n	800ae50 <_strtod_l+0x8b8>
 800ad7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad82:	0d1b      	lsrs	r3, r3, #20
 800ad84:	051b      	lsls	r3, r3, #20
 800ad86:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ad8a:	d961      	bls.n	800ae50 <_strtod_l+0x8b8>
 800ad8c:	6963      	ldr	r3, [r4, #20]
 800ad8e:	b913      	cbnz	r3, 800ad96 <_strtod_l+0x7fe>
 800ad90:	6923      	ldr	r3, [r4, #16]
 800ad92:	2b01      	cmp	r3, #1
 800ad94:	dd5c      	ble.n	800ae50 <_strtod_l+0x8b8>
 800ad96:	4621      	mov	r1, r4
 800ad98:	2201      	movs	r2, #1
 800ad9a:	9805      	ldr	r0, [sp, #20]
 800ad9c:	f7ff f984 	bl	800a0a8 <__lshift>
 800ada0:	4641      	mov	r1, r8
 800ada2:	4604      	mov	r4, r0
 800ada4:	f7ff f9ec 	bl	800a180 <__mcmp>
 800ada8:	2800      	cmp	r0, #0
 800adaa:	dd51      	ble.n	800ae50 <_strtod_l+0x8b8>
 800adac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800adb0:	9a08      	ldr	r2, [sp, #32]
 800adb2:	0d1b      	lsrs	r3, r3, #20
 800adb4:	051b      	lsls	r3, r3, #20
 800adb6:	2a00      	cmp	r2, #0
 800adb8:	d06b      	beq.n	800ae92 <_strtod_l+0x8fa>
 800adba:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800adbe:	d868      	bhi.n	800ae92 <_strtod_l+0x8fa>
 800adc0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800adc4:	f67f ae9d 	bls.w	800ab02 <_strtod_l+0x56a>
 800adc8:	4b0a      	ldr	r3, [pc, #40]	@ (800adf4 <_strtod_l+0x85c>)
 800adca:	4650      	mov	r0, sl
 800adcc:	4659      	mov	r1, fp
 800adce:	2200      	movs	r2, #0
 800add0:	f7f5 fc1a 	bl	8000608 <__aeabi_dmul>
 800add4:	4b08      	ldr	r3, [pc, #32]	@ (800adf8 <_strtod_l+0x860>)
 800add6:	400b      	ands	r3, r1
 800add8:	4682      	mov	sl, r0
 800adda:	468b      	mov	fp, r1
 800addc:	2b00      	cmp	r3, #0
 800adde:	f47f ae05 	bne.w	800a9ec <_strtod_l+0x454>
 800ade2:	9a05      	ldr	r2, [sp, #20]
 800ade4:	2322      	movs	r3, #34	@ 0x22
 800ade6:	6013      	str	r3, [r2, #0]
 800ade8:	e600      	b.n	800a9ec <_strtod_l+0x454>
 800adea:	bf00      	nop
 800adec:	0800c858 	.word	0x0800c858
 800adf0:	fffffc02 	.word	0xfffffc02
 800adf4:	39500000 	.word	0x39500000
 800adf8:	7ff00000 	.word	0x7ff00000
 800adfc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ae00:	d165      	bne.n	800aece <_strtod_l+0x936>
 800ae02:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ae04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae08:	b35a      	cbz	r2, 800ae62 <_strtod_l+0x8ca>
 800ae0a:	4a9f      	ldr	r2, [pc, #636]	@ (800b088 <_strtod_l+0xaf0>)
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d12b      	bne.n	800ae68 <_strtod_l+0x8d0>
 800ae10:	9b08      	ldr	r3, [sp, #32]
 800ae12:	4651      	mov	r1, sl
 800ae14:	b303      	cbz	r3, 800ae58 <_strtod_l+0x8c0>
 800ae16:	4b9d      	ldr	r3, [pc, #628]	@ (800b08c <_strtod_l+0xaf4>)
 800ae18:	465a      	mov	r2, fp
 800ae1a:	4013      	ands	r3, r2
 800ae1c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ae20:	f04f 32ff 	mov.w	r2, #4294967295
 800ae24:	d81b      	bhi.n	800ae5e <_strtod_l+0x8c6>
 800ae26:	0d1b      	lsrs	r3, r3, #20
 800ae28:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ae2c:	fa02 f303 	lsl.w	r3, r2, r3
 800ae30:	4299      	cmp	r1, r3
 800ae32:	d119      	bne.n	800ae68 <_strtod_l+0x8d0>
 800ae34:	4b96      	ldr	r3, [pc, #600]	@ (800b090 <_strtod_l+0xaf8>)
 800ae36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae38:	429a      	cmp	r2, r3
 800ae3a:	d102      	bne.n	800ae42 <_strtod_l+0x8aa>
 800ae3c:	3101      	adds	r1, #1
 800ae3e:	f43f adca 	beq.w	800a9d6 <_strtod_l+0x43e>
 800ae42:	4b92      	ldr	r3, [pc, #584]	@ (800b08c <_strtod_l+0xaf4>)
 800ae44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae46:	401a      	ands	r2, r3
 800ae48:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ae4c:	f04f 0a00 	mov.w	sl, #0
 800ae50:	9b08      	ldr	r3, [sp, #32]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d1b8      	bne.n	800adc8 <_strtod_l+0x830>
 800ae56:	e5c9      	b.n	800a9ec <_strtod_l+0x454>
 800ae58:	f04f 33ff 	mov.w	r3, #4294967295
 800ae5c:	e7e8      	b.n	800ae30 <_strtod_l+0x898>
 800ae5e:	4613      	mov	r3, r2
 800ae60:	e7e6      	b.n	800ae30 <_strtod_l+0x898>
 800ae62:	ea53 030a 	orrs.w	r3, r3, sl
 800ae66:	d0a1      	beq.n	800adac <_strtod_l+0x814>
 800ae68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ae6a:	b1db      	cbz	r3, 800aea4 <_strtod_l+0x90c>
 800ae6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae6e:	4213      	tst	r3, r2
 800ae70:	d0ee      	beq.n	800ae50 <_strtod_l+0x8b8>
 800ae72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae74:	9a08      	ldr	r2, [sp, #32]
 800ae76:	4650      	mov	r0, sl
 800ae78:	4659      	mov	r1, fp
 800ae7a:	b1bb      	cbz	r3, 800aeac <_strtod_l+0x914>
 800ae7c:	f7ff fb6e 	bl	800a55c <sulp>
 800ae80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ae84:	ec53 2b10 	vmov	r2, r3, d0
 800ae88:	f7f5 fa08 	bl	800029c <__adddf3>
 800ae8c:	4682      	mov	sl, r0
 800ae8e:	468b      	mov	fp, r1
 800ae90:	e7de      	b.n	800ae50 <_strtod_l+0x8b8>
 800ae92:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ae96:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ae9a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ae9e:	f04f 3aff 	mov.w	sl, #4294967295
 800aea2:	e7d5      	b.n	800ae50 <_strtod_l+0x8b8>
 800aea4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800aea6:	ea13 0f0a 	tst.w	r3, sl
 800aeaa:	e7e1      	b.n	800ae70 <_strtod_l+0x8d8>
 800aeac:	f7ff fb56 	bl	800a55c <sulp>
 800aeb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aeb4:	ec53 2b10 	vmov	r2, r3, d0
 800aeb8:	f7f5 f9ee 	bl	8000298 <__aeabi_dsub>
 800aebc:	2200      	movs	r2, #0
 800aebe:	2300      	movs	r3, #0
 800aec0:	4682      	mov	sl, r0
 800aec2:	468b      	mov	fp, r1
 800aec4:	f7f5 fe08 	bl	8000ad8 <__aeabi_dcmpeq>
 800aec8:	2800      	cmp	r0, #0
 800aeca:	d0c1      	beq.n	800ae50 <_strtod_l+0x8b8>
 800aecc:	e619      	b.n	800ab02 <_strtod_l+0x56a>
 800aece:	4641      	mov	r1, r8
 800aed0:	4620      	mov	r0, r4
 800aed2:	f7ff facd 	bl	800a470 <__ratio>
 800aed6:	ec57 6b10 	vmov	r6, r7, d0
 800aeda:	2200      	movs	r2, #0
 800aedc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800aee0:	4630      	mov	r0, r6
 800aee2:	4639      	mov	r1, r7
 800aee4:	f7f5 fe0c 	bl	8000b00 <__aeabi_dcmple>
 800aee8:	2800      	cmp	r0, #0
 800aeea:	d06f      	beq.n	800afcc <_strtod_l+0xa34>
 800aeec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d17a      	bne.n	800afe8 <_strtod_l+0xa50>
 800aef2:	f1ba 0f00 	cmp.w	sl, #0
 800aef6:	d158      	bne.n	800afaa <_strtod_l+0xa12>
 800aef8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aefa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d15a      	bne.n	800afb8 <_strtod_l+0xa20>
 800af02:	4b64      	ldr	r3, [pc, #400]	@ (800b094 <_strtod_l+0xafc>)
 800af04:	2200      	movs	r2, #0
 800af06:	4630      	mov	r0, r6
 800af08:	4639      	mov	r1, r7
 800af0a:	f7f5 fdef 	bl	8000aec <__aeabi_dcmplt>
 800af0e:	2800      	cmp	r0, #0
 800af10:	d159      	bne.n	800afc6 <_strtod_l+0xa2e>
 800af12:	4630      	mov	r0, r6
 800af14:	4639      	mov	r1, r7
 800af16:	4b60      	ldr	r3, [pc, #384]	@ (800b098 <_strtod_l+0xb00>)
 800af18:	2200      	movs	r2, #0
 800af1a:	f7f5 fb75 	bl	8000608 <__aeabi_dmul>
 800af1e:	4606      	mov	r6, r0
 800af20:	460f      	mov	r7, r1
 800af22:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800af26:	9606      	str	r6, [sp, #24]
 800af28:	9307      	str	r3, [sp, #28]
 800af2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af2e:	4d57      	ldr	r5, [pc, #348]	@ (800b08c <_strtod_l+0xaf4>)
 800af30:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800af34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af36:	401d      	ands	r5, r3
 800af38:	4b58      	ldr	r3, [pc, #352]	@ (800b09c <_strtod_l+0xb04>)
 800af3a:	429d      	cmp	r5, r3
 800af3c:	f040 80b2 	bne.w	800b0a4 <_strtod_l+0xb0c>
 800af40:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af42:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800af46:	ec4b ab10 	vmov	d0, sl, fp
 800af4a:	f7ff f9c9 	bl	800a2e0 <__ulp>
 800af4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af52:	ec51 0b10 	vmov	r0, r1, d0
 800af56:	f7f5 fb57 	bl	8000608 <__aeabi_dmul>
 800af5a:	4652      	mov	r2, sl
 800af5c:	465b      	mov	r3, fp
 800af5e:	f7f5 f99d 	bl	800029c <__adddf3>
 800af62:	460b      	mov	r3, r1
 800af64:	4949      	ldr	r1, [pc, #292]	@ (800b08c <_strtod_l+0xaf4>)
 800af66:	4a4e      	ldr	r2, [pc, #312]	@ (800b0a0 <_strtod_l+0xb08>)
 800af68:	4019      	ands	r1, r3
 800af6a:	4291      	cmp	r1, r2
 800af6c:	4682      	mov	sl, r0
 800af6e:	d942      	bls.n	800aff6 <_strtod_l+0xa5e>
 800af70:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800af72:	4b47      	ldr	r3, [pc, #284]	@ (800b090 <_strtod_l+0xaf8>)
 800af74:	429a      	cmp	r2, r3
 800af76:	d103      	bne.n	800af80 <_strtod_l+0x9e8>
 800af78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af7a:	3301      	adds	r3, #1
 800af7c:	f43f ad2b 	beq.w	800a9d6 <_strtod_l+0x43e>
 800af80:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b090 <_strtod_l+0xaf8>
 800af84:	f04f 3aff 	mov.w	sl, #4294967295
 800af88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af8a:	9805      	ldr	r0, [sp, #20]
 800af8c:	f7fe fe74 	bl	8009c78 <_Bfree>
 800af90:	9805      	ldr	r0, [sp, #20]
 800af92:	4649      	mov	r1, r9
 800af94:	f7fe fe70 	bl	8009c78 <_Bfree>
 800af98:	9805      	ldr	r0, [sp, #20]
 800af9a:	4641      	mov	r1, r8
 800af9c:	f7fe fe6c 	bl	8009c78 <_Bfree>
 800afa0:	9805      	ldr	r0, [sp, #20]
 800afa2:	4621      	mov	r1, r4
 800afa4:	f7fe fe68 	bl	8009c78 <_Bfree>
 800afa8:	e618      	b.n	800abdc <_strtod_l+0x644>
 800afaa:	f1ba 0f01 	cmp.w	sl, #1
 800afae:	d103      	bne.n	800afb8 <_strtod_l+0xa20>
 800afb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	f43f ada5 	beq.w	800ab02 <_strtod_l+0x56a>
 800afb8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b068 <_strtod_l+0xad0>
 800afbc:	4f35      	ldr	r7, [pc, #212]	@ (800b094 <_strtod_l+0xafc>)
 800afbe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800afc2:	2600      	movs	r6, #0
 800afc4:	e7b1      	b.n	800af2a <_strtod_l+0x992>
 800afc6:	4f34      	ldr	r7, [pc, #208]	@ (800b098 <_strtod_l+0xb00>)
 800afc8:	2600      	movs	r6, #0
 800afca:	e7aa      	b.n	800af22 <_strtod_l+0x98a>
 800afcc:	4b32      	ldr	r3, [pc, #200]	@ (800b098 <_strtod_l+0xb00>)
 800afce:	4630      	mov	r0, r6
 800afd0:	4639      	mov	r1, r7
 800afd2:	2200      	movs	r2, #0
 800afd4:	f7f5 fb18 	bl	8000608 <__aeabi_dmul>
 800afd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afda:	4606      	mov	r6, r0
 800afdc:	460f      	mov	r7, r1
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d09f      	beq.n	800af22 <_strtod_l+0x98a>
 800afe2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800afe6:	e7a0      	b.n	800af2a <_strtod_l+0x992>
 800afe8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b070 <_strtod_l+0xad8>
 800afec:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aff0:	ec57 6b17 	vmov	r6, r7, d7
 800aff4:	e799      	b.n	800af2a <_strtod_l+0x992>
 800aff6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800affa:	9b08      	ldr	r3, [sp, #32]
 800affc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b000:	2b00      	cmp	r3, #0
 800b002:	d1c1      	bne.n	800af88 <_strtod_l+0x9f0>
 800b004:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b008:	0d1b      	lsrs	r3, r3, #20
 800b00a:	051b      	lsls	r3, r3, #20
 800b00c:	429d      	cmp	r5, r3
 800b00e:	d1bb      	bne.n	800af88 <_strtod_l+0x9f0>
 800b010:	4630      	mov	r0, r6
 800b012:	4639      	mov	r1, r7
 800b014:	f7f5 fe58 	bl	8000cc8 <__aeabi_d2lz>
 800b018:	f7f5 fac8 	bl	80005ac <__aeabi_l2d>
 800b01c:	4602      	mov	r2, r0
 800b01e:	460b      	mov	r3, r1
 800b020:	4630      	mov	r0, r6
 800b022:	4639      	mov	r1, r7
 800b024:	f7f5 f938 	bl	8000298 <__aeabi_dsub>
 800b028:	460b      	mov	r3, r1
 800b02a:	4602      	mov	r2, r0
 800b02c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b030:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b034:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b036:	ea46 060a 	orr.w	r6, r6, sl
 800b03a:	431e      	orrs	r6, r3
 800b03c:	d06f      	beq.n	800b11e <_strtod_l+0xb86>
 800b03e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b078 <_strtod_l+0xae0>)
 800b040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b044:	f7f5 fd52 	bl	8000aec <__aeabi_dcmplt>
 800b048:	2800      	cmp	r0, #0
 800b04a:	f47f accf 	bne.w	800a9ec <_strtod_l+0x454>
 800b04e:	a30c      	add	r3, pc, #48	@ (adr r3, 800b080 <_strtod_l+0xae8>)
 800b050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b054:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b058:	f7f5 fd66 	bl	8000b28 <__aeabi_dcmpgt>
 800b05c:	2800      	cmp	r0, #0
 800b05e:	d093      	beq.n	800af88 <_strtod_l+0x9f0>
 800b060:	e4c4      	b.n	800a9ec <_strtod_l+0x454>
 800b062:	bf00      	nop
 800b064:	f3af 8000 	nop.w
 800b068:	00000000 	.word	0x00000000
 800b06c:	bff00000 	.word	0xbff00000
 800b070:	00000000 	.word	0x00000000
 800b074:	3ff00000 	.word	0x3ff00000
 800b078:	94a03595 	.word	0x94a03595
 800b07c:	3fdfffff 	.word	0x3fdfffff
 800b080:	35afe535 	.word	0x35afe535
 800b084:	3fe00000 	.word	0x3fe00000
 800b088:	000fffff 	.word	0x000fffff
 800b08c:	7ff00000 	.word	0x7ff00000
 800b090:	7fefffff 	.word	0x7fefffff
 800b094:	3ff00000 	.word	0x3ff00000
 800b098:	3fe00000 	.word	0x3fe00000
 800b09c:	7fe00000 	.word	0x7fe00000
 800b0a0:	7c9fffff 	.word	0x7c9fffff
 800b0a4:	9b08      	ldr	r3, [sp, #32]
 800b0a6:	b323      	cbz	r3, 800b0f2 <_strtod_l+0xb5a>
 800b0a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b0ac:	d821      	bhi.n	800b0f2 <_strtod_l+0xb5a>
 800b0ae:	a328      	add	r3, pc, #160	@ (adr r3, 800b150 <_strtod_l+0xbb8>)
 800b0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b4:	4630      	mov	r0, r6
 800b0b6:	4639      	mov	r1, r7
 800b0b8:	f7f5 fd22 	bl	8000b00 <__aeabi_dcmple>
 800b0bc:	b1a0      	cbz	r0, 800b0e8 <_strtod_l+0xb50>
 800b0be:	4639      	mov	r1, r7
 800b0c0:	4630      	mov	r0, r6
 800b0c2:	f7f5 fd79 	bl	8000bb8 <__aeabi_d2uiz>
 800b0c6:	2801      	cmp	r0, #1
 800b0c8:	bf38      	it	cc
 800b0ca:	2001      	movcc	r0, #1
 800b0cc:	f7f5 fa22 	bl	8000514 <__aeabi_ui2d>
 800b0d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0d2:	4606      	mov	r6, r0
 800b0d4:	460f      	mov	r7, r1
 800b0d6:	b9fb      	cbnz	r3, 800b118 <_strtod_l+0xb80>
 800b0d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b0dc:	9014      	str	r0, [sp, #80]	@ 0x50
 800b0de:	9315      	str	r3, [sp, #84]	@ 0x54
 800b0e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b0e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b0e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b0ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b0ee:	1b5b      	subs	r3, r3, r5
 800b0f0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b0f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b0f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b0fa:	f7ff f8f1 	bl	800a2e0 <__ulp>
 800b0fe:	4650      	mov	r0, sl
 800b100:	ec53 2b10 	vmov	r2, r3, d0
 800b104:	4659      	mov	r1, fp
 800b106:	f7f5 fa7f 	bl	8000608 <__aeabi_dmul>
 800b10a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b10e:	f7f5 f8c5 	bl	800029c <__adddf3>
 800b112:	4682      	mov	sl, r0
 800b114:	468b      	mov	fp, r1
 800b116:	e770      	b.n	800affa <_strtod_l+0xa62>
 800b118:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b11c:	e7e0      	b.n	800b0e0 <_strtod_l+0xb48>
 800b11e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b158 <_strtod_l+0xbc0>)
 800b120:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b124:	f7f5 fce2 	bl	8000aec <__aeabi_dcmplt>
 800b128:	e798      	b.n	800b05c <_strtod_l+0xac4>
 800b12a:	2300      	movs	r3, #0
 800b12c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b12e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b130:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b132:	6013      	str	r3, [r2, #0]
 800b134:	f7ff ba6d 	b.w	800a612 <_strtod_l+0x7a>
 800b138:	2a65      	cmp	r2, #101	@ 0x65
 800b13a:	f43f ab66 	beq.w	800a80a <_strtod_l+0x272>
 800b13e:	2a45      	cmp	r2, #69	@ 0x45
 800b140:	f43f ab63 	beq.w	800a80a <_strtod_l+0x272>
 800b144:	2301      	movs	r3, #1
 800b146:	f7ff bb9e 	b.w	800a886 <_strtod_l+0x2ee>
 800b14a:	bf00      	nop
 800b14c:	f3af 8000 	nop.w
 800b150:	ffc00000 	.word	0xffc00000
 800b154:	41dfffff 	.word	0x41dfffff
 800b158:	94a03595 	.word	0x94a03595
 800b15c:	3fcfffff 	.word	0x3fcfffff

0800b160 <_strtod_r>:
 800b160:	4b01      	ldr	r3, [pc, #4]	@ (800b168 <_strtod_r+0x8>)
 800b162:	f7ff ba19 	b.w	800a598 <_strtod_l>
 800b166:	bf00      	nop
 800b168:	2000007c 	.word	0x2000007c

0800b16c <_strtol_l.constprop.0>:
 800b16c:	2b24      	cmp	r3, #36	@ 0x24
 800b16e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b172:	4686      	mov	lr, r0
 800b174:	4690      	mov	r8, r2
 800b176:	d801      	bhi.n	800b17c <_strtol_l.constprop.0+0x10>
 800b178:	2b01      	cmp	r3, #1
 800b17a:	d106      	bne.n	800b18a <_strtol_l.constprop.0+0x1e>
 800b17c:	f7fd fdac 	bl	8008cd8 <__errno>
 800b180:	2316      	movs	r3, #22
 800b182:	6003      	str	r3, [r0, #0]
 800b184:	2000      	movs	r0, #0
 800b186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b18a:	4834      	ldr	r0, [pc, #208]	@ (800b25c <_strtol_l.constprop.0+0xf0>)
 800b18c:	460d      	mov	r5, r1
 800b18e:	462a      	mov	r2, r5
 800b190:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b194:	5d06      	ldrb	r6, [r0, r4]
 800b196:	f016 0608 	ands.w	r6, r6, #8
 800b19a:	d1f8      	bne.n	800b18e <_strtol_l.constprop.0+0x22>
 800b19c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b19e:	d12d      	bne.n	800b1fc <_strtol_l.constprop.0+0x90>
 800b1a0:	782c      	ldrb	r4, [r5, #0]
 800b1a2:	2601      	movs	r6, #1
 800b1a4:	1c95      	adds	r5, r2, #2
 800b1a6:	f033 0210 	bics.w	r2, r3, #16
 800b1aa:	d109      	bne.n	800b1c0 <_strtol_l.constprop.0+0x54>
 800b1ac:	2c30      	cmp	r4, #48	@ 0x30
 800b1ae:	d12a      	bne.n	800b206 <_strtol_l.constprop.0+0x9a>
 800b1b0:	782a      	ldrb	r2, [r5, #0]
 800b1b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b1b6:	2a58      	cmp	r2, #88	@ 0x58
 800b1b8:	d125      	bne.n	800b206 <_strtol_l.constprop.0+0x9a>
 800b1ba:	786c      	ldrb	r4, [r5, #1]
 800b1bc:	2310      	movs	r3, #16
 800b1be:	3502      	adds	r5, #2
 800b1c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b1c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	fbbc f9f3 	udiv	r9, ip, r3
 800b1ce:	4610      	mov	r0, r2
 800b1d0:	fb03 ca19 	mls	sl, r3, r9, ip
 800b1d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b1d8:	2f09      	cmp	r7, #9
 800b1da:	d81b      	bhi.n	800b214 <_strtol_l.constprop.0+0xa8>
 800b1dc:	463c      	mov	r4, r7
 800b1de:	42a3      	cmp	r3, r4
 800b1e0:	dd27      	ble.n	800b232 <_strtol_l.constprop.0+0xc6>
 800b1e2:	1c57      	adds	r7, r2, #1
 800b1e4:	d007      	beq.n	800b1f6 <_strtol_l.constprop.0+0x8a>
 800b1e6:	4581      	cmp	r9, r0
 800b1e8:	d320      	bcc.n	800b22c <_strtol_l.constprop.0+0xc0>
 800b1ea:	d101      	bne.n	800b1f0 <_strtol_l.constprop.0+0x84>
 800b1ec:	45a2      	cmp	sl, r4
 800b1ee:	db1d      	blt.n	800b22c <_strtol_l.constprop.0+0xc0>
 800b1f0:	fb00 4003 	mla	r0, r0, r3, r4
 800b1f4:	2201      	movs	r2, #1
 800b1f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b1fa:	e7eb      	b.n	800b1d4 <_strtol_l.constprop.0+0x68>
 800b1fc:	2c2b      	cmp	r4, #43	@ 0x2b
 800b1fe:	bf04      	itt	eq
 800b200:	782c      	ldrbeq	r4, [r5, #0]
 800b202:	1c95      	addeq	r5, r2, #2
 800b204:	e7cf      	b.n	800b1a6 <_strtol_l.constprop.0+0x3a>
 800b206:	2b00      	cmp	r3, #0
 800b208:	d1da      	bne.n	800b1c0 <_strtol_l.constprop.0+0x54>
 800b20a:	2c30      	cmp	r4, #48	@ 0x30
 800b20c:	bf0c      	ite	eq
 800b20e:	2308      	moveq	r3, #8
 800b210:	230a      	movne	r3, #10
 800b212:	e7d5      	b.n	800b1c0 <_strtol_l.constprop.0+0x54>
 800b214:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b218:	2f19      	cmp	r7, #25
 800b21a:	d801      	bhi.n	800b220 <_strtol_l.constprop.0+0xb4>
 800b21c:	3c37      	subs	r4, #55	@ 0x37
 800b21e:	e7de      	b.n	800b1de <_strtol_l.constprop.0+0x72>
 800b220:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b224:	2f19      	cmp	r7, #25
 800b226:	d804      	bhi.n	800b232 <_strtol_l.constprop.0+0xc6>
 800b228:	3c57      	subs	r4, #87	@ 0x57
 800b22a:	e7d8      	b.n	800b1de <_strtol_l.constprop.0+0x72>
 800b22c:	f04f 32ff 	mov.w	r2, #4294967295
 800b230:	e7e1      	b.n	800b1f6 <_strtol_l.constprop.0+0x8a>
 800b232:	1c53      	adds	r3, r2, #1
 800b234:	d108      	bne.n	800b248 <_strtol_l.constprop.0+0xdc>
 800b236:	2322      	movs	r3, #34	@ 0x22
 800b238:	f8ce 3000 	str.w	r3, [lr]
 800b23c:	4660      	mov	r0, ip
 800b23e:	f1b8 0f00 	cmp.w	r8, #0
 800b242:	d0a0      	beq.n	800b186 <_strtol_l.constprop.0+0x1a>
 800b244:	1e69      	subs	r1, r5, #1
 800b246:	e006      	b.n	800b256 <_strtol_l.constprop.0+0xea>
 800b248:	b106      	cbz	r6, 800b24c <_strtol_l.constprop.0+0xe0>
 800b24a:	4240      	negs	r0, r0
 800b24c:	f1b8 0f00 	cmp.w	r8, #0
 800b250:	d099      	beq.n	800b186 <_strtol_l.constprop.0+0x1a>
 800b252:	2a00      	cmp	r2, #0
 800b254:	d1f6      	bne.n	800b244 <_strtol_l.constprop.0+0xd8>
 800b256:	f8c8 1000 	str.w	r1, [r8]
 800b25a:	e794      	b.n	800b186 <_strtol_l.constprop.0+0x1a>
 800b25c:	0800c881 	.word	0x0800c881

0800b260 <_strtol_r>:
 800b260:	f7ff bf84 	b.w	800b16c <_strtol_l.constprop.0>

0800b264 <__ssputs_r>:
 800b264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b268:	688e      	ldr	r6, [r1, #8]
 800b26a:	461f      	mov	r7, r3
 800b26c:	42be      	cmp	r6, r7
 800b26e:	680b      	ldr	r3, [r1, #0]
 800b270:	4682      	mov	sl, r0
 800b272:	460c      	mov	r4, r1
 800b274:	4690      	mov	r8, r2
 800b276:	d82d      	bhi.n	800b2d4 <__ssputs_r+0x70>
 800b278:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b27c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b280:	d026      	beq.n	800b2d0 <__ssputs_r+0x6c>
 800b282:	6965      	ldr	r5, [r4, #20]
 800b284:	6909      	ldr	r1, [r1, #16]
 800b286:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b28a:	eba3 0901 	sub.w	r9, r3, r1
 800b28e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b292:	1c7b      	adds	r3, r7, #1
 800b294:	444b      	add	r3, r9
 800b296:	106d      	asrs	r5, r5, #1
 800b298:	429d      	cmp	r5, r3
 800b29a:	bf38      	it	cc
 800b29c:	461d      	movcc	r5, r3
 800b29e:	0553      	lsls	r3, r2, #21
 800b2a0:	d527      	bpl.n	800b2f2 <__ssputs_r+0x8e>
 800b2a2:	4629      	mov	r1, r5
 800b2a4:	f7fe fc1c 	bl	8009ae0 <_malloc_r>
 800b2a8:	4606      	mov	r6, r0
 800b2aa:	b360      	cbz	r0, 800b306 <__ssputs_r+0xa2>
 800b2ac:	6921      	ldr	r1, [r4, #16]
 800b2ae:	464a      	mov	r2, r9
 800b2b0:	f7fd fd3f 	bl	8008d32 <memcpy>
 800b2b4:	89a3      	ldrh	r3, [r4, #12]
 800b2b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b2ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2be:	81a3      	strh	r3, [r4, #12]
 800b2c0:	6126      	str	r6, [r4, #16]
 800b2c2:	6165      	str	r5, [r4, #20]
 800b2c4:	444e      	add	r6, r9
 800b2c6:	eba5 0509 	sub.w	r5, r5, r9
 800b2ca:	6026      	str	r6, [r4, #0]
 800b2cc:	60a5      	str	r5, [r4, #8]
 800b2ce:	463e      	mov	r6, r7
 800b2d0:	42be      	cmp	r6, r7
 800b2d2:	d900      	bls.n	800b2d6 <__ssputs_r+0x72>
 800b2d4:	463e      	mov	r6, r7
 800b2d6:	6820      	ldr	r0, [r4, #0]
 800b2d8:	4632      	mov	r2, r6
 800b2da:	4641      	mov	r1, r8
 800b2dc:	f000 f9c6 	bl	800b66c <memmove>
 800b2e0:	68a3      	ldr	r3, [r4, #8]
 800b2e2:	1b9b      	subs	r3, r3, r6
 800b2e4:	60a3      	str	r3, [r4, #8]
 800b2e6:	6823      	ldr	r3, [r4, #0]
 800b2e8:	4433      	add	r3, r6
 800b2ea:	6023      	str	r3, [r4, #0]
 800b2ec:	2000      	movs	r0, #0
 800b2ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2f2:	462a      	mov	r2, r5
 800b2f4:	f000 fd7d 	bl	800bdf2 <_realloc_r>
 800b2f8:	4606      	mov	r6, r0
 800b2fa:	2800      	cmp	r0, #0
 800b2fc:	d1e0      	bne.n	800b2c0 <__ssputs_r+0x5c>
 800b2fe:	6921      	ldr	r1, [r4, #16]
 800b300:	4650      	mov	r0, sl
 800b302:	f7fe fb79 	bl	80099f8 <_free_r>
 800b306:	230c      	movs	r3, #12
 800b308:	f8ca 3000 	str.w	r3, [sl]
 800b30c:	89a3      	ldrh	r3, [r4, #12]
 800b30e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b312:	81a3      	strh	r3, [r4, #12]
 800b314:	f04f 30ff 	mov.w	r0, #4294967295
 800b318:	e7e9      	b.n	800b2ee <__ssputs_r+0x8a>
	...

0800b31c <_svfiprintf_r>:
 800b31c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b320:	4698      	mov	r8, r3
 800b322:	898b      	ldrh	r3, [r1, #12]
 800b324:	061b      	lsls	r3, r3, #24
 800b326:	b09d      	sub	sp, #116	@ 0x74
 800b328:	4607      	mov	r7, r0
 800b32a:	460d      	mov	r5, r1
 800b32c:	4614      	mov	r4, r2
 800b32e:	d510      	bpl.n	800b352 <_svfiprintf_r+0x36>
 800b330:	690b      	ldr	r3, [r1, #16]
 800b332:	b973      	cbnz	r3, 800b352 <_svfiprintf_r+0x36>
 800b334:	2140      	movs	r1, #64	@ 0x40
 800b336:	f7fe fbd3 	bl	8009ae0 <_malloc_r>
 800b33a:	6028      	str	r0, [r5, #0]
 800b33c:	6128      	str	r0, [r5, #16]
 800b33e:	b930      	cbnz	r0, 800b34e <_svfiprintf_r+0x32>
 800b340:	230c      	movs	r3, #12
 800b342:	603b      	str	r3, [r7, #0]
 800b344:	f04f 30ff 	mov.w	r0, #4294967295
 800b348:	b01d      	add	sp, #116	@ 0x74
 800b34a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b34e:	2340      	movs	r3, #64	@ 0x40
 800b350:	616b      	str	r3, [r5, #20]
 800b352:	2300      	movs	r3, #0
 800b354:	9309      	str	r3, [sp, #36]	@ 0x24
 800b356:	2320      	movs	r3, #32
 800b358:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b35c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b360:	2330      	movs	r3, #48	@ 0x30
 800b362:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b500 <_svfiprintf_r+0x1e4>
 800b366:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b36a:	f04f 0901 	mov.w	r9, #1
 800b36e:	4623      	mov	r3, r4
 800b370:	469a      	mov	sl, r3
 800b372:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b376:	b10a      	cbz	r2, 800b37c <_svfiprintf_r+0x60>
 800b378:	2a25      	cmp	r2, #37	@ 0x25
 800b37a:	d1f9      	bne.n	800b370 <_svfiprintf_r+0x54>
 800b37c:	ebba 0b04 	subs.w	fp, sl, r4
 800b380:	d00b      	beq.n	800b39a <_svfiprintf_r+0x7e>
 800b382:	465b      	mov	r3, fp
 800b384:	4622      	mov	r2, r4
 800b386:	4629      	mov	r1, r5
 800b388:	4638      	mov	r0, r7
 800b38a:	f7ff ff6b 	bl	800b264 <__ssputs_r>
 800b38e:	3001      	adds	r0, #1
 800b390:	f000 80a7 	beq.w	800b4e2 <_svfiprintf_r+0x1c6>
 800b394:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b396:	445a      	add	r2, fp
 800b398:	9209      	str	r2, [sp, #36]	@ 0x24
 800b39a:	f89a 3000 	ldrb.w	r3, [sl]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	f000 809f 	beq.w	800b4e2 <_svfiprintf_r+0x1c6>
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	f04f 32ff 	mov.w	r2, #4294967295
 800b3aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3ae:	f10a 0a01 	add.w	sl, sl, #1
 800b3b2:	9304      	str	r3, [sp, #16]
 800b3b4:	9307      	str	r3, [sp, #28]
 800b3b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b3ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800b3bc:	4654      	mov	r4, sl
 800b3be:	2205      	movs	r2, #5
 800b3c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3c4:	484e      	ldr	r0, [pc, #312]	@ (800b500 <_svfiprintf_r+0x1e4>)
 800b3c6:	f7f4 ff0b 	bl	80001e0 <memchr>
 800b3ca:	9a04      	ldr	r2, [sp, #16]
 800b3cc:	b9d8      	cbnz	r0, 800b406 <_svfiprintf_r+0xea>
 800b3ce:	06d0      	lsls	r0, r2, #27
 800b3d0:	bf44      	itt	mi
 800b3d2:	2320      	movmi	r3, #32
 800b3d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3d8:	0711      	lsls	r1, r2, #28
 800b3da:	bf44      	itt	mi
 800b3dc:	232b      	movmi	r3, #43	@ 0x2b
 800b3de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3e2:	f89a 3000 	ldrb.w	r3, [sl]
 800b3e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3e8:	d015      	beq.n	800b416 <_svfiprintf_r+0xfa>
 800b3ea:	9a07      	ldr	r2, [sp, #28]
 800b3ec:	4654      	mov	r4, sl
 800b3ee:	2000      	movs	r0, #0
 800b3f0:	f04f 0c0a 	mov.w	ip, #10
 800b3f4:	4621      	mov	r1, r4
 800b3f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3fa:	3b30      	subs	r3, #48	@ 0x30
 800b3fc:	2b09      	cmp	r3, #9
 800b3fe:	d94b      	bls.n	800b498 <_svfiprintf_r+0x17c>
 800b400:	b1b0      	cbz	r0, 800b430 <_svfiprintf_r+0x114>
 800b402:	9207      	str	r2, [sp, #28]
 800b404:	e014      	b.n	800b430 <_svfiprintf_r+0x114>
 800b406:	eba0 0308 	sub.w	r3, r0, r8
 800b40a:	fa09 f303 	lsl.w	r3, r9, r3
 800b40e:	4313      	orrs	r3, r2
 800b410:	9304      	str	r3, [sp, #16]
 800b412:	46a2      	mov	sl, r4
 800b414:	e7d2      	b.n	800b3bc <_svfiprintf_r+0xa0>
 800b416:	9b03      	ldr	r3, [sp, #12]
 800b418:	1d19      	adds	r1, r3, #4
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	9103      	str	r1, [sp, #12]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	bfbb      	ittet	lt
 800b422:	425b      	neglt	r3, r3
 800b424:	f042 0202 	orrlt.w	r2, r2, #2
 800b428:	9307      	strge	r3, [sp, #28]
 800b42a:	9307      	strlt	r3, [sp, #28]
 800b42c:	bfb8      	it	lt
 800b42e:	9204      	strlt	r2, [sp, #16]
 800b430:	7823      	ldrb	r3, [r4, #0]
 800b432:	2b2e      	cmp	r3, #46	@ 0x2e
 800b434:	d10a      	bne.n	800b44c <_svfiprintf_r+0x130>
 800b436:	7863      	ldrb	r3, [r4, #1]
 800b438:	2b2a      	cmp	r3, #42	@ 0x2a
 800b43a:	d132      	bne.n	800b4a2 <_svfiprintf_r+0x186>
 800b43c:	9b03      	ldr	r3, [sp, #12]
 800b43e:	1d1a      	adds	r2, r3, #4
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	9203      	str	r2, [sp, #12]
 800b444:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b448:	3402      	adds	r4, #2
 800b44a:	9305      	str	r3, [sp, #20]
 800b44c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b510 <_svfiprintf_r+0x1f4>
 800b450:	7821      	ldrb	r1, [r4, #0]
 800b452:	2203      	movs	r2, #3
 800b454:	4650      	mov	r0, sl
 800b456:	f7f4 fec3 	bl	80001e0 <memchr>
 800b45a:	b138      	cbz	r0, 800b46c <_svfiprintf_r+0x150>
 800b45c:	9b04      	ldr	r3, [sp, #16]
 800b45e:	eba0 000a 	sub.w	r0, r0, sl
 800b462:	2240      	movs	r2, #64	@ 0x40
 800b464:	4082      	lsls	r2, r0
 800b466:	4313      	orrs	r3, r2
 800b468:	3401      	adds	r4, #1
 800b46a:	9304      	str	r3, [sp, #16]
 800b46c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b470:	4824      	ldr	r0, [pc, #144]	@ (800b504 <_svfiprintf_r+0x1e8>)
 800b472:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b476:	2206      	movs	r2, #6
 800b478:	f7f4 feb2 	bl	80001e0 <memchr>
 800b47c:	2800      	cmp	r0, #0
 800b47e:	d036      	beq.n	800b4ee <_svfiprintf_r+0x1d2>
 800b480:	4b21      	ldr	r3, [pc, #132]	@ (800b508 <_svfiprintf_r+0x1ec>)
 800b482:	bb1b      	cbnz	r3, 800b4cc <_svfiprintf_r+0x1b0>
 800b484:	9b03      	ldr	r3, [sp, #12]
 800b486:	3307      	adds	r3, #7
 800b488:	f023 0307 	bic.w	r3, r3, #7
 800b48c:	3308      	adds	r3, #8
 800b48e:	9303      	str	r3, [sp, #12]
 800b490:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b492:	4433      	add	r3, r6
 800b494:	9309      	str	r3, [sp, #36]	@ 0x24
 800b496:	e76a      	b.n	800b36e <_svfiprintf_r+0x52>
 800b498:	fb0c 3202 	mla	r2, ip, r2, r3
 800b49c:	460c      	mov	r4, r1
 800b49e:	2001      	movs	r0, #1
 800b4a0:	e7a8      	b.n	800b3f4 <_svfiprintf_r+0xd8>
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	3401      	adds	r4, #1
 800b4a6:	9305      	str	r3, [sp, #20]
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	f04f 0c0a 	mov.w	ip, #10
 800b4ae:	4620      	mov	r0, r4
 800b4b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4b4:	3a30      	subs	r2, #48	@ 0x30
 800b4b6:	2a09      	cmp	r2, #9
 800b4b8:	d903      	bls.n	800b4c2 <_svfiprintf_r+0x1a6>
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d0c6      	beq.n	800b44c <_svfiprintf_r+0x130>
 800b4be:	9105      	str	r1, [sp, #20]
 800b4c0:	e7c4      	b.n	800b44c <_svfiprintf_r+0x130>
 800b4c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4c6:	4604      	mov	r4, r0
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	e7f0      	b.n	800b4ae <_svfiprintf_r+0x192>
 800b4cc:	ab03      	add	r3, sp, #12
 800b4ce:	9300      	str	r3, [sp, #0]
 800b4d0:	462a      	mov	r2, r5
 800b4d2:	4b0e      	ldr	r3, [pc, #56]	@ (800b50c <_svfiprintf_r+0x1f0>)
 800b4d4:	a904      	add	r1, sp, #16
 800b4d6:	4638      	mov	r0, r7
 800b4d8:	f7fc fc86 	bl	8007de8 <_printf_float>
 800b4dc:	1c42      	adds	r2, r0, #1
 800b4de:	4606      	mov	r6, r0
 800b4e0:	d1d6      	bne.n	800b490 <_svfiprintf_r+0x174>
 800b4e2:	89ab      	ldrh	r3, [r5, #12]
 800b4e4:	065b      	lsls	r3, r3, #25
 800b4e6:	f53f af2d 	bmi.w	800b344 <_svfiprintf_r+0x28>
 800b4ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4ec:	e72c      	b.n	800b348 <_svfiprintf_r+0x2c>
 800b4ee:	ab03      	add	r3, sp, #12
 800b4f0:	9300      	str	r3, [sp, #0]
 800b4f2:	462a      	mov	r2, r5
 800b4f4:	4b05      	ldr	r3, [pc, #20]	@ (800b50c <_svfiprintf_r+0x1f0>)
 800b4f6:	a904      	add	r1, sp, #16
 800b4f8:	4638      	mov	r0, r7
 800b4fa:	f7fc ff0d 	bl	8008318 <_printf_i>
 800b4fe:	e7ed      	b.n	800b4dc <_svfiprintf_r+0x1c0>
 800b500:	0800c981 	.word	0x0800c981
 800b504:	0800c98b 	.word	0x0800c98b
 800b508:	08007de9 	.word	0x08007de9
 800b50c:	0800b265 	.word	0x0800b265
 800b510:	0800c987 	.word	0x0800c987

0800b514 <__sflush_r>:
 800b514:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b51c:	0716      	lsls	r6, r2, #28
 800b51e:	4605      	mov	r5, r0
 800b520:	460c      	mov	r4, r1
 800b522:	d454      	bmi.n	800b5ce <__sflush_r+0xba>
 800b524:	684b      	ldr	r3, [r1, #4]
 800b526:	2b00      	cmp	r3, #0
 800b528:	dc02      	bgt.n	800b530 <__sflush_r+0x1c>
 800b52a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	dd48      	ble.n	800b5c2 <__sflush_r+0xae>
 800b530:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b532:	2e00      	cmp	r6, #0
 800b534:	d045      	beq.n	800b5c2 <__sflush_r+0xae>
 800b536:	2300      	movs	r3, #0
 800b538:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b53c:	682f      	ldr	r7, [r5, #0]
 800b53e:	6a21      	ldr	r1, [r4, #32]
 800b540:	602b      	str	r3, [r5, #0]
 800b542:	d030      	beq.n	800b5a6 <__sflush_r+0x92>
 800b544:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b546:	89a3      	ldrh	r3, [r4, #12]
 800b548:	0759      	lsls	r1, r3, #29
 800b54a:	d505      	bpl.n	800b558 <__sflush_r+0x44>
 800b54c:	6863      	ldr	r3, [r4, #4]
 800b54e:	1ad2      	subs	r2, r2, r3
 800b550:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b552:	b10b      	cbz	r3, 800b558 <__sflush_r+0x44>
 800b554:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b556:	1ad2      	subs	r2, r2, r3
 800b558:	2300      	movs	r3, #0
 800b55a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b55c:	6a21      	ldr	r1, [r4, #32]
 800b55e:	4628      	mov	r0, r5
 800b560:	47b0      	blx	r6
 800b562:	1c43      	adds	r3, r0, #1
 800b564:	89a3      	ldrh	r3, [r4, #12]
 800b566:	d106      	bne.n	800b576 <__sflush_r+0x62>
 800b568:	6829      	ldr	r1, [r5, #0]
 800b56a:	291d      	cmp	r1, #29
 800b56c:	d82b      	bhi.n	800b5c6 <__sflush_r+0xb2>
 800b56e:	4a2a      	ldr	r2, [pc, #168]	@ (800b618 <__sflush_r+0x104>)
 800b570:	410a      	asrs	r2, r1
 800b572:	07d6      	lsls	r6, r2, #31
 800b574:	d427      	bmi.n	800b5c6 <__sflush_r+0xb2>
 800b576:	2200      	movs	r2, #0
 800b578:	6062      	str	r2, [r4, #4]
 800b57a:	04d9      	lsls	r1, r3, #19
 800b57c:	6922      	ldr	r2, [r4, #16]
 800b57e:	6022      	str	r2, [r4, #0]
 800b580:	d504      	bpl.n	800b58c <__sflush_r+0x78>
 800b582:	1c42      	adds	r2, r0, #1
 800b584:	d101      	bne.n	800b58a <__sflush_r+0x76>
 800b586:	682b      	ldr	r3, [r5, #0]
 800b588:	b903      	cbnz	r3, 800b58c <__sflush_r+0x78>
 800b58a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b58c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b58e:	602f      	str	r7, [r5, #0]
 800b590:	b1b9      	cbz	r1, 800b5c2 <__sflush_r+0xae>
 800b592:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b596:	4299      	cmp	r1, r3
 800b598:	d002      	beq.n	800b5a0 <__sflush_r+0x8c>
 800b59a:	4628      	mov	r0, r5
 800b59c:	f7fe fa2c 	bl	80099f8 <_free_r>
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	6363      	str	r3, [r4, #52]	@ 0x34
 800b5a4:	e00d      	b.n	800b5c2 <__sflush_r+0xae>
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	4628      	mov	r0, r5
 800b5aa:	47b0      	blx	r6
 800b5ac:	4602      	mov	r2, r0
 800b5ae:	1c50      	adds	r0, r2, #1
 800b5b0:	d1c9      	bne.n	800b546 <__sflush_r+0x32>
 800b5b2:	682b      	ldr	r3, [r5, #0]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d0c6      	beq.n	800b546 <__sflush_r+0x32>
 800b5b8:	2b1d      	cmp	r3, #29
 800b5ba:	d001      	beq.n	800b5c0 <__sflush_r+0xac>
 800b5bc:	2b16      	cmp	r3, #22
 800b5be:	d11e      	bne.n	800b5fe <__sflush_r+0xea>
 800b5c0:	602f      	str	r7, [r5, #0]
 800b5c2:	2000      	movs	r0, #0
 800b5c4:	e022      	b.n	800b60c <__sflush_r+0xf8>
 800b5c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5ca:	b21b      	sxth	r3, r3
 800b5cc:	e01b      	b.n	800b606 <__sflush_r+0xf2>
 800b5ce:	690f      	ldr	r7, [r1, #16]
 800b5d0:	2f00      	cmp	r7, #0
 800b5d2:	d0f6      	beq.n	800b5c2 <__sflush_r+0xae>
 800b5d4:	0793      	lsls	r3, r2, #30
 800b5d6:	680e      	ldr	r6, [r1, #0]
 800b5d8:	bf08      	it	eq
 800b5da:	694b      	ldreq	r3, [r1, #20]
 800b5dc:	600f      	str	r7, [r1, #0]
 800b5de:	bf18      	it	ne
 800b5e0:	2300      	movne	r3, #0
 800b5e2:	eba6 0807 	sub.w	r8, r6, r7
 800b5e6:	608b      	str	r3, [r1, #8]
 800b5e8:	f1b8 0f00 	cmp.w	r8, #0
 800b5ec:	dde9      	ble.n	800b5c2 <__sflush_r+0xae>
 800b5ee:	6a21      	ldr	r1, [r4, #32]
 800b5f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b5f2:	4643      	mov	r3, r8
 800b5f4:	463a      	mov	r2, r7
 800b5f6:	4628      	mov	r0, r5
 800b5f8:	47b0      	blx	r6
 800b5fa:	2800      	cmp	r0, #0
 800b5fc:	dc08      	bgt.n	800b610 <__sflush_r+0xfc>
 800b5fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b602:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b606:	81a3      	strh	r3, [r4, #12]
 800b608:	f04f 30ff 	mov.w	r0, #4294967295
 800b60c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b610:	4407      	add	r7, r0
 800b612:	eba8 0800 	sub.w	r8, r8, r0
 800b616:	e7e7      	b.n	800b5e8 <__sflush_r+0xd4>
 800b618:	dfbffffe 	.word	0xdfbffffe

0800b61c <_fflush_r>:
 800b61c:	b538      	push	{r3, r4, r5, lr}
 800b61e:	690b      	ldr	r3, [r1, #16]
 800b620:	4605      	mov	r5, r0
 800b622:	460c      	mov	r4, r1
 800b624:	b913      	cbnz	r3, 800b62c <_fflush_r+0x10>
 800b626:	2500      	movs	r5, #0
 800b628:	4628      	mov	r0, r5
 800b62a:	bd38      	pop	{r3, r4, r5, pc}
 800b62c:	b118      	cbz	r0, 800b636 <_fflush_r+0x1a>
 800b62e:	6a03      	ldr	r3, [r0, #32]
 800b630:	b90b      	cbnz	r3, 800b636 <_fflush_r+0x1a>
 800b632:	f7fd fa31 	bl	8008a98 <__sinit>
 800b636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d0f3      	beq.n	800b626 <_fflush_r+0xa>
 800b63e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b640:	07d0      	lsls	r0, r2, #31
 800b642:	d404      	bmi.n	800b64e <_fflush_r+0x32>
 800b644:	0599      	lsls	r1, r3, #22
 800b646:	d402      	bmi.n	800b64e <_fflush_r+0x32>
 800b648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b64a:	f7fd fb70 	bl	8008d2e <__retarget_lock_acquire_recursive>
 800b64e:	4628      	mov	r0, r5
 800b650:	4621      	mov	r1, r4
 800b652:	f7ff ff5f 	bl	800b514 <__sflush_r>
 800b656:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b658:	07da      	lsls	r2, r3, #31
 800b65a:	4605      	mov	r5, r0
 800b65c:	d4e4      	bmi.n	800b628 <_fflush_r+0xc>
 800b65e:	89a3      	ldrh	r3, [r4, #12]
 800b660:	059b      	lsls	r3, r3, #22
 800b662:	d4e1      	bmi.n	800b628 <_fflush_r+0xc>
 800b664:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b666:	f7fd fb63 	bl	8008d30 <__retarget_lock_release_recursive>
 800b66a:	e7dd      	b.n	800b628 <_fflush_r+0xc>

0800b66c <memmove>:
 800b66c:	4288      	cmp	r0, r1
 800b66e:	b510      	push	{r4, lr}
 800b670:	eb01 0402 	add.w	r4, r1, r2
 800b674:	d902      	bls.n	800b67c <memmove+0x10>
 800b676:	4284      	cmp	r4, r0
 800b678:	4623      	mov	r3, r4
 800b67a:	d807      	bhi.n	800b68c <memmove+0x20>
 800b67c:	1e43      	subs	r3, r0, #1
 800b67e:	42a1      	cmp	r1, r4
 800b680:	d008      	beq.n	800b694 <memmove+0x28>
 800b682:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b686:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b68a:	e7f8      	b.n	800b67e <memmove+0x12>
 800b68c:	4402      	add	r2, r0
 800b68e:	4601      	mov	r1, r0
 800b690:	428a      	cmp	r2, r1
 800b692:	d100      	bne.n	800b696 <memmove+0x2a>
 800b694:	bd10      	pop	{r4, pc}
 800b696:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b69a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b69e:	e7f7      	b.n	800b690 <memmove+0x24>

0800b6a0 <strncmp>:
 800b6a0:	b510      	push	{r4, lr}
 800b6a2:	b16a      	cbz	r2, 800b6c0 <strncmp+0x20>
 800b6a4:	3901      	subs	r1, #1
 800b6a6:	1884      	adds	r4, r0, r2
 800b6a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b6b0:	429a      	cmp	r2, r3
 800b6b2:	d103      	bne.n	800b6bc <strncmp+0x1c>
 800b6b4:	42a0      	cmp	r0, r4
 800b6b6:	d001      	beq.n	800b6bc <strncmp+0x1c>
 800b6b8:	2a00      	cmp	r2, #0
 800b6ba:	d1f5      	bne.n	800b6a8 <strncmp+0x8>
 800b6bc:	1ad0      	subs	r0, r2, r3
 800b6be:	bd10      	pop	{r4, pc}
 800b6c0:	4610      	mov	r0, r2
 800b6c2:	e7fc      	b.n	800b6be <strncmp+0x1e>

0800b6c4 <_sbrk_r>:
 800b6c4:	b538      	push	{r3, r4, r5, lr}
 800b6c6:	4d06      	ldr	r5, [pc, #24]	@ (800b6e0 <_sbrk_r+0x1c>)
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	4604      	mov	r4, r0
 800b6cc:	4608      	mov	r0, r1
 800b6ce:	602b      	str	r3, [r5, #0]
 800b6d0:	f7f6 fd12 	bl	80020f8 <_sbrk>
 800b6d4:	1c43      	adds	r3, r0, #1
 800b6d6:	d102      	bne.n	800b6de <_sbrk_r+0x1a>
 800b6d8:	682b      	ldr	r3, [r5, #0]
 800b6da:	b103      	cbz	r3, 800b6de <_sbrk_r+0x1a>
 800b6dc:	6023      	str	r3, [r4, #0]
 800b6de:	bd38      	pop	{r3, r4, r5, pc}
 800b6e0:	20004e74 	.word	0x20004e74
 800b6e4:	00000000 	.word	0x00000000

0800b6e8 <nan>:
 800b6e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b6f0 <nan+0x8>
 800b6ec:	4770      	bx	lr
 800b6ee:	bf00      	nop
 800b6f0:	00000000 	.word	0x00000000
 800b6f4:	7ff80000 	.word	0x7ff80000

0800b6f8 <__assert_func>:
 800b6f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b6fa:	4614      	mov	r4, r2
 800b6fc:	461a      	mov	r2, r3
 800b6fe:	4b09      	ldr	r3, [pc, #36]	@ (800b724 <__assert_func+0x2c>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	4605      	mov	r5, r0
 800b704:	68d8      	ldr	r0, [r3, #12]
 800b706:	b954      	cbnz	r4, 800b71e <__assert_func+0x26>
 800b708:	4b07      	ldr	r3, [pc, #28]	@ (800b728 <__assert_func+0x30>)
 800b70a:	461c      	mov	r4, r3
 800b70c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b710:	9100      	str	r1, [sp, #0]
 800b712:	462b      	mov	r3, r5
 800b714:	4905      	ldr	r1, [pc, #20]	@ (800b72c <__assert_func+0x34>)
 800b716:	f000 fba7 	bl	800be68 <fiprintf>
 800b71a:	f000 fbb7 	bl	800be8c <abort>
 800b71e:	4b04      	ldr	r3, [pc, #16]	@ (800b730 <__assert_func+0x38>)
 800b720:	e7f4      	b.n	800b70c <__assert_func+0x14>
 800b722:	bf00      	nop
 800b724:	2000002c 	.word	0x2000002c
 800b728:	0800c9d5 	.word	0x0800c9d5
 800b72c:	0800c9a7 	.word	0x0800c9a7
 800b730:	0800c99a 	.word	0x0800c99a

0800b734 <_calloc_r>:
 800b734:	b570      	push	{r4, r5, r6, lr}
 800b736:	fba1 5402 	umull	r5, r4, r1, r2
 800b73a:	b93c      	cbnz	r4, 800b74c <_calloc_r+0x18>
 800b73c:	4629      	mov	r1, r5
 800b73e:	f7fe f9cf 	bl	8009ae0 <_malloc_r>
 800b742:	4606      	mov	r6, r0
 800b744:	b928      	cbnz	r0, 800b752 <_calloc_r+0x1e>
 800b746:	2600      	movs	r6, #0
 800b748:	4630      	mov	r0, r6
 800b74a:	bd70      	pop	{r4, r5, r6, pc}
 800b74c:	220c      	movs	r2, #12
 800b74e:	6002      	str	r2, [r0, #0]
 800b750:	e7f9      	b.n	800b746 <_calloc_r+0x12>
 800b752:	462a      	mov	r2, r5
 800b754:	4621      	mov	r1, r4
 800b756:	f7fd fa6c 	bl	8008c32 <memset>
 800b75a:	e7f5      	b.n	800b748 <_calloc_r+0x14>

0800b75c <rshift>:
 800b75c:	6903      	ldr	r3, [r0, #16]
 800b75e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b762:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b766:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b76a:	f100 0414 	add.w	r4, r0, #20
 800b76e:	dd45      	ble.n	800b7fc <rshift+0xa0>
 800b770:	f011 011f 	ands.w	r1, r1, #31
 800b774:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b778:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b77c:	d10c      	bne.n	800b798 <rshift+0x3c>
 800b77e:	f100 0710 	add.w	r7, r0, #16
 800b782:	4629      	mov	r1, r5
 800b784:	42b1      	cmp	r1, r6
 800b786:	d334      	bcc.n	800b7f2 <rshift+0x96>
 800b788:	1a9b      	subs	r3, r3, r2
 800b78a:	009b      	lsls	r3, r3, #2
 800b78c:	1eea      	subs	r2, r5, #3
 800b78e:	4296      	cmp	r6, r2
 800b790:	bf38      	it	cc
 800b792:	2300      	movcc	r3, #0
 800b794:	4423      	add	r3, r4
 800b796:	e015      	b.n	800b7c4 <rshift+0x68>
 800b798:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b79c:	f1c1 0820 	rsb	r8, r1, #32
 800b7a0:	40cf      	lsrs	r7, r1
 800b7a2:	f105 0e04 	add.w	lr, r5, #4
 800b7a6:	46a1      	mov	r9, r4
 800b7a8:	4576      	cmp	r6, lr
 800b7aa:	46f4      	mov	ip, lr
 800b7ac:	d815      	bhi.n	800b7da <rshift+0x7e>
 800b7ae:	1a9a      	subs	r2, r3, r2
 800b7b0:	0092      	lsls	r2, r2, #2
 800b7b2:	3a04      	subs	r2, #4
 800b7b4:	3501      	adds	r5, #1
 800b7b6:	42ae      	cmp	r6, r5
 800b7b8:	bf38      	it	cc
 800b7ba:	2200      	movcc	r2, #0
 800b7bc:	18a3      	adds	r3, r4, r2
 800b7be:	50a7      	str	r7, [r4, r2]
 800b7c0:	b107      	cbz	r7, 800b7c4 <rshift+0x68>
 800b7c2:	3304      	adds	r3, #4
 800b7c4:	1b1a      	subs	r2, r3, r4
 800b7c6:	42a3      	cmp	r3, r4
 800b7c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b7cc:	bf08      	it	eq
 800b7ce:	2300      	moveq	r3, #0
 800b7d0:	6102      	str	r2, [r0, #16]
 800b7d2:	bf08      	it	eq
 800b7d4:	6143      	streq	r3, [r0, #20]
 800b7d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b7da:	f8dc c000 	ldr.w	ip, [ip]
 800b7de:	fa0c fc08 	lsl.w	ip, ip, r8
 800b7e2:	ea4c 0707 	orr.w	r7, ip, r7
 800b7e6:	f849 7b04 	str.w	r7, [r9], #4
 800b7ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b7ee:	40cf      	lsrs	r7, r1
 800b7f0:	e7da      	b.n	800b7a8 <rshift+0x4c>
 800b7f2:	f851 cb04 	ldr.w	ip, [r1], #4
 800b7f6:	f847 cf04 	str.w	ip, [r7, #4]!
 800b7fa:	e7c3      	b.n	800b784 <rshift+0x28>
 800b7fc:	4623      	mov	r3, r4
 800b7fe:	e7e1      	b.n	800b7c4 <rshift+0x68>

0800b800 <__hexdig_fun>:
 800b800:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b804:	2b09      	cmp	r3, #9
 800b806:	d802      	bhi.n	800b80e <__hexdig_fun+0xe>
 800b808:	3820      	subs	r0, #32
 800b80a:	b2c0      	uxtb	r0, r0
 800b80c:	4770      	bx	lr
 800b80e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b812:	2b05      	cmp	r3, #5
 800b814:	d801      	bhi.n	800b81a <__hexdig_fun+0x1a>
 800b816:	3847      	subs	r0, #71	@ 0x47
 800b818:	e7f7      	b.n	800b80a <__hexdig_fun+0xa>
 800b81a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b81e:	2b05      	cmp	r3, #5
 800b820:	d801      	bhi.n	800b826 <__hexdig_fun+0x26>
 800b822:	3827      	subs	r0, #39	@ 0x27
 800b824:	e7f1      	b.n	800b80a <__hexdig_fun+0xa>
 800b826:	2000      	movs	r0, #0
 800b828:	4770      	bx	lr
	...

0800b82c <__gethex>:
 800b82c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b830:	b085      	sub	sp, #20
 800b832:	468a      	mov	sl, r1
 800b834:	9302      	str	r3, [sp, #8]
 800b836:	680b      	ldr	r3, [r1, #0]
 800b838:	9001      	str	r0, [sp, #4]
 800b83a:	4690      	mov	r8, r2
 800b83c:	1c9c      	adds	r4, r3, #2
 800b83e:	46a1      	mov	r9, r4
 800b840:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b844:	2830      	cmp	r0, #48	@ 0x30
 800b846:	d0fa      	beq.n	800b83e <__gethex+0x12>
 800b848:	eba9 0303 	sub.w	r3, r9, r3
 800b84c:	f1a3 0b02 	sub.w	fp, r3, #2
 800b850:	f7ff ffd6 	bl	800b800 <__hexdig_fun>
 800b854:	4605      	mov	r5, r0
 800b856:	2800      	cmp	r0, #0
 800b858:	d168      	bne.n	800b92c <__gethex+0x100>
 800b85a:	49a0      	ldr	r1, [pc, #640]	@ (800badc <__gethex+0x2b0>)
 800b85c:	2201      	movs	r2, #1
 800b85e:	4648      	mov	r0, r9
 800b860:	f7ff ff1e 	bl	800b6a0 <strncmp>
 800b864:	4607      	mov	r7, r0
 800b866:	2800      	cmp	r0, #0
 800b868:	d167      	bne.n	800b93a <__gethex+0x10e>
 800b86a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b86e:	4626      	mov	r6, r4
 800b870:	f7ff ffc6 	bl	800b800 <__hexdig_fun>
 800b874:	2800      	cmp	r0, #0
 800b876:	d062      	beq.n	800b93e <__gethex+0x112>
 800b878:	4623      	mov	r3, r4
 800b87a:	7818      	ldrb	r0, [r3, #0]
 800b87c:	2830      	cmp	r0, #48	@ 0x30
 800b87e:	4699      	mov	r9, r3
 800b880:	f103 0301 	add.w	r3, r3, #1
 800b884:	d0f9      	beq.n	800b87a <__gethex+0x4e>
 800b886:	f7ff ffbb 	bl	800b800 <__hexdig_fun>
 800b88a:	fab0 f580 	clz	r5, r0
 800b88e:	096d      	lsrs	r5, r5, #5
 800b890:	f04f 0b01 	mov.w	fp, #1
 800b894:	464a      	mov	r2, r9
 800b896:	4616      	mov	r6, r2
 800b898:	3201      	adds	r2, #1
 800b89a:	7830      	ldrb	r0, [r6, #0]
 800b89c:	f7ff ffb0 	bl	800b800 <__hexdig_fun>
 800b8a0:	2800      	cmp	r0, #0
 800b8a2:	d1f8      	bne.n	800b896 <__gethex+0x6a>
 800b8a4:	498d      	ldr	r1, [pc, #564]	@ (800badc <__gethex+0x2b0>)
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	f7ff fef9 	bl	800b6a0 <strncmp>
 800b8ae:	2800      	cmp	r0, #0
 800b8b0:	d13f      	bne.n	800b932 <__gethex+0x106>
 800b8b2:	b944      	cbnz	r4, 800b8c6 <__gethex+0x9a>
 800b8b4:	1c74      	adds	r4, r6, #1
 800b8b6:	4622      	mov	r2, r4
 800b8b8:	4616      	mov	r6, r2
 800b8ba:	3201      	adds	r2, #1
 800b8bc:	7830      	ldrb	r0, [r6, #0]
 800b8be:	f7ff ff9f 	bl	800b800 <__hexdig_fun>
 800b8c2:	2800      	cmp	r0, #0
 800b8c4:	d1f8      	bne.n	800b8b8 <__gethex+0x8c>
 800b8c6:	1ba4      	subs	r4, r4, r6
 800b8c8:	00a7      	lsls	r7, r4, #2
 800b8ca:	7833      	ldrb	r3, [r6, #0]
 800b8cc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b8d0:	2b50      	cmp	r3, #80	@ 0x50
 800b8d2:	d13e      	bne.n	800b952 <__gethex+0x126>
 800b8d4:	7873      	ldrb	r3, [r6, #1]
 800b8d6:	2b2b      	cmp	r3, #43	@ 0x2b
 800b8d8:	d033      	beq.n	800b942 <__gethex+0x116>
 800b8da:	2b2d      	cmp	r3, #45	@ 0x2d
 800b8dc:	d034      	beq.n	800b948 <__gethex+0x11c>
 800b8de:	1c71      	adds	r1, r6, #1
 800b8e0:	2400      	movs	r4, #0
 800b8e2:	7808      	ldrb	r0, [r1, #0]
 800b8e4:	f7ff ff8c 	bl	800b800 <__hexdig_fun>
 800b8e8:	1e43      	subs	r3, r0, #1
 800b8ea:	b2db      	uxtb	r3, r3
 800b8ec:	2b18      	cmp	r3, #24
 800b8ee:	d830      	bhi.n	800b952 <__gethex+0x126>
 800b8f0:	f1a0 0210 	sub.w	r2, r0, #16
 800b8f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b8f8:	f7ff ff82 	bl	800b800 <__hexdig_fun>
 800b8fc:	f100 3cff 	add.w	ip, r0, #4294967295
 800b900:	fa5f fc8c 	uxtb.w	ip, ip
 800b904:	f1bc 0f18 	cmp.w	ip, #24
 800b908:	f04f 030a 	mov.w	r3, #10
 800b90c:	d91e      	bls.n	800b94c <__gethex+0x120>
 800b90e:	b104      	cbz	r4, 800b912 <__gethex+0xe6>
 800b910:	4252      	negs	r2, r2
 800b912:	4417      	add	r7, r2
 800b914:	f8ca 1000 	str.w	r1, [sl]
 800b918:	b1ed      	cbz	r5, 800b956 <__gethex+0x12a>
 800b91a:	f1bb 0f00 	cmp.w	fp, #0
 800b91e:	bf0c      	ite	eq
 800b920:	2506      	moveq	r5, #6
 800b922:	2500      	movne	r5, #0
 800b924:	4628      	mov	r0, r5
 800b926:	b005      	add	sp, #20
 800b928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b92c:	2500      	movs	r5, #0
 800b92e:	462c      	mov	r4, r5
 800b930:	e7b0      	b.n	800b894 <__gethex+0x68>
 800b932:	2c00      	cmp	r4, #0
 800b934:	d1c7      	bne.n	800b8c6 <__gethex+0x9a>
 800b936:	4627      	mov	r7, r4
 800b938:	e7c7      	b.n	800b8ca <__gethex+0x9e>
 800b93a:	464e      	mov	r6, r9
 800b93c:	462f      	mov	r7, r5
 800b93e:	2501      	movs	r5, #1
 800b940:	e7c3      	b.n	800b8ca <__gethex+0x9e>
 800b942:	2400      	movs	r4, #0
 800b944:	1cb1      	adds	r1, r6, #2
 800b946:	e7cc      	b.n	800b8e2 <__gethex+0xb6>
 800b948:	2401      	movs	r4, #1
 800b94a:	e7fb      	b.n	800b944 <__gethex+0x118>
 800b94c:	fb03 0002 	mla	r0, r3, r2, r0
 800b950:	e7ce      	b.n	800b8f0 <__gethex+0xc4>
 800b952:	4631      	mov	r1, r6
 800b954:	e7de      	b.n	800b914 <__gethex+0xe8>
 800b956:	eba6 0309 	sub.w	r3, r6, r9
 800b95a:	3b01      	subs	r3, #1
 800b95c:	4629      	mov	r1, r5
 800b95e:	2b07      	cmp	r3, #7
 800b960:	dc0a      	bgt.n	800b978 <__gethex+0x14c>
 800b962:	9801      	ldr	r0, [sp, #4]
 800b964:	f7fe f948 	bl	8009bf8 <_Balloc>
 800b968:	4604      	mov	r4, r0
 800b96a:	b940      	cbnz	r0, 800b97e <__gethex+0x152>
 800b96c:	4b5c      	ldr	r3, [pc, #368]	@ (800bae0 <__gethex+0x2b4>)
 800b96e:	4602      	mov	r2, r0
 800b970:	21e4      	movs	r1, #228	@ 0xe4
 800b972:	485c      	ldr	r0, [pc, #368]	@ (800bae4 <__gethex+0x2b8>)
 800b974:	f7ff fec0 	bl	800b6f8 <__assert_func>
 800b978:	3101      	adds	r1, #1
 800b97a:	105b      	asrs	r3, r3, #1
 800b97c:	e7ef      	b.n	800b95e <__gethex+0x132>
 800b97e:	f100 0a14 	add.w	sl, r0, #20
 800b982:	2300      	movs	r3, #0
 800b984:	4655      	mov	r5, sl
 800b986:	469b      	mov	fp, r3
 800b988:	45b1      	cmp	r9, r6
 800b98a:	d337      	bcc.n	800b9fc <__gethex+0x1d0>
 800b98c:	f845 bb04 	str.w	fp, [r5], #4
 800b990:	eba5 050a 	sub.w	r5, r5, sl
 800b994:	10ad      	asrs	r5, r5, #2
 800b996:	6125      	str	r5, [r4, #16]
 800b998:	4658      	mov	r0, fp
 800b99a:	f7fe fa1f 	bl	8009ddc <__hi0bits>
 800b99e:	016d      	lsls	r5, r5, #5
 800b9a0:	f8d8 6000 	ldr.w	r6, [r8]
 800b9a4:	1a2d      	subs	r5, r5, r0
 800b9a6:	42b5      	cmp	r5, r6
 800b9a8:	dd54      	ble.n	800ba54 <__gethex+0x228>
 800b9aa:	1bad      	subs	r5, r5, r6
 800b9ac:	4629      	mov	r1, r5
 800b9ae:	4620      	mov	r0, r4
 800b9b0:	f7fe fdb3 	bl	800a51a <__any_on>
 800b9b4:	4681      	mov	r9, r0
 800b9b6:	b178      	cbz	r0, 800b9d8 <__gethex+0x1ac>
 800b9b8:	1e6b      	subs	r3, r5, #1
 800b9ba:	1159      	asrs	r1, r3, #5
 800b9bc:	f003 021f 	and.w	r2, r3, #31
 800b9c0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b9c4:	f04f 0901 	mov.w	r9, #1
 800b9c8:	fa09 f202 	lsl.w	r2, r9, r2
 800b9cc:	420a      	tst	r2, r1
 800b9ce:	d003      	beq.n	800b9d8 <__gethex+0x1ac>
 800b9d0:	454b      	cmp	r3, r9
 800b9d2:	dc36      	bgt.n	800ba42 <__gethex+0x216>
 800b9d4:	f04f 0902 	mov.w	r9, #2
 800b9d8:	4629      	mov	r1, r5
 800b9da:	4620      	mov	r0, r4
 800b9dc:	f7ff febe 	bl	800b75c <rshift>
 800b9e0:	442f      	add	r7, r5
 800b9e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b9e6:	42bb      	cmp	r3, r7
 800b9e8:	da42      	bge.n	800ba70 <__gethex+0x244>
 800b9ea:	9801      	ldr	r0, [sp, #4]
 800b9ec:	4621      	mov	r1, r4
 800b9ee:	f7fe f943 	bl	8009c78 <_Bfree>
 800b9f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	6013      	str	r3, [r2, #0]
 800b9f8:	25a3      	movs	r5, #163	@ 0xa3
 800b9fa:	e793      	b.n	800b924 <__gethex+0xf8>
 800b9fc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ba00:	2a2e      	cmp	r2, #46	@ 0x2e
 800ba02:	d012      	beq.n	800ba2a <__gethex+0x1fe>
 800ba04:	2b20      	cmp	r3, #32
 800ba06:	d104      	bne.n	800ba12 <__gethex+0x1e6>
 800ba08:	f845 bb04 	str.w	fp, [r5], #4
 800ba0c:	f04f 0b00 	mov.w	fp, #0
 800ba10:	465b      	mov	r3, fp
 800ba12:	7830      	ldrb	r0, [r6, #0]
 800ba14:	9303      	str	r3, [sp, #12]
 800ba16:	f7ff fef3 	bl	800b800 <__hexdig_fun>
 800ba1a:	9b03      	ldr	r3, [sp, #12]
 800ba1c:	f000 000f 	and.w	r0, r0, #15
 800ba20:	4098      	lsls	r0, r3
 800ba22:	ea4b 0b00 	orr.w	fp, fp, r0
 800ba26:	3304      	adds	r3, #4
 800ba28:	e7ae      	b.n	800b988 <__gethex+0x15c>
 800ba2a:	45b1      	cmp	r9, r6
 800ba2c:	d8ea      	bhi.n	800ba04 <__gethex+0x1d8>
 800ba2e:	492b      	ldr	r1, [pc, #172]	@ (800badc <__gethex+0x2b0>)
 800ba30:	9303      	str	r3, [sp, #12]
 800ba32:	2201      	movs	r2, #1
 800ba34:	4630      	mov	r0, r6
 800ba36:	f7ff fe33 	bl	800b6a0 <strncmp>
 800ba3a:	9b03      	ldr	r3, [sp, #12]
 800ba3c:	2800      	cmp	r0, #0
 800ba3e:	d1e1      	bne.n	800ba04 <__gethex+0x1d8>
 800ba40:	e7a2      	b.n	800b988 <__gethex+0x15c>
 800ba42:	1ea9      	subs	r1, r5, #2
 800ba44:	4620      	mov	r0, r4
 800ba46:	f7fe fd68 	bl	800a51a <__any_on>
 800ba4a:	2800      	cmp	r0, #0
 800ba4c:	d0c2      	beq.n	800b9d4 <__gethex+0x1a8>
 800ba4e:	f04f 0903 	mov.w	r9, #3
 800ba52:	e7c1      	b.n	800b9d8 <__gethex+0x1ac>
 800ba54:	da09      	bge.n	800ba6a <__gethex+0x23e>
 800ba56:	1b75      	subs	r5, r6, r5
 800ba58:	4621      	mov	r1, r4
 800ba5a:	9801      	ldr	r0, [sp, #4]
 800ba5c:	462a      	mov	r2, r5
 800ba5e:	f7fe fb23 	bl	800a0a8 <__lshift>
 800ba62:	1b7f      	subs	r7, r7, r5
 800ba64:	4604      	mov	r4, r0
 800ba66:	f100 0a14 	add.w	sl, r0, #20
 800ba6a:	f04f 0900 	mov.w	r9, #0
 800ba6e:	e7b8      	b.n	800b9e2 <__gethex+0x1b6>
 800ba70:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ba74:	42bd      	cmp	r5, r7
 800ba76:	dd6f      	ble.n	800bb58 <__gethex+0x32c>
 800ba78:	1bed      	subs	r5, r5, r7
 800ba7a:	42ae      	cmp	r6, r5
 800ba7c:	dc34      	bgt.n	800bae8 <__gethex+0x2bc>
 800ba7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ba82:	2b02      	cmp	r3, #2
 800ba84:	d022      	beq.n	800bacc <__gethex+0x2a0>
 800ba86:	2b03      	cmp	r3, #3
 800ba88:	d024      	beq.n	800bad4 <__gethex+0x2a8>
 800ba8a:	2b01      	cmp	r3, #1
 800ba8c:	d115      	bne.n	800baba <__gethex+0x28e>
 800ba8e:	42ae      	cmp	r6, r5
 800ba90:	d113      	bne.n	800baba <__gethex+0x28e>
 800ba92:	2e01      	cmp	r6, #1
 800ba94:	d10b      	bne.n	800baae <__gethex+0x282>
 800ba96:	9a02      	ldr	r2, [sp, #8]
 800ba98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ba9c:	6013      	str	r3, [r2, #0]
 800ba9e:	2301      	movs	r3, #1
 800baa0:	6123      	str	r3, [r4, #16]
 800baa2:	f8ca 3000 	str.w	r3, [sl]
 800baa6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800baa8:	2562      	movs	r5, #98	@ 0x62
 800baaa:	601c      	str	r4, [r3, #0]
 800baac:	e73a      	b.n	800b924 <__gethex+0xf8>
 800baae:	1e71      	subs	r1, r6, #1
 800bab0:	4620      	mov	r0, r4
 800bab2:	f7fe fd32 	bl	800a51a <__any_on>
 800bab6:	2800      	cmp	r0, #0
 800bab8:	d1ed      	bne.n	800ba96 <__gethex+0x26a>
 800baba:	9801      	ldr	r0, [sp, #4]
 800babc:	4621      	mov	r1, r4
 800babe:	f7fe f8db 	bl	8009c78 <_Bfree>
 800bac2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bac4:	2300      	movs	r3, #0
 800bac6:	6013      	str	r3, [r2, #0]
 800bac8:	2550      	movs	r5, #80	@ 0x50
 800baca:	e72b      	b.n	800b924 <__gethex+0xf8>
 800bacc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d1f3      	bne.n	800baba <__gethex+0x28e>
 800bad2:	e7e0      	b.n	800ba96 <__gethex+0x26a>
 800bad4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d1dd      	bne.n	800ba96 <__gethex+0x26a>
 800bada:	e7ee      	b.n	800baba <__gethex+0x28e>
 800badc:	0800c828 	.word	0x0800c828
 800bae0:	0800c6bd 	.word	0x0800c6bd
 800bae4:	0800c9d6 	.word	0x0800c9d6
 800bae8:	1e6f      	subs	r7, r5, #1
 800baea:	f1b9 0f00 	cmp.w	r9, #0
 800baee:	d130      	bne.n	800bb52 <__gethex+0x326>
 800baf0:	b127      	cbz	r7, 800bafc <__gethex+0x2d0>
 800baf2:	4639      	mov	r1, r7
 800baf4:	4620      	mov	r0, r4
 800baf6:	f7fe fd10 	bl	800a51a <__any_on>
 800bafa:	4681      	mov	r9, r0
 800bafc:	117a      	asrs	r2, r7, #5
 800bafe:	2301      	movs	r3, #1
 800bb00:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bb04:	f007 071f 	and.w	r7, r7, #31
 800bb08:	40bb      	lsls	r3, r7
 800bb0a:	4213      	tst	r3, r2
 800bb0c:	4629      	mov	r1, r5
 800bb0e:	4620      	mov	r0, r4
 800bb10:	bf18      	it	ne
 800bb12:	f049 0902 	orrne.w	r9, r9, #2
 800bb16:	f7ff fe21 	bl	800b75c <rshift>
 800bb1a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bb1e:	1b76      	subs	r6, r6, r5
 800bb20:	2502      	movs	r5, #2
 800bb22:	f1b9 0f00 	cmp.w	r9, #0
 800bb26:	d047      	beq.n	800bbb8 <__gethex+0x38c>
 800bb28:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bb2c:	2b02      	cmp	r3, #2
 800bb2e:	d015      	beq.n	800bb5c <__gethex+0x330>
 800bb30:	2b03      	cmp	r3, #3
 800bb32:	d017      	beq.n	800bb64 <__gethex+0x338>
 800bb34:	2b01      	cmp	r3, #1
 800bb36:	d109      	bne.n	800bb4c <__gethex+0x320>
 800bb38:	f019 0f02 	tst.w	r9, #2
 800bb3c:	d006      	beq.n	800bb4c <__gethex+0x320>
 800bb3e:	f8da 3000 	ldr.w	r3, [sl]
 800bb42:	ea49 0903 	orr.w	r9, r9, r3
 800bb46:	f019 0f01 	tst.w	r9, #1
 800bb4a:	d10e      	bne.n	800bb6a <__gethex+0x33e>
 800bb4c:	f045 0510 	orr.w	r5, r5, #16
 800bb50:	e032      	b.n	800bbb8 <__gethex+0x38c>
 800bb52:	f04f 0901 	mov.w	r9, #1
 800bb56:	e7d1      	b.n	800bafc <__gethex+0x2d0>
 800bb58:	2501      	movs	r5, #1
 800bb5a:	e7e2      	b.n	800bb22 <__gethex+0x2f6>
 800bb5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb5e:	f1c3 0301 	rsb	r3, r3, #1
 800bb62:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bb64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d0f0      	beq.n	800bb4c <__gethex+0x320>
 800bb6a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bb6e:	f104 0314 	add.w	r3, r4, #20
 800bb72:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bb76:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bb7a:	f04f 0c00 	mov.w	ip, #0
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb84:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bb88:	d01b      	beq.n	800bbc2 <__gethex+0x396>
 800bb8a:	3201      	adds	r2, #1
 800bb8c:	6002      	str	r2, [r0, #0]
 800bb8e:	2d02      	cmp	r5, #2
 800bb90:	f104 0314 	add.w	r3, r4, #20
 800bb94:	d13c      	bne.n	800bc10 <__gethex+0x3e4>
 800bb96:	f8d8 2000 	ldr.w	r2, [r8]
 800bb9a:	3a01      	subs	r2, #1
 800bb9c:	42b2      	cmp	r2, r6
 800bb9e:	d109      	bne.n	800bbb4 <__gethex+0x388>
 800bba0:	1171      	asrs	r1, r6, #5
 800bba2:	2201      	movs	r2, #1
 800bba4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bba8:	f006 061f 	and.w	r6, r6, #31
 800bbac:	fa02 f606 	lsl.w	r6, r2, r6
 800bbb0:	421e      	tst	r6, r3
 800bbb2:	d13a      	bne.n	800bc2a <__gethex+0x3fe>
 800bbb4:	f045 0520 	orr.w	r5, r5, #32
 800bbb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bbba:	601c      	str	r4, [r3, #0]
 800bbbc:	9b02      	ldr	r3, [sp, #8]
 800bbbe:	601f      	str	r7, [r3, #0]
 800bbc0:	e6b0      	b.n	800b924 <__gethex+0xf8>
 800bbc2:	4299      	cmp	r1, r3
 800bbc4:	f843 cc04 	str.w	ip, [r3, #-4]
 800bbc8:	d8d9      	bhi.n	800bb7e <__gethex+0x352>
 800bbca:	68a3      	ldr	r3, [r4, #8]
 800bbcc:	459b      	cmp	fp, r3
 800bbce:	db17      	blt.n	800bc00 <__gethex+0x3d4>
 800bbd0:	6861      	ldr	r1, [r4, #4]
 800bbd2:	9801      	ldr	r0, [sp, #4]
 800bbd4:	3101      	adds	r1, #1
 800bbd6:	f7fe f80f 	bl	8009bf8 <_Balloc>
 800bbda:	4681      	mov	r9, r0
 800bbdc:	b918      	cbnz	r0, 800bbe6 <__gethex+0x3ba>
 800bbde:	4b1a      	ldr	r3, [pc, #104]	@ (800bc48 <__gethex+0x41c>)
 800bbe0:	4602      	mov	r2, r0
 800bbe2:	2184      	movs	r1, #132	@ 0x84
 800bbe4:	e6c5      	b.n	800b972 <__gethex+0x146>
 800bbe6:	6922      	ldr	r2, [r4, #16]
 800bbe8:	3202      	adds	r2, #2
 800bbea:	f104 010c 	add.w	r1, r4, #12
 800bbee:	0092      	lsls	r2, r2, #2
 800bbf0:	300c      	adds	r0, #12
 800bbf2:	f7fd f89e 	bl	8008d32 <memcpy>
 800bbf6:	4621      	mov	r1, r4
 800bbf8:	9801      	ldr	r0, [sp, #4]
 800bbfa:	f7fe f83d 	bl	8009c78 <_Bfree>
 800bbfe:	464c      	mov	r4, r9
 800bc00:	6923      	ldr	r3, [r4, #16]
 800bc02:	1c5a      	adds	r2, r3, #1
 800bc04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bc08:	6122      	str	r2, [r4, #16]
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	615a      	str	r2, [r3, #20]
 800bc0e:	e7be      	b.n	800bb8e <__gethex+0x362>
 800bc10:	6922      	ldr	r2, [r4, #16]
 800bc12:	455a      	cmp	r2, fp
 800bc14:	dd0b      	ble.n	800bc2e <__gethex+0x402>
 800bc16:	2101      	movs	r1, #1
 800bc18:	4620      	mov	r0, r4
 800bc1a:	f7ff fd9f 	bl	800b75c <rshift>
 800bc1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc22:	3701      	adds	r7, #1
 800bc24:	42bb      	cmp	r3, r7
 800bc26:	f6ff aee0 	blt.w	800b9ea <__gethex+0x1be>
 800bc2a:	2501      	movs	r5, #1
 800bc2c:	e7c2      	b.n	800bbb4 <__gethex+0x388>
 800bc2e:	f016 061f 	ands.w	r6, r6, #31
 800bc32:	d0fa      	beq.n	800bc2a <__gethex+0x3fe>
 800bc34:	4453      	add	r3, sl
 800bc36:	f1c6 0620 	rsb	r6, r6, #32
 800bc3a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bc3e:	f7fe f8cd 	bl	8009ddc <__hi0bits>
 800bc42:	42b0      	cmp	r0, r6
 800bc44:	dbe7      	blt.n	800bc16 <__gethex+0x3ea>
 800bc46:	e7f0      	b.n	800bc2a <__gethex+0x3fe>
 800bc48:	0800c6bd 	.word	0x0800c6bd

0800bc4c <L_shift>:
 800bc4c:	f1c2 0208 	rsb	r2, r2, #8
 800bc50:	0092      	lsls	r2, r2, #2
 800bc52:	b570      	push	{r4, r5, r6, lr}
 800bc54:	f1c2 0620 	rsb	r6, r2, #32
 800bc58:	6843      	ldr	r3, [r0, #4]
 800bc5a:	6804      	ldr	r4, [r0, #0]
 800bc5c:	fa03 f506 	lsl.w	r5, r3, r6
 800bc60:	432c      	orrs	r4, r5
 800bc62:	40d3      	lsrs	r3, r2
 800bc64:	6004      	str	r4, [r0, #0]
 800bc66:	f840 3f04 	str.w	r3, [r0, #4]!
 800bc6a:	4288      	cmp	r0, r1
 800bc6c:	d3f4      	bcc.n	800bc58 <L_shift+0xc>
 800bc6e:	bd70      	pop	{r4, r5, r6, pc}

0800bc70 <__match>:
 800bc70:	b530      	push	{r4, r5, lr}
 800bc72:	6803      	ldr	r3, [r0, #0]
 800bc74:	3301      	adds	r3, #1
 800bc76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc7a:	b914      	cbnz	r4, 800bc82 <__match+0x12>
 800bc7c:	6003      	str	r3, [r0, #0]
 800bc7e:	2001      	movs	r0, #1
 800bc80:	bd30      	pop	{r4, r5, pc}
 800bc82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc86:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bc8a:	2d19      	cmp	r5, #25
 800bc8c:	bf98      	it	ls
 800bc8e:	3220      	addls	r2, #32
 800bc90:	42a2      	cmp	r2, r4
 800bc92:	d0f0      	beq.n	800bc76 <__match+0x6>
 800bc94:	2000      	movs	r0, #0
 800bc96:	e7f3      	b.n	800bc80 <__match+0x10>

0800bc98 <__hexnan>:
 800bc98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc9c:	680b      	ldr	r3, [r1, #0]
 800bc9e:	6801      	ldr	r1, [r0, #0]
 800bca0:	115e      	asrs	r6, r3, #5
 800bca2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bca6:	f013 031f 	ands.w	r3, r3, #31
 800bcaa:	b087      	sub	sp, #28
 800bcac:	bf18      	it	ne
 800bcae:	3604      	addne	r6, #4
 800bcb0:	2500      	movs	r5, #0
 800bcb2:	1f37      	subs	r7, r6, #4
 800bcb4:	4682      	mov	sl, r0
 800bcb6:	4690      	mov	r8, r2
 800bcb8:	9301      	str	r3, [sp, #4]
 800bcba:	f846 5c04 	str.w	r5, [r6, #-4]
 800bcbe:	46b9      	mov	r9, r7
 800bcc0:	463c      	mov	r4, r7
 800bcc2:	9502      	str	r5, [sp, #8]
 800bcc4:	46ab      	mov	fp, r5
 800bcc6:	784a      	ldrb	r2, [r1, #1]
 800bcc8:	1c4b      	adds	r3, r1, #1
 800bcca:	9303      	str	r3, [sp, #12]
 800bccc:	b342      	cbz	r2, 800bd20 <__hexnan+0x88>
 800bcce:	4610      	mov	r0, r2
 800bcd0:	9105      	str	r1, [sp, #20]
 800bcd2:	9204      	str	r2, [sp, #16]
 800bcd4:	f7ff fd94 	bl	800b800 <__hexdig_fun>
 800bcd8:	2800      	cmp	r0, #0
 800bcda:	d151      	bne.n	800bd80 <__hexnan+0xe8>
 800bcdc:	9a04      	ldr	r2, [sp, #16]
 800bcde:	9905      	ldr	r1, [sp, #20]
 800bce0:	2a20      	cmp	r2, #32
 800bce2:	d818      	bhi.n	800bd16 <__hexnan+0x7e>
 800bce4:	9b02      	ldr	r3, [sp, #8]
 800bce6:	459b      	cmp	fp, r3
 800bce8:	dd13      	ble.n	800bd12 <__hexnan+0x7a>
 800bcea:	454c      	cmp	r4, r9
 800bcec:	d206      	bcs.n	800bcfc <__hexnan+0x64>
 800bcee:	2d07      	cmp	r5, #7
 800bcf0:	dc04      	bgt.n	800bcfc <__hexnan+0x64>
 800bcf2:	462a      	mov	r2, r5
 800bcf4:	4649      	mov	r1, r9
 800bcf6:	4620      	mov	r0, r4
 800bcf8:	f7ff ffa8 	bl	800bc4c <L_shift>
 800bcfc:	4544      	cmp	r4, r8
 800bcfe:	d952      	bls.n	800bda6 <__hexnan+0x10e>
 800bd00:	2300      	movs	r3, #0
 800bd02:	f1a4 0904 	sub.w	r9, r4, #4
 800bd06:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd0a:	f8cd b008 	str.w	fp, [sp, #8]
 800bd0e:	464c      	mov	r4, r9
 800bd10:	461d      	mov	r5, r3
 800bd12:	9903      	ldr	r1, [sp, #12]
 800bd14:	e7d7      	b.n	800bcc6 <__hexnan+0x2e>
 800bd16:	2a29      	cmp	r2, #41	@ 0x29
 800bd18:	d157      	bne.n	800bdca <__hexnan+0x132>
 800bd1a:	3102      	adds	r1, #2
 800bd1c:	f8ca 1000 	str.w	r1, [sl]
 800bd20:	f1bb 0f00 	cmp.w	fp, #0
 800bd24:	d051      	beq.n	800bdca <__hexnan+0x132>
 800bd26:	454c      	cmp	r4, r9
 800bd28:	d206      	bcs.n	800bd38 <__hexnan+0xa0>
 800bd2a:	2d07      	cmp	r5, #7
 800bd2c:	dc04      	bgt.n	800bd38 <__hexnan+0xa0>
 800bd2e:	462a      	mov	r2, r5
 800bd30:	4649      	mov	r1, r9
 800bd32:	4620      	mov	r0, r4
 800bd34:	f7ff ff8a 	bl	800bc4c <L_shift>
 800bd38:	4544      	cmp	r4, r8
 800bd3a:	d936      	bls.n	800bdaa <__hexnan+0x112>
 800bd3c:	f1a8 0204 	sub.w	r2, r8, #4
 800bd40:	4623      	mov	r3, r4
 800bd42:	f853 1b04 	ldr.w	r1, [r3], #4
 800bd46:	f842 1f04 	str.w	r1, [r2, #4]!
 800bd4a:	429f      	cmp	r7, r3
 800bd4c:	d2f9      	bcs.n	800bd42 <__hexnan+0xaa>
 800bd4e:	1b3b      	subs	r3, r7, r4
 800bd50:	f023 0303 	bic.w	r3, r3, #3
 800bd54:	3304      	adds	r3, #4
 800bd56:	3401      	adds	r4, #1
 800bd58:	3e03      	subs	r6, #3
 800bd5a:	42b4      	cmp	r4, r6
 800bd5c:	bf88      	it	hi
 800bd5e:	2304      	movhi	r3, #4
 800bd60:	4443      	add	r3, r8
 800bd62:	2200      	movs	r2, #0
 800bd64:	f843 2b04 	str.w	r2, [r3], #4
 800bd68:	429f      	cmp	r7, r3
 800bd6a:	d2fb      	bcs.n	800bd64 <__hexnan+0xcc>
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	b91b      	cbnz	r3, 800bd78 <__hexnan+0xe0>
 800bd70:	4547      	cmp	r7, r8
 800bd72:	d128      	bne.n	800bdc6 <__hexnan+0x12e>
 800bd74:	2301      	movs	r3, #1
 800bd76:	603b      	str	r3, [r7, #0]
 800bd78:	2005      	movs	r0, #5
 800bd7a:	b007      	add	sp, #28
 800bd7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd80:	3501      	adds	r5, #1
 800bd82:	2d08      	cmp	r5, #8
 800bd84:	f10b 0b01 	add.w	fp, fp, #1
 800bd88:	dd06      	ble.n	800bd98 <__hexnan+0x100>
 800bd8a:	4544      	cmp	r4, r8
 800bd8c:	d9c1      	bls.n	800bd12 <__hexnan+0x7a>
 800bd8e:	2300      	movs	r3, #0
 800bd90:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd94:	2501      	movs	r5, #1
 800bd96:	3c04      	subs	r4, #4
 800bd98:	6822      	ldr	r2, [r4, #0]
 800bd9a:	f000 000f 	and.w	r0, r0, #15
 800bd9e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bda2:	6020      	str	r0, [r4, #0]
 800bda4:	e7b5      	b.n	800bd12 <__hexnan+0x7a>
 800bda6:	2508      	movs	r5, #8
 800bda8:	e7b3      	b.n	800bd12 <__hexnan+0x7a>
 800bdaa:	9b01      	ldr	r3, [sp, #4]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d0dd      	beq.n	800bd6c <__hexnan+0xd4>
 800bdb0:	f1c3 0320 	rsb	r3, r3, #32
 800bdb4:	f04f 32ff 	mov.w	r2, #4294967295
 800bdb8:	40da      	lsrs	r2, r3
 800bdba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bdbe:	4013      	ands	r3, r2
 800bdc0:	f846 3c04 	str.w	r3, [r6, #-4]
 800bdc4:	e7d2      	b.n	800bd6c <__hexnan+0xd4>
 800bdc6:	3f04      	subs	r7, #4
 800bdc8:	e7d0      	b.n	800bd6c <__hexnan+0xd4>
 800bdca:	2004      	movs	r0, #4
 800bdcc:	e7d5      	b.n	800bd7a <__hexnan+0xe2>

0800bdce <__ascii_mbtowc>:
 800bdce:	b082      	sub	sp, #8
 800bdd0:	b901      	cbnz	r1, 800bdd4 <__ascii_mbtowc+0x6>
 800bdd2:	a901      	add	r1, sp, #4
 800bdd4:	b142      	cbz	r2, 800bde8 <__ascii_mbtowc+0x1a>
 800bdd6:	b14b      	cbz	r3, 800bdec <__ascii_mbtowc+0x1e>
 800bdd8:	7813      	ldrb	r3, [r2, #0]
 800bdda:	600b      	str	r3, [r1, #0]
 800bddc:	7812      	ldrb	r2, [r2, #0]
 800bdde:	1e10      	subs	r0, r2, #0
 800bde0:	bf18      	it	ne
 800bde2:	2001      	movne	r0, #1
 800bde4:	b002      	add	sp, #8
 800bde6:	4770      	bx	lr
 800bde8:	4610      	mov	r0, r2
 800bdea:	e7fb      	b.n	800bde4 <__ascii_mbtowc+0x16>
 800bdec:	f06f 0001 	mvn.w	r0, #1
 800bdf0:	e7f8      	b.n	800bde4 <__ascii_mbtowc+0x16>

0800bdf2 <_realloc_r>:
 800bdf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdf6:	4680      	mov	r8, r0
 800bdf8:	4615      	mov	r5, r2
 800bdfa:	460c      	mov	r4, r1
 800bdfc:	b921      	cbnz	r1, 800be08 <_realloc_r+0x16>
 800bdfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be02:	4611      	mov	r1, r2
 800be04:	f7fd be6c 	b.w	8009ae0 <_malloc_r>
 800be08:	b92a      	cbnz	r2, 800be16 <_realloc_r+0x24>
 800be0a:	f7fd fdf5 	bl	80099f8 <_free_r>
 800be0e:	2400      	movs	r4, #0
 800be10:	4620      	mov	r0, r4
 800be12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be16:	f000 f840 	bl	800be9a <_malloc_usable_size_r>
 800be1a:	4285      	cmp	r5, r0
 800be1c:	4606      	mov	r6, r0
 800be1e:	d802      	bhi.n	800be26 <_realloc_r+0x34>
 800be20:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800be24:	d8f4      	bhi.n	800be10 <_realloc_r+0x1e>
 800be26:	4629      	mov	r1, r5
 800be28:	4640      	mov	r0, r8
 800be2a:	f7fd fe59 	bl	8009ae0 <_malloc_r>
 800be2e:	4607      	mov	r7, r0
 800be30:	2800      	cmp	r0, #0
 800be32:	d0ec      	beq.n	800be0e <_realloc_r+0x1c>
 800be34:	42b5      	cmp	r5, r6
 800be36:	462a      	mov	r2, r5
 800be38:	4621      	mov	r1, r4
 800be3a:	bf28      	it	cs
 800be3c:	4632      	movcs	r2, r6
 800be3e:	f7fc ff78 	bl	8008d32 <memcpy>
 800be42:	4621      	mov	r1, r4
 800be44:	4640      	mov	r0, r8
 800be46:	f7fd fdd7 	bl	80099f8 <_free_r>
 800be4a:	463c      	mov	r4, r7
 800be4c:	e7e0      	b.n	800be10 <_realloc_r+0x1e>

0800be4e <__ascii_wctomb>:
 800be4e:	4603      	mov	r3, r0
 800be50:	4608      	mov	r0, r1
 800be52:	b141      	cbz	r1, 800be66 <__ascii_wctomb+0x18>
 800be54:	2aff      	cmp	r2, #255	@ 0xff
 800be56:	d904      	bls.n	800be62 <__ascii_wctomb+0x14>
 800be58:	228a      	movs	r2, #138	@ 0x8a
 800be5a:	601a      	str	r2, [r3, #0]
 800be5c:	f04f 30ff 	mov.w	r0, #4294967295
 800be60:	4770      	bx	lr
 800be62:	700a      	strb	r2, [r1, #0]
 800be64:	2001      	movs	r0, #1
 800be66:	4770      	bx	lr

0800be68 <fiprintf>:
 800be68:	b40e      	push	{r1, r2, r3}
 800be6a:	b503      	push	{r0, r1, lr}
 800be6c:	4601      	mov	r1, r0
 800be6e:	ab03      	add	r3, sp, #12
 800be70:	4805      	ldr	r0, [pc, #20]	@ (800be88 <fiprintf+0x20>)
 800be72:	f853 2b04 	ldr.w	r2, [r3], #4
 800be76:	6800      	ldr	r0, [r0, #0]
 800be78:	9301      	str	r3, [sp, #4]
 800be7a:	f000 f83f 	bl	800befc <_vfiprintf_r>
 800be7e:	b002      	add	sp, #8
 800be80:	f85d eb04 	ldr.w	lr, [sp], #4
 800be84:	b003      	add	sp, #12
 800be86:	4770      	bx	lr
 800be88:	2000002c 	.word	0x2000002c

0800be8c <abort>:
 800be8c:	b508      	push	{r3, lr}
 800be8e:	2006      	movs	r0, #6
 800be90:	f000 fa08 	bl	800c2a4 <raise>
 800be94:	2001      	movs	r0, #1
 800be96:	f7f6 f8b7 	bl	8002008 <_exit>

0800be9a <_malloc_usable_size_r>:
 800be9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be9e:	1f18      	subs	r0, r3, #4
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	bfbc      	itt	lt
 800bea4:	580b      	ldrlt	r3, [r1, r0]
 800bea6:	18c0      	addlt	r0, r0, r3
 800bea8:	4770      	bx	lr

0800beaa <__sfputc_r>:
 800beaa:	6893      	ldr	r3, [r2, #8]
 800beac:	3b01      	subs	r3, #1
 800beae:	2b00      	cmp	r3, #0
 800beb0:	b410      	push	{r4}
 800beb2:	6093      	str	r3, [r2, #8]
 800beb4:	da08      	bge.n	800bec8 <__sfputc_r+0x1e>
 800beb6:	6994      	ldr	r4, [r2, #24]
 800beb8:	42a3      	cmp	r3, r4
 800beba:	db01      	blt.n	800bec0 <__sfputc_r+0x16>
 800bebc:	290a      	cmp	r1, #10
 800bebe:	d103      	bne.n	800bec8 <__sfputc_r+0x1e>
 800bec0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bec4:	f000 b932 	b.w	800c12c <__swbuf_r>
 800bec8:	6813      	ldr	r3, [r2, #0]
 800beca:	1c58      	adds	r0, r3, #1
 800becc:	6010      	str	r0, [r2, #0]
 800bece:	7019      	strb	r1, [r3, #0]
 800bed0:	4608      	mov	r0, r1
 800bed2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bed6:	4770      	bx	lr

0800bed8 <__sfputs_r>:
 800bed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beda:	4606      	mov	r6, r0
 800bedc:	460f      	mov	r7, r1
 800bede:	4614      	mov	r4, r2
 800bee0:	18d5      	adds	r5, r2, r3
 800bee2:	42ac      	cmp	r4, r5
 800bee4:	d101      	bne.n	800beea <__sfputs_r+0x12>
 800bee6:	2000      	movs	r0, #0
 800bee8:	e007      	b.n	800befa <__sfputs_r+0x22>
 800beea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800beee:	463a      	mov	r2, r7
 800bef0:	4630      	mov	r0, r6
 800bef2:	f7ff ffda 	bl	800beaa <__sfputc_r>
 800bef6:	1c43      	adds	r3, r0, #1
 800bef8:	d1f3      	bne.n	800bee2 <__sfputs_r+0xa>
 800befa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800befc <_vfiprintf_r>:
 800befc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf00:	460d      	mov	r5, r1
 800bf02:	b09d      	sub	sp, #116	@ 0x74
 800bf04:	4614      	mov	r4, r2
 800bf06:	4698      	mov	r8, r3
 800bf08:	4606      	mov	r6, r0
 800bf0a:	b118      	cbz	r0, 800bf14 <_vfiprintf_r+0x18>
 800bf0c:	6a03      	ldr	r3, [r0, #32]
 800bf0e:	b90b      	cbnz	r3, 800bf14 <_vfiprintf_r+0x18>
 800bf10:	f7fc fdc2 	bl	8008a98 <__sinit>
 800bf14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf16:	07d9      	lsls	r1, r3, #31
 800bf18:	d405      	bmi.n	800bf26 <_vfiprintf_r+0x2a>
 800bf1a:	89ab      	ldrh	r3, [r5, #12]
 800bf1c:	059a      	lsls	r2, r3, #22
 800bf1e:	d402      	bmi.n	800bf26 <_vfiprintf_r+0x2a>
 800bf20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf22:	f7fc ff04 	bl	8008d2e <__retarget_lock_acquire_recursive>
 800bf26:	89ab      	ldrh	r3, [r5, #12]
 800bf28:	071b      	lsls	r3, r3, #28
 800bf2a:	d501      	bpl.n	800bf30 <_vfiprintf_r+0x34>
 800bf2c:	692b      	ldr	r3, [r5, #16]
 800bf2e:	b99b      	cbnz	r3, 800bf58 <_vfiprintf_r+0x5c>
 800bf30:	4629      	mov	r1, r5
 800bf32:	4630      	mov	r0, r6
 800bf34:	f000 f938 	bl	800c1a8 <__swsetup_r>
 800bf38:	b170      	cbz	r0, 800bf58 <_vfiprintf_r+0x5c>
 800bf3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf3c:	07dc      	lsls	r4, r3, #31
 800bf3e:	d504      	bpl.n	800bf4a <_vfiprintf_r+0x4e>
 800bf40:	f04f 30ff 	mov.w	r0, #4294967295
 800bf44:	b01d      	add	sp, #116	@ 0x74
 800bf46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf4a:	89ab      	ldrh	r3, [r5, #12]
 800bf4c:	0598      	lsls	r0, r3, #22
 800bf4e:	d4f7      	bmi.n	800bf40 <_vfiprintf_r+0x44>
 800bf50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf52:	f7fc feed 	bl	8008d30 <__retarget_lock_release_recursive>
 800bf56:	e7f3      	b.n	800bf40 <_vfiprintf_r+0x44>
 800bf58:	2300      	movs	r3, #0
 800bf5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf5c:	2320      	movs	r3, #32
 800bf5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf62:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf66:	2330      	movs	r3, #48	@ 0x30
 800bf68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c118 <_vfiprintf_r+0x21c>
 800bf6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf70:	f04f 0901 	mov.w	r9, #1
 800bf74:	4623      	mov	r3, r4
 800bf76:	469a      	mov	sl, r3
 800bf78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf7c:	b10a      	cbz	r2, 800bf82 <_vfiprintf_r+0x86>
 800bf7e:	2a25      	cmp	r2, #37	@ 0x25
 800bf80:	d1f9      	bne.n	800bf76 <_vfiprintf_r+0x7a>
 800bf82:	ebba 0b04 	subs.w	fp, sl, r4
 800bf86:	d00b      	beq.n	800bfa0 <_vfiprintf_r+0xa4>
 800bf88:	465b      	mov	r3, fp
 800bf8a:	4622      	mov	r2, r4
 800bf8c:	4629      	mov	r1, r5
 800bf8e:	4630      	mov	r0, r6
 800bf90:	f7ff ffa2 	bl	800bed8 <__sfputs_r>
 800bf94:	3001      	adds	r0, #1
 800bf96:	f000 80a7 	beq.w	800c0e8 <_vfiprintf_r+0x1ec>
 800bf9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf9c:	445a      	add	r2, fp
 800bf9e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bfa0:	f89a 3000 	ldrb.w	r3, [sl]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	f000 809f 	beq.w	800c0e8 <_vfiprintf_r+0x1ec>
 800bfaa:	2300      	movs	r3, #0
 800bfac:	f04f 32ff 	mov.w	r2, #4294967295
 800bfb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bfb4:	f10a 0a01 	add.w	sl, sl, #1
 800bfb8:	9304      	str	r3, [sp, #16]
 800bfba:	9307      	str	r3, [sp, #28]
 800bfbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bfc0:	931a      	str	r3, [sp, #104]	@ 0x68
 800bfc2:	4654      	mov	r4, sl
 800bfc4:	2205      	movs	r2, #5
 800bfc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfca:	4853      	ldr	r0, [pc, #332]	@ (800c118 <_vfiprintf_r+0x21c>)
 800bfcc:	f7f4 f908 	bl	80001e0 <memchr>
 800bfd0:	9a04      	ldr	r2, [sp, #16]
 800bfd2:	b9d8      	cbnz	r0, 800c00c <_vfiprintf_r+0x110>
 800bfd4:	06d1      	lsls	r1, r2, #27
 800bfd6:	bf44      	itt	mi
 800bfd8:	2320      	movmi	r3, #32
 800bfda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfde:	0713      	lsls	r3, r2, #28
 800bfe0:	bf44      	itt	mi
 800bfe2:	232b      	movmi	r3, #43	@ 0x2b
 800bfe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfe8:	f89a 3000 	ldrb.w	r3, [sl]
 800bfec:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfee:	d015      	beq.n	800c01c <_vfiprintf_r+0x120>
 800bff0:	9a07      	ldr	r2, [sp, #28]
 800bff2:	4654      	mov	r4, sl
 800bff4:	2000      	movs	r0, #0
 800bff6:	f04f 0c0a 	mov.w	ip, #10
 800bffa:	4621      	mov	r1, r4
 800bffc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c000:	3b30      	subs	r3, #48	@ 0x30
 800c002:	2b09      	cmp	r3, #9
 800c004:	d94b      	bls.n	800c09e <_vfiprintf_r+0x1a2>
 800c006:	b1b0      	cbz	r0, 800c036 <_vfiprintf_r+0x13a>
 800c008:	9207      	str	r2, [sp, #28]
 800c00a:	e014      	b.n	800c036 <_vfiprintf_r+0x13a>
 800c00c:	eba0 0308 	sub.w	r3, r0, r8
 800c010:	fa09 f303 	lsl.w	r3, r9, r3
 800c014:	4313      	orrs	r3, r2
 800c016:	9304      	str	r3, [sp, #16]
 800c018:	46a2      	mov	sl, r4
 800c01a:	e7d2      	b.n	800bfc2 <_vfiprintf_r+0xc6>
 800c01c:	9b03      	ldr	r3, [sp, #12]
 800c01e:	1d19      	adds	r1, r3, #4
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	9103      	str	r1, [sp, #12]
 800c024:	2b00      	cmp	r3, #0
 800c026:	bfbb      	ittet	lt
 800c028:	425b      	neglt	r3, r3
 800c02a:	f042 0202 	orrlt.w	r2, r2, #2
 800c02e:	9307      	strge	r3, [sp, #28]
 800c030:	9307      	strlt	r3, [sp, #28]
 800c032:	bfb8      	it	lt
 800c034:	9204      	strlt	r2, [sp, #16]
 800c036:	7823      	ldrb	r3, [r4, #0]
 800c038:	2b2e      	cmp	r3, #46	@ 0x2e
 800c03a:	d10a      	bne.n	800c052 <_vfiprintf_r+0x156>
 800c03c:	7863      	ldrb	r3, [r4, #1]
 800c03e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c040:	d132      	bne.n	800c0a8 <_vfiprintf_r+0x1ac>
 800c042:	9b03      	ldr	r3, [sp, #12]
 800c044:	1d1a      	adds	r2, r3, #4
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	9203      	str	r2, [sp, #12]
 800c04a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c04e:	3402      	adds	r4, #2
 800c050:	9305      	str	r3, [sp, #20]
 800c052:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c128 <_vfiprintf_r+0x22c>
 800c056:	7821      	ldrb	r1, [r4, #0]
 800c058:	2203      	movs	r2, #3
 800c05a:	4650      	mov	r0, sl
 800c05c:	f7f4 f8c0 	bl	80001e0 <memchr>
 800c060:	b138      	cbz	r0, 800c072 <_vfiprintf_r+0x176>
 800c062:	9b04      	ldr	r3, [sp, #16]
 800c064:	eba0 000a 	sub.w	r0, r0, sl
 800c068:	2240      	movs	r2, #64	@ 0x40
 800c06a:	4082      	lsls	r2, r0
 800c06c:	4313      	orrs	r3, r2
 800c06e:	3401      	adds	r4, #1
 800c070:	9304      	str	r3, [sp, #16]
 800c072:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c076:	4829      	ldr	r0, [pc, #164]	@ (800c11c <_vfiprintf_r+0x220>)
 800c078:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c07c:	2206      	movs	r2, #6
 800c07e:	f7f4 f8af 	bl	80001e0 <memchr>
 800c082:	2800      	cmp	r0, #0
 800c084:	d03f      	beq.n	800c106 <_vfiprintf_r+0x20a>
 800c086:	4b26      	ldr	r3, [pc, #152]	@ (800c120 <_vfiprintf_r+0x224>)
 800c088:	bb1b      	cbnz	r3, 800c0d2 <_vfiprintf_r+0x1d6>
 800c08a:	9b03      	ldr	r3, [sp, #12]
 800c08c:	3307      	adds	r3, #7
 800c08e:	f023 0307 	bic.w	r3, r3, #7
 800c092:	3308      	adds	r3, #8
 800c094:	9303      	str	r3, [sp, #12]
 800c096:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c098:	443b      	add	r3, r7
 800c09a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c09c:	e76a      	b.n	800bf74 <_vfiprintf_r+0x78>
 800c09e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c0a2:	460c      	mov	r4, r1
 800c0a4:	2001      	movs	r0, #1
 800c0a6:	e7a8      	b.n	800bffa <_vfiprintf_r+0xfe>
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	3401      	adds	r4, #1
 800c0ac:	9305      	str	r3, [sp, #20]
 800c0ae:	4619      	mov	r1, r3
 800c0b0:	f04f 0c0a 	mov.w	ip, #10
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c0ba:	3a30      	subs	r2, #48	@ 0x30
 800c0bc:	2a09      	cmp	r2, #9
 800c0be:	d903      	bls.n	800c0c8 <_vfiprintf_r+0x1cc>
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d0c6      	beq.n	800c052 <_vfiprintf_r+0x156>
 800c0c4:	9105      	str	r1, [sp, #20]
 800c0c6:	e7c4      	b.n	800c052 <_vfiprintf_r+0x156>
 800c0c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0cc:	4604      	mov	r4, r0
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	e7f0      	b.n	800c0b4 <_vfiprintf_r+0x1b8>
 800c0d2:	ab03      	add	r3, sp, #12
 800c0d4:	9300      	str	r3, [sp, #0]
 800c0d6:	462a      	mov	r2, r5
 800c0d8:	4b12      	ldr	r3, [pc, #72]	@ (800c124 <_vfiprintf_r+0x228>)
 800c0da:	a904      	add	r1, sp, #16
 800c0dc:	4630      	mov	r0, r6
 800c0de:	f7fb fe83 	bl	8007de8 <_printf_float>
 800c0e2:	4607      	mov	r7, r0
 800c0e4:	1c78      	adds	r0, r7, #1
 800c0e6:	d1d6      	bne.n	800c096 <_vfiprintf_r+0x19a>
 800c0e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0ea:	07d9      	lsls	r1, r3, #31
 800c0ec:	d405      	bmi.n	800c0fa <_vfiprintf_r+0x1fe>
 800c0ee:	89ab      	ldrh	r3, [r5, #12]
 800c0f0:	059a      	lsls	r2, r3, #22
 800c0f2:	d402      	bmi.n	800c0fa <_vfiprintf_r+0x1fe>
 800c0f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0f6:	f7fc fe1b 	bl	8008d30 <__retarget_lock_release_recursive>
 800c0fa:	89ab      	ldrh	r3, [r5, #12]
 800c0fc:	065b      	lsls	r3, r3, #25
 800c0fe:	f53f af1f 	bmi.w	800bf40 <_vfiprintf_r+0x44>
 800c102:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c104:	e71e      	b.n	800bf44 <_vfiprintf_r+0x48>
 800c106:	ab03      	add	r3, sp, #12
 800c108:	9300      	str	r3, [sp, #0]
 800c10a:	462a      	mov	r2, r5
 800c10c:	4b05      	ldr	r3, [pc, #20]	@ (800c124 <_vfiprintf_r+0x228>)
 800c10e:	a904      	add	r1, sp, #16
 800c110:	4630      	mov	r0, r6
 800c112:	f7fc f901 	bl	8008318 <_printf_i>
 800c116:	e7e4      	b.n	800c0e2 <_vfiprintf_r+0x1e6>
 800c118:	0800c981 	.word	0x0800c981
 800c11c:	0800c98b 	.word	0x0800c98b
 800c120:	08007de9 	.word	0x08007de9
 800c124:	0800bed9 	.word	0x0800bed9
 800c128:	0800c987 	.word	0x0800c987

0800c12c <__swbuf_r>:
 800c12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c12e:	460e      	mov	r6, r1
 800c130:	4614      	mov	r4, r2
 800c132:	4605      	mov	r5, r0
 800c134:	b118      	cbz	r0, 800c13e <__swbuf_r+0x12>
 800c136:	6a03      	ldr	r3, [r0, #32]
 800c138:	b90b      	cbnz	r3, 800c13e <__swbuf_r+0x12>
 800c13a:	f7fc fcad 	bl	8008a98 <__sinit>
 800c13e:	69a3      	ldr	r3, [r4, #24]
 800c140:	60a3      	str	r3, [r4, #8]
 800c142:	89a3      	ldrh	r3, [r4, #12]
 800c144:	071a      	lsls	r2, r3, #28
 800c146:	d501      	bpl.n	800c14c <__swbuf_r+0x20>
 800c148:	6923      	ldr	r3, [r4, #16]
 800c14a:	b943      	cbnz	r3, 800c15e <__swbuf_r+0x32>
 800c14c:	4621      	mov	r1, r4
 800c14e:	4628      	mov	r0, r5
 800c150:	f000 f82a 	bl	800c1a8 <__swsetup_r>
 800c154:	b118      	cbz	r0, 800c15e <__swbuf_r+0x32>
 800c156:	f04f 37ff 	mov.w	r7, #4294967295
 800c15a:	4638      	mov	r0, r7
 800c15c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c15e:	6823      	ldr	r3, [r4, #0]
 800c160:	6922      	ldr	r2, [r4, #16]
 800c162:	1a98      	subs	r0, r3, r2
 800c164:	6963      	ldr	r3, [r4, #20]
 800c166:	b2f6      	uxtb	r6, r6
 800c168:	4283      	cmp	r3, r0
 800c16a:	4637      	mov	r7, r6
 800c16c:	dc05      	bgt.n	800c17a <__swbuf_r+0x4e>
 800c16e:	4621      	mov	r1, r4
 800c170:	4628      	mov	r0, r5
 800c172:	f7ff fa53 	bl	800b61c <_fflush_r>
 800c176:	2800      	cmp	r0, #0
 800c178:	d1ed      	bne.n	800c156 <__swbuf_r+0x2a>
 800c17a:	68a3      	ldr	r3, [r4, #8]
 800c17c:	3b01      	subs	r3, #1
 800c17e:	60a3      	str	r3, [r4, #8]
 800c180:	6823      	ldr	r3, [r4, #0]
 800c182:	1c5a      	adds	r2, r3, #1
 800c184:	6022      	str	r2, [r4, #0]
 800c186:	701e      	strb	r6, [r3, #0]
 800c188:	6962      	ldr	r2, [r4, #20]
 800c18a:	1c43      	adds	r3, r0, #1
 800c18c:	429a      	cmp	r2, r3
 800c18e:	d004      	beq.n	800c19a <__swbuf_r+0x6e>
 800c190:	89a3      	ldrh	r3, [r4, #12]
 800c192:	07db      	lsls	r3, r3, #31
 800c194:	d5e1      	bpl.n	800c15a <__swbuf_r+0x2e>
 800c196:	2e0a      	cmp	r6, #10
 800c198:	d1df      	bne.n	800c15a <__swbuf_r+0x2e>
 800c19a:	4621      	mov	r1, r4
 800c19c:	4628      	mov	r0, r5
 800c19e:	f7ff fa3d 	bl	800b61c <_fflush_r>
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	d0d9      	beq.n	800c15a <__swbuf_r+0x2e>
 800c1a6:	e7d6      	b.n	800c156 <__swbuf_r+0x2a>

0800c1a8 <__swsetup_r>:
 800c1a8:	b538      	push	{r3, r4, r5, lr}
 800c1aa:	4b29      	ldr	r3, [pc, #164]	@ (800c250 <__swsetup_r+0xa8>)
 800c1ac:	4605      	mov	r5, r0
 800c1ae:	6818      	ldr	r0, [r3, #0]
 800c1b0:	460c      	mov	r4, r1
 800c1b2:	b118      	cbz	r0, 800c1bc <__swsetup_r+0x14>
 800c1b4:	6a03      	ldr	r3, [r0, #32]
 800c1b6:	b90b      	cbnz	r3, 800c1bc <__swsetup_r+0x14>
 800c1b8:	f7fc fc6e 	bl	8008a98 <__sinit>
 800c1bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1c0:	0719      	lsls	r1, r3, #28
 800c1c2:	d422      	bmi.n	800c20a <__swsetup_r+0x62>
 800c1c4:	06da      	lsls	r2, r3, #27
 800c1c6:	d407      	bmi.n	800c1d8 <__swsetup_r+0x30>
 800c1c8:	2209      	movs	r2, #9
 800c1ca:	602a      	str	r2, [r5, #0]
 800c1cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1d0:	81a3      	strh	r3, [r4, #12]
 800c1d2:	f04f 30ff 	mov.w	r0, #4294967295
 800c1d6:	e033      	b.n	800c240 <__swsetup_r+0x98>
 800c1d8:	0758      	lsls	r0, r3, #29
 800c1da:	d512      	bpl.n	800c202 <__swsetup_r+0x5a>
 800c1dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1de:	b141      	cbz	r1, 800c1f2 <__swsetup_r+0x4a>
 800c1e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1e4:	4299      	cmp	r1, r3
 800c1e6:	d002      	beq.n	800c1ee <__swsetup_r+0x46>
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	f7fd fc05 	bl	80099f8 <_free_r>
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1f2:	89a3      	ldrh	r3, [r4, #12]
 800c1f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c1f8:	81a3      	strh	r3, [r4, #12]
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	6063      	str	r3, [r4, #4]
 800c1fe:	6923      	ldr	r3, [r4, #16]
 800c200:	6023      	str	r3, [r4, #0]
 800c202:	89a3      	ldrh	r3, [r4, #12]
 800c204:	f043 0308 	orr.w	r3, r3, #8
 800c208:	81a3      	strh	r3, [r4, #12]
 800c20a:	6923      	ldr	r3, [r4, #16]
 800c20c:	b94b      	cbnz	r3, 800c222 <__swsetup_r+0x7a>
 800c20e:	89a3      	ldrh	r3, [r4, #12]
 800c210:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c214:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c218:	d003      	beq.n	800c222 <__swsetup_r+0x7a>
 800c21a:	4621      	mov	r1, r4
 800c21c:	4628      	mov	r0, r5
 800c21e:	f000 f883 	bl	800c328 <__smakebuf_r>
 800c222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c226:	f013 0201 	ands.w	r2, r3, #1
 800c22a:	d00a      	beq.n	800c242 <__swsetup_r+0x9a>
 800c22c:	2200      	movs	r2, #0
 800c22e:	60a2      	str	r2, [r4, #8]
 800c230:	6962      	ldr	r2, [r4, #20]
 800c232:	4252      	negs	r2, r2
 800c234:	61a2      	str	r2, [r4, #24]
 800c236:	6922      	ldr	r2, [r4, #16]
 800c238:	b942      	cbnz	r2, 800c24c <__swsetup_r+0xa4>
 800c23a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c23e:	d1c5      	bne.n	800c1cc <__swsetup_r+0x24>
 800c240:	bd38      	pop	{r3, r4, r5, pc}
 800c242:	0799      	lsls	r1, r3, #30
 800c244:	bf58      	it	pl
 800c246:	6962      	ldrpl	r2, [r4, #20]
 800c248:	60a2      	str	r2, [r4, #8]
 800c24a:	e7f4      	b.n	800c236 <__swsetup_r+0x8e>
 800c24c:	2000      	movs	r0, #0
 800c24e:	e7f7      	b.n	800c240 <__swsetup_r+0x98>
 800c250:	2000002c 	.word	0x2000002c

0800c254 <_raise_r>:
 800c254:	291f      	cmp	r1, #31
 800c256:	b538      	push	{r3, r4, r5, lr}
 800c258:	4605      	mov	r5, r0
 800c25a:	460c      	mov	r4, r1
 800c25c:	d904      	bls.n	800c268 <_raise_r+0x14>
 800c25e:	2316      	movs	r3, #22
 800c260:	6003      	str	r3, [r0, #0]
 800c262:	f04f 30ff 	mov.w	r0, #4294967295
 800c266:	bd38      	pop	{r3, r4, r5, pc}
 800c268:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c26a:	b112      	cbz	r2, 800c272 <_raise_r+0x1e>
 800c26c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c270:	b94b      	cbnz	r3, 800c286 <_raise_r+0x32>
 800c272:	4628      	mov	r0, r5
 800c274:	f000 f830 	bl	800c2d8 <_getpid_r>
 800c278:	4622      	mov	r2, r4
 800c27a:	4601      	mov	r1, r0
 800c27c:	4628      	mov	r0, r5
 800c27e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c282:	f000 b817 	b.w	800c2b4 <_kill_r>
 800c286:	2b01      	cmp	r3, #1
 800c288:	d00a      	beq.n	800c2a0 <_raise_r+0x4c>
 800c28a:	1c59      	adds	r1, r3, #1
 800c28c:	d103      	bne.n	800c296 <_raise_r+0x42>
 800c28e:	2316      	movs	r3, #22
 800c290:	6003      	str	r3, [r0, #0]
 800c292:	2001      	movs	r0, #1
 800c294:	e7e7      	b.n	800c266 <_raise_r+0x12>
 800c296:	2100      	movs	r1, #0
 800c298:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c29c:	4620      	mov	r0, r4
 800c29e:	4798      	blx	r3
 800c2a0:	2000      	movs	r0, #0
 800c2a2:	e7e0      	b.n	800c266 <_raise_r+0x12>

0800c2a4 <raise>:
 800c2a4:	4b02      	ldr	r3, [pc, #8]	@ (800c2b0 <raise+0xc>)
 800c2a6:	4601      	mov	r1, r0
 800c2a8:	6818      	ldr	r0, [r3, #0]
 800c2aa:	f7ff bfd3 	b.w	800c254 <_raise_r>
 800c2ae:	bf00      	nop
 800c2b0:	2000002c 	.word	0x2000002c

0800c2b4 <_kill_r>:
 800c2b4:	b538      	push	{r3, r4, r5, lr}
 800c2b6:	4d07      	ldr	r5, [pc, #28]	@ (800c2d4 <_kill_r+0x20>)
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	4604      	mov	r4, r0
 800c2bc:	4608      	mov	r0, r1
 800c2be:	4611      	mov	r1, r2
 800c2c0:	602b      	str	r3, [r5, #0]
 800c2c2:	f7f5 fe91 	bl	8001fe8 <_kill>
 800c2c6:	1c43      	adds	r3, r0, #1
 800c2c8:	d102      	bne.n	800c2d0 <_kill_r+0x1c>
 800c2ca:	682b      	ldr	r3, [r5, #0]
 800c2cc:	b103      	cbz	r3, 800c2d0 <_kill_r+0x1c>
 800c2ce:	6023      	str	r3, [r4, #0]
 800c2d0:	bd38      	pop	{r3, r4, r5, pc}
 800c2d2:	bf00      	nop
 800c2d4:	20004e74 	.word	0x20004e74

0800c2d8 <_getpid_r>:
 800c2d8:	f7f5 be7e 	b.w	8001fd8 <_getpid>

0800c2dc <__swhatbuf_r>:
 800c2dc:	b570      	push	{r4, r5, r6, lr}
 800c2de:	460c      	mov	r4, r1
 800c2e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2e4:	2900      	cmp	r1, #0
 800c2e6:	b096      	sub	sp, #88	@ 0x58
 800c2e8:	4615      	mov	r5, r2
 800c2ea:	461e      	mov	r6, r3
 800c2ec:	da0d      	bge.n	800c30a <__swhatbuf_r+0x2e>
 800c2ee:	89a3      	ldrh	r3, [r4, #12]
 800c2f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c2f4:	f04f 0100 	mov.w	r1, #0
 800c2f8:	bf14      	ite	ne
 800c2fa:	2340      	movne	r3, #64	@ 0x40
 800c2fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c300:	2000      	movs	r0, #0
 800c302:	6031      	str	r1, [r6, #0]
 800c304:	602b      	str	r3, [r5, #0]
 800c306:	b016      	add	sp, #88	@ 0x58
 800c308:	bd70      	pop	{r4, r5, r6, pc}
 800c30a:	466a      	mov	r2, sp
 800c30c:	f000 f848 	bl	800c3a0 <_fstat_r>
 800c310:	2800      	cmp	r0, #0
 800c312:	dbec      	blt.n	800c2ee <__swhatbuf_r+0x12>
 800c314:	9901      	ldr	r1, [sp, #4]
 800c316:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c31a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c31e:	4259      	negs	r1, r3
 800c320:	4159      	adcs	r1, r3
 800c322:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c326:	e7eb      	b.n	800c300 <__swhatbuf_r+0x24>

0800c328 <__smakebuf_r>:
 800c328:	898b      	ldrh	r3, [r1, #12]
 800c32a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c32c:	079d      	lsls	r5, r3, #30
 800c32e:	4606      	mov	r6, r0
 800c330:	460c      	mov	r4, r1
 800c332:	d507      	bpl.n	800c344 <__smakebuf_r+0x1c>
 800c334:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c338:	6023      	str	r3, [r4, #0]
 800c33a:	6123      	str	r3, [r4, #16]
 800c33c:	2301      	movs	r3, #1
 800c33e:	6163      	str	r3, [r4, #20]
 800c340:	b003      	add	sp, #12
 800c342:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c344:	ab01      	add	r3, sp, #4
 800c346:	466a      	mov	r2, sp
 800c348:	f7ff ffc8 	bl	800c2dc <__swhatbuf_r>
 800c34c:	9f00      	ldr	r7, [sp, #0]
 800c34e:	4605      	mov	r5, r0
 800c350:	4639      	mov	r1, r7
 800c352:	4630      	mov	r0, r6
 800c354:	f7fd fbc4 	bl	8009ae0 <_malloc_r>
 800c358:	b948      	cbnz	r0, 800c36e <__smakebuf_r+0x46>
 800c35a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c35e:	059a      	lsls	r2, r3, #22
 800c360:	d4ee      	bmi.n	800c340 <__smakebuf_r+0x18>
 800c362:	f023 0303 	bic.w	r3, r3, #3
 800c366:	f043 0302 	orr.w	r3, r3, #2
 800c36a:	81a3      	strh	r3, [r4, #12]
 800c36c:	e7e2      	b.n	800c334 <__smakebuf_r+0xc>
 800c36e:	89a3      	ldrh	r3, [r4, #12]
 800c370:	6020      	str	r0, [r4, #0]
 800c372:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c376:	81a3      	strh	r3, [r4, #12]
 800c378:	9b01      	ldr	r3, [sp, #4]
 800c37a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c37e:	b15b      	cbz	r3, 800c398 <__smakebuf_r+0x70>
 800c380:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c384:	4630      	mov	r0, r6
 800c386:	f000 f81d 	bl	800c3c4 <_isatty_r>
 800c38a:	b128      	cbz	r0, 800c398 <__smakebuf_r+0x70>
 800c38c:	89a3      	ldrh	r3, [r4, #12]
 800c38e:	f023 0303 	bic.w	r3, r3, #3
 800c392:	f043 0301 	orr.w	r3, r3, #1
 800c396:	81a3      	strh	r3, [r4, #12]
 800c398:	89a3      	ldrh	r3, [r4, #12]
 800c39a:	431d      	orrs	r5, r3
 800c39c:	81a5      	strh	r5, [r4, #12]
 800c39e:	e7cf      	b.n	800c340 <__smakebuf_r+0x18>

0800c3a0 <_fstat_r>:
 800c3a0:	b538      	push	{r3, r4, r5, lr}
 800c3a2:	4d07      	ldr	r5, [pc, #28]	@ (800c3c0 <_fstat_r+0x20>)
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	4604      	mov	r4, r0
 800c3a8:	4608      	mov	r0, r1
 800c3aa:	4611      	mov	r1, r2
 800c3ac:	602b      	str	r3, [r5, #0]
 800c3ae:	f7f5 fe7b 	bl	80020a8 <_fstat>
 800c3b2:	1c43      	adds	r3, r0, #1
 800c3b4:	d102      	bne.n	800c3bc <_fstat_r+0x1c>
 800c3b6:	682b      	ldr	r3, [r5, #0]
 800c3b8:	b103      	cbz	r3, 800c3bc <_fstat_r+0x1c>
 800c3ba:	6023      	str	r3, [r4, #0]
 800c3bc:	bd38      	pop	{r3, r4, r5, pc}
 800c3be:	bf00      	nop
 800c3c0:	20004e74 	.word	0x20004e74

0800c3c4 <_isatty_r>:
 800c3c4:	b538      	push	{r3, r4, r5, lr}
 800c3c6:	4d06      	ldr	r5, [pc, #24]	@ (800c3e0 <_isatty_r+0x1c>)
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	4608      	mov	r0, r1
 800c3ce:	602b      	str	r3, [r5, #0]
 800c3d0:	f7f5 fe7a 	bl	80020c8 <_isatty>
 800c3d4:	1c43      	adds	r3, r0, #1
 800c3d6:	d102      	bne.n	800c3de <_isatty_r+0x1a>
 800c3d8:	682b      	ldr	r3, [r5, #0]
 800c3da:	b103      	cbz	r3, 800c3de <_isatty_r+0x1a>
 800c3dc:	6023      	str	r3, [r4, #0]
 800c3de:	bd38      	pop	{r3, r4, r5, pc}
 800c3e0:	20004e74 	.word	0x20004e74

0800c3e4 <_init>:
 800c3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3e6:	bf00      	nop
 800c3e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3ea:	bc08      	pop	{r3}
 800c3ec:	469e      	mov	lr, r3
 800c3ee:	4770      	bx	lr

0800c3f0 <_fini>:
 800c3f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3f2:	bf00      	nop
 800c3f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3f6:	bc08      	pop	{r3}
 800c3f8:	469e      	mov	lr, r3
 800c3fa:	4770      	bx	lr
