{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763765884148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763765884167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 14:58:03 2025 " "Processing started: Fri Nov 21 14:58:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763765884167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765884167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765884167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1763765884675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763765884676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux32_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894726 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux32_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894726 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/register_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "decoder_3_8.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_3_8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3_8_testbench " "Found entity 2: decoder_3_8_testbench" {  } { { "decoder_3_8.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_3_8.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "decoder_2_4.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_2_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2_4_testbench " "Found entity 2: decoder_2_4_testbench" {  } { { "decoder_2_4.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_2_4.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_32 " "Found entity 1: decoder_5_32" {  } { { "decoder_5_32.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_5_32_testbench " "Found entity 2: decoder_5_32_testbench" {  } { { "decoder_5_32.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64_32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_64_32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64_32_1 " "Found entity 1: mux_64_32_1" {  } { { "mux_64_32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_64_32_1_testbench " "Found entity 2: mux_64_32_1_testbench" {  } { { "mux_64_32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_32_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "regstim.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/fullAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladdersubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladdersubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdderSubtractor " "Found entity 1: fullAdderSubtractor" {  } { { "fullAdderSubtractor.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/fullAdderSubtractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file nor_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_16 " "Found entity 1: nor_16" {  } { { "nor_16.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_64 " "Found entity 1: nor_64" {  } { { "nor_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_64.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_64_tb " "Found entity 2: nor_64_tb" {  } { { "nor_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_64.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/sign_extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extend_tb " "Found entity 2: sign_extend_tb" {  } { { "sign_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/sign_extend.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_64 " "Found entity 1: adder_64" {  } { { "adder_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/adder_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_64_tb " "Found entity 2: adder_64_tb" {  } { { "adder_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/adder_64.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/programCounter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64_2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_64_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64_2_1 " "Found entity 1: mux_64_2_1" {  } { { "mux_64_2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_64_2_1_tb " "Found entity 2: mux_64_2_1_tb" {  } { { "mux_64_2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_2_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894773 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controls.sv(110) " "Verilog HDL warning at controls.sv(110): extended using \"x\" or \"z\"" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1763765894773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.sv 1 1 " "Found 1 design units, including 1 entities, in source file controls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/zero_extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_extend_tb " "Found entity 2: zero_extend_tb" {  } { { "zero_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/zero_extend.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_en " "Found entity 1: D_FF_en" {  } { { "D_FF_en.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/D_FF_en.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmodular.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmodular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regmodular " "Found entity 1: regmodular" {  } { { "regmodular.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regmodular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined " "Found entity 1: pipelined" {  } { { "pipelined.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipelined_testbench " "Found entity 2: pipelined_testbench" {  } { { "pipelined.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/IF_ID.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/ID_EX.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/EX_MEM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WR " "Found entity 1: MEM_WR" {  } { { "MEM_WR.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/MEM_WR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/forwardingUnit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64_4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_64_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64_4_1 " "Found entity 1: mux_64_4_1" {  } { { "mux_64_4_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763765894789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765894789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined " "Elaborating entity \"pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763765894981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_en D_FF_en:zeroFlag " "Elaborating entity \"D_FF_en\" for hierarchy \"D_FF_en:zeroFlag\"" {  } { { "pipelined.sv" "zeroFlag" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763765895066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 D_FF_en:zeroFlag\|mux2_1:hold " "Elaborating entity \"mux2_1\" for hierarchy \"D_FF_en:zeroFlag\|mux2_1:hold\"" {  } { { "D_FF_en.sv" "hold" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/D_FF_en.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763765895097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF_en:zeroFlag\|D_FF:val " "Elaborating entity \"D_FF\" for hierarchy \"D_FF_en:zeroFlag\|D_FF:val\"" {  } { { "D_FF_en.sv" "val" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/D_FF_en.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763765895121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:current " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:current\"" {  } { { "pipelined.sv" "current" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763765895153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:instruction " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:instruction\"" {  } { { "pipelined.sv" "instruction" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763765895185 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(24) " "Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1763765895185 "|pipelined|instructmem:instruction"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ test01_AddiB.arm(25) " "Verilog HDL syntax error at test01_AddiB.arm(25) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "./benchmarks/test01_AddiB.arm" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/benchmarks/test01_AddiB.arm" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1763765895185 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(43) " "Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765895185 "|pipelined|instructmem:instruction"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:instruction " "Can't elaborate user hierarchy \"instructmem:instruction\"" {  } { { "pipelined.sv" "instruction" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv" 36 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763765895185 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765895264 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763765895378 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 21 14:58:15 2025 " "Processing ended: Fri Nov 21 14:58:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763765895378 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763765895378 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763765895378 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763765895378 ""}
