============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     1
   Run Date =   Mon Sep 15 12:48:36 2025

   Run on =     LAPTOP-EUGMKLPQ
============================================================
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.267782s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (46.2%)

PHY-1001 : Build lut bridge;  0.042455s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 202 feed throughs used by 165 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.945898s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (46.3%)

RUN-1004 : used memory is 636 MB, reserved memory is 603 MB, peak memory is 697 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.506672s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (37.0%)

PHY-1001 : Build lut bridge;  0.045002s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 202 feed throughs used by 165 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.273143s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (50.9%)

RUN-1004 : used memory is 497 MB, reserved memory is 630 MB, peak memory is 697 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-8007 ERROR: 'udp_clk' is not declared in ../../source_code/rtl/UDP_Example_Top.v(66)
HDL-8007 ERROR: ignore module module due to previous errors in ../../source_code/rtl/UDP_Example_Top.v(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-5007 WARNING: The file ../../source_code/rtl/UDP_Example_Top.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run phy_1 failed.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.617317s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (30.4%)

PHY-1001 : Build lut bridge;  0.046332s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (33.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.259562s wall, 0.218750s user + 0.187500s system = 0.406250s CPU (32.3%)

RUN-1004 : used memory is 405 MB, reserved memory is 549 MB, peak memory is 697 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.513253s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (54.8%)

PHY-1001 : Build lut bridge;  0.044536s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (35.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 4 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1001 : Starting of IO setups legality check.
USR-8001 ERROR: Design contains multiple IOSTANDARD setups on bank 2.
RUN-1001 : Details of conflicted IOStandard on Bank 2:
RUN-1001 : -------------------------------
RUN-1001 :    Model Pin    |  IOSTANDARD  
RUN-1001 : -------------------------------
RUN-1001 :   cmos_data[7]  |   LVCMOS25   
RUN-1001 :    cmos_pclk    |   LVCMOS25   
RUN-1001 :    cmos_pwdn    |   LVCMOS25   
RUN-1001 :      clk_50     |   LVCMOS33   
RUN-1001 : -------------------------------
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.505556s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (61.8%)

PHY-1001 : Build lut bridge;  0.042535s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (110.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'clk25m', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(81)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'clk25m', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(81)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.631639s wall, 0.437500s user + 0.078125s system = 0.515625s CPU (81.6%)

PHY-1001 : Build lut bridge;  0.043715s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (71.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : eco open net = 0
PHY-1001 : 12 feed throughs used by 12 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.150519s wall, 0.546875s user + 0.234375s system = 0.781250s CPU (67.9%)

RUN-1004 : used memory is 493 MB, reserved memory is 569 MB, peak memory is 697 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'clk25m', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(81)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.566958s wall, 0.265625s user + 0.109375s system = 0.375000s CPU (66.1%)

PHY-1001 : Build lut bridge;  0.047359s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (33.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 41 feed throughs used by 32 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.311891s wall, 0.578125s user + 0.265625s system = 0.843750s CPU (64.3%)

RUN-1004 : used memory is 475 MB, reserved memory is 581 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1111000000010110
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 11 trigger net(s), 11 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 8.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 8 -p" in  6.467650s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 26 MB, reserved memory is 602 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.652405s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 30 MB, reserved memory is 602 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'clk25m', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(81)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.572399s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (46.4%)

PHY-1001 : Build lut bridge;  0.052947s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 41 feed throughs used by 32 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.347851s wall, 0.531250s user + 0.203125s system = 0.734375s CPU (54.5%)

RUN-1004 : used memory is 479 MB, reserved memory is 597 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1111000000010110
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 11 trigger net(s), 11 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.270577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 105 MB, reserved memory is 615 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.459972s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 105 MB, reserved memory is 615 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'clk25m', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(81)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.632317s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (27.2%)

PHY-1001 : Build lut bridge;  0.048284s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (64.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 28 feed throughs used by 23 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.399382s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (25.7%)

RUN-1004 : used memory is 480 MB, reserved memory is 608 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1111000000010110
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 11 trigger net(s), 11 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.281056s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 24 MB, reserved memory is 625 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.465469s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 28 MB, reserved memory is 625 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'clk25m', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(81)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  8.878016s wall, 0.265625s user + 0.078125s system = 0.343750s CPU (3.9%)

RUN-1004 : used memory is 37 MB, reserved memory is 625 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  9.084973s wall, 0.296875s user + 0.093750s system = 0.390625s CPU (4.3%)

RUN-1004 : used memory is 41 MB, reserved memory is 625 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'clk25m', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(81)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.580120s wall, 0.203125s user + 0.140625s system = 0.343750s CPU (59.3%)

PHY-1001 : Build lut bridge;  0.046638s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (67.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 32 feed throughs used by 23 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.267306s wall, 0.437500s user + 0.265625s system = 0.703125s CPU (55.5%)

RUN-1004 : used memory is 471 MB, reserved memory is 613 MB, peak memory is 697 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.584713s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (50.8%)

PHY-1001 : Build lut bridge;  0.053896s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 31 feed throughs used by 21 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.329354s wall, 0.687500s user + 0.156250s system = 0.843750s CPU (63.5%)

RUN-1004 : used memory is 428 MB, reserved memory is 611 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1111000000010110
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 11 trigger net(s), 11 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 8.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 8 -p" in  6.377909s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 471 MB, reserved memory is 633 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.568130s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 471 MB, reserved memory is 633 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.585531s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (80.1%)

PHY-1001 : Build lut bridge;  0.051020s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 37 feed throughs used by 30 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.320508s wall, 0.828125s user + 0.203125s system = 1.031250s CPU (78.1%)

RUN-1004 : used memory is 485 MB, reserved memory is 626 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1011111011111110
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.226520s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 518 MB, reserved memory is 643 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.413092s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 518 MB, reserved memory is 643 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.490791s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (86.0%)

PHY-1001 : Build lut bridge;  0.049099s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 30 feed throughs used by 27 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.099880s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (78.1%)

RUN-1004 : used memory is 517 MB, reserved memory is 630 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1011111011111110
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.595651s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 30 MB, reserved memory is 651 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.802596s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 34 MB, reserved memory is 651 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.582123s wall, 0.343750s user + 0.078125s system = 0.421875s CPU (72.5%)

PHY-1001 : Build lut bridge;  0.055676s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 24 feed throughs used by 23 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.341841s wall, 0.734375s user + 0.218750s system = 0.953125s CPU (71.0%)

RUN-1004 : used memory is 438 MB, reserved memory is 634 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1011111011111110
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.294526s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 476 MB, reserved memory is 651 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.482885s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 476 MB, reserved memory is 651 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.591318s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (60.8%)

PHY-1001 : Build lut bridge;  0.054009s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 12 feed throughs used by 12 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.419650s wall, 0.781250s user + 0.218750s system = 1.000000s CPU (70.4%)

RUN-1004 : used memory is 436 MB, reserved memory is 637 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1011111011111110
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.336458s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 479 MB, reserved memory is 663 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.524657s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 479 MB, reserved memory is 663 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.497589s wall, 0.390625s user + 0.062500s system = 0.453125s CPU (91.1%)

PHY-1001 : Build lut bridge;  0.054077s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (57.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 24 feed throughs used by 23 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.160196s wall, 0.828125s user + 0.156250s system = 0.984375s CPU (84.8%)

RUN-1004 : used memory is 440 MB, reserved memory is 644 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1011111011111110
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.296485s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 480 MB, reserved memory is 666 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.479698s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (0.5%)

RUN-1004 : used memory is 480 MB, reserved memory is 666 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.497844s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (87.9%)

PHY-1001 : Build lut bridge;  0.054685s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 32 feed throughs used by 28 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.169015s wall, 0.859375s user + 0.093750s system = 0.953125s CPU (81.5%)

RUN-1004 : used memory is 445 MB, reserved memory is 653 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1011111011111110
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.332396s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 488 MB, reserved memory is 675 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.519557s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 488 MB, reserved memory is 675 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.594105s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (28.9%)

PHY-1001 : Build lut bridge;  0.061773s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 30 feed throughs used by 27 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.441005s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (23.9%)

RUN-1004 : used memory is 453 MB, reserved memory is 660 MB, peak memory is 697 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-8007 ERROR: unexpected non-printable character with the hex value '0xe3' in ../../source_code/rtl/UDP_Example_Top.v(1)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0x80' in ../../source_code/rtl/UDP_Example_Top.v(1)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0x81' in ../../source_code/rtl/UDP_Example_Top.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in ../../source_code/rtl/UDP_Example_Top.v(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-5007 WARNING: The file ../../source_code/rtl/UDP_Example_Top.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-8007 ERROR: unexpected non-printable character with the hex value '0xe3' in ../../source_code/rtl/UDP_Example_Top.v(1)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0x80' in ../../source_code/rtl/UDP_Example_Top.v(1)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0x81' in ../../source_code/rtl/UDP_Example_Top.v(1)
HDL-8007 ERROR: ignore module module due to previous errors in ../../source_code/rtl/UDP_Example_Top.v(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-5007 WARNING: The file ../../source_code/rtl/UDP_Example_Top.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.519959s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (57.1%)

PHY-1001 : Build lut bridge;  0.064257s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 30 feed throughs used by 27 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.206278s wall, 0.468750s user + 0.093750s system = 0.562500s CPU (46.6%)

RUN-1004 : used memory is 441 MB, reserved memory is 661 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1011111011111110
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.336637s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 482 MB, reserved memory is 684 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.528258s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 482 MB, reserved memory is 684 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(195)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(210)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(223)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(195)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(210)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(223)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.614020s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (38.2%)

PHY-1001 : Build lut bridge;  0.059380s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (52.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 33 feed throughs used by 29 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.578885s wall, 0.453125s user + 0.140625s system = 0.593750s CPU (37.6%)

RUN-1004 : used memory is 457 MB, reserved memory is 676 MB, peak memory is 697 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(195)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(210)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(223)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.575874s wall, 0.281250s user + 0.078125s system = 0.359375s CPU (62.4%)

PHY-1001 : Build lut bridge;  0.064279s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 25 feed throughs used by 24 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.550092s wall, 0.578125s user + 0.203125s system = 0.781250s CPU (50.4%)

RUN-1004 : used memory is 441 MB, reserved memory is 667 MB, peak memory is 697 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(195)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(210)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(223)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.512116s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (51.9%)

PHY-1001 : Build lut bridge;  0.066441s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (70.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 29 feed throughs used by 27 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.258113s wall, 0.609375s user + 0.062500s system = 0.671875s CPU (53.4%)

RUN-1004 : used memory is 451 MB, reserved memory is 683 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1111110000110010
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run phy_1 failed.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/syn_1/UDP_EXAMPLE_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.589025s wall, 0.312500s user + 0.062500s system = 0.375000s CPU (63.7%)

PHY-1001 : Build lut bridge;  0.063300s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 26 feed throughs used by 23 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.270750s wall, 0.859375s user + 0.093750s system = 0.953125s CPU (75.0%)

RUN-1004 : used memory is 443 MB, reserved memory is 695 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100000000100001
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.310263s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 497 MB, reserved memory is 726 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.502379s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 497 MB, reserved memory is 726 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.514389s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (66.8%)

PHY-1001 : Build lut bridge;  0.062676s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 27 feed throughs used by 25 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.318235s wall, 0.687500s user + 0.093750s system = 0.781250s CPU (59.3%)

RUN-1004 : used memory is 458 MB, reserved memory is 709 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100000000100001
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.541353s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (0.5%)

RUN-1004 : used memory is 35 MB, reserved memory is 737 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.730287s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 39 MB, reserved memory is 737 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.576104s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (40.7%)

PHY-1001 : Build lut bridge;  0.065084s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (48.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 44 feed throughs used by 38 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.570443s wall, 0.671875s user + 0.171875s system = 0.843750s CPU (53.7%)

RUN-1004 : used memory is 483 MB, reserved memory is 708 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100000000100001
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.277252s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 529 MB, reserved memory is 734 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.469916s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 529 MB, reserved memory is 734 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.600544s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (78.1%)

PHY-1001 : Build lut bridge;  0.069881s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 38 feed throughs used by 34 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.634609s wall, 0.984375s user + 0.281250s system = 1.265625s CPU (77.4%)

RUN-1004 : used memory is 461 MB, reserved memory is 708 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100000000100001
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 8.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 8 -p" in  6.412666s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 518 MB, reserved memory is 740 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.604278s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (0.9%)

RUN-1004 : used memory is 518 MB, reserved memory is 740 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.610734s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (28.1%)

PHY-1001 : Build lut bridge;  0.070443s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 26 feed throughs used by 23 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.672393s wall, 0.265625s user + 0.078125s system = 0.343750s CPU (20.6%)

RUN-1004 : used memory is 458 MB, reserved memory is 712 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100000000100001
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.274347s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 29 MB, reserved memory is 740 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.465873s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 33 MB, reserved memory is 740 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.597837s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (60.1%)

PHY-1001 : Build lut bridge;  0.068796s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (68.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 29 feed throughs used by 28 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.599349s wall, 0.828125s user + 0.187500s system = 1.015625s CPU (63.5%)

RUN-1004 : used memory is 460 MB, reserved memory is 713 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100000000100001
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.362979s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 512 MB, reserved memory is 742 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.555268s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 512 MB, reserved memory is 742 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1410 : Run phy_1 success.
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 1.259364s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (12.4%)

PHY-1001 : Build lut bridge;  0.144282s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (43.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 26 feed throughs used by 23 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.240504s wall, 0.437500s user + 0.078125s system = 0.515625s CPU (15.9%)

RUN-1004 : used memory is 455 MB, reserved memory is 720 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100000000100001
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.312054s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 512 MB, reserved memory is 747 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.505984s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (0.5%)

RUN-1004 : used memory is 512 MB, reserved memory is 747 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.491656s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (79.5%)

PHY-1001 : Build lut bridge;  0.073099s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (85.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 26 feed throughs used by 23 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.234476s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (78.5%)

RUN-1004 : used memory is 499 MB, reserved memory is 719 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100000000100001
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.290470s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 537 MB, reserved memory is 750 MB, peak memory is 697 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.476952s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 537 MB, reserved memory is 750 MB, peak memory is 697 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.596004s wall, 0.375000s user + 0.078125s system = 0.453125s CPU (76.0%)

PHY-1001 : Build lut bridge;  0.078059s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (80.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 31 feed throughs used by 26 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.635043s wall, 0.953125s user + 0.359375s system = 1.312500s CPU (80.3%)

RUN-1004 : used memory is 458 MB, reserved memory is 723 MB, peak memory is 697 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100000000100001
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 6 view node(s), 19 trigger net(s), 19 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'sdram_clk0', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(197)
HDL-1007 : undeclared symbol 'fdma_wready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(212)
HDL-1007 : undeclared symbol 'fdma_rready', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(225)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'wfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(349)
HDL-1007 : undeclared symbol 'rfifo_empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(374)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/rfifo/rfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/wfifo/wfifo.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.540968s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (54.9%)

PHY-1001 : Build lut bridge;  0.076726s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u2_ram/u1_init_ref/Sdr_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 28 feed throughs used by 25 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/CMOS_SDR/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.454443s wall, 0.656250s user + 0.109375s system = 0.765625s CPU (52.6%)

RUN-1004 : used memory is 458 MB, reserved memory is 724 MB, peak memory is 697 MB
