INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Other computers/home_desktop/Coursework/Coursework/Digital_Logic_Design/HW/64_bit_ALU/64_bit_ALU.srcs/sources_1/imports/64_bit_ALU/ALU64.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Other computers/home_desktop/Coursework/Coursework/Digital_Logic_Design/HW/64_bit_ALU/64_bit_ALU.srcs/sim_1/imports/64_bit_ALU/ALU64v2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU64_tb
WARNING: [VRFC 10-8884] decimal constant 6000000000000 should be smaller than 2147483648; using -69312512 instead [G:/Other computers/home_desktop/Coursework/Coursework/Digital_Logic_Design/HW/64_bit_ALU/64_bit_ALU.srcs/sim_1/imports/64_bit_ALU/ALU64v2_tb.sv:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Other computers/home_desktop/Coursework/Coursework/Digital_Logic_Design/HW/64_bit_ALU/64_bit_ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
