<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Component Declaration for VHDL Instantiating Verilog" />
<meta name="abstract" content="A Verilog module that is compiled into a library can be referenced from a VHDL design as though the module is a VHDL entity. Likewise, a Verilog configuration can be referenced as though it were a VHDL configuration." />
<meta name="description" content="A Verilog module that is compiled into a library can be referenced from a VHDL design as though the module is a VHDL entity. Likewise, a Verilog configuration can be referenced as though it were a VHDL configuration." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id7d4a0ce0-fece-40ab-99ab-d700fd38170c" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Component Declaration for VHDL Instantiating Verilog</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Component Declaration for VHDL Instantiating Verilog" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id7d4a0ce0-fece-40ab-99ab-d700fd38170c">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Component Declaration for VHDL Instantiating Verilog</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">A Verilog
module that is compiled into a library can be referenced from a
VHDL design as though the module is a VHDL entity. Likewise, a Verilog configuration
can be referenced as though it were a VHDL configuration. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id7d4a0ce0-fece-40ab-99ab-d700fd38170c__id8b97a827-bd11-4852-971d-5850ac2cbc32"><p class="p">You can extract the interface to the module
from the library in the form of a component declaration by running <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vgencomp', 'questa_sim_ref'); return false;">vgencomp</a>.
Given a library and module name, the vgencomp command writes a component
declaration to standard output.</p>
<p class="p">The default component port types are:</p>
<ul class="ul"><li class="li" id="id7d4a0ce0-fece-40ab-99ab-d700fd38170c__idc631930c-fcfa-4cc8-b827-84bf38b160f2"><p class="p">std_logic</p>
</li>
<li class="li" id="id7d4a0ce0-fece-40ab-99ab-d700fd38170c__idd90b3560-3551-4f52-8bd8-c7c94c201013"><p class="p">std_logic_vector</p>
</li>
</ul>
<p class="p">Optionally, you can choose one of the following:</p>
<ul class="ul"><li class="li" id="id7d4a0ce0-fece-40ab-99ab-d700fd38170c__idc250ef35-c4ab-4589-b6e0-7ad161db47c0"><p class="p">bit
and bit_vector</p>
</li>
<li class="li" id="id7d4a0ce0-fece-40ab-99ab-d700fd38170c__id9168460f-adce-4e3f-9297-dcb51bee455e"><p class="p">vl_logic
and vl_logic_vector</p>
</li>
</ul>
</div>
<div class="section Subsection" id="id7d4a0ce0-fece-40ab-99ab-d700fd38170c__id2e18d2e4-4680-43ed-9dbd-2afa57a17e15"><h2 class="title Subheading sectiontitle">VHDL and Verilog Identifiers</h2><p class="p">The VHDL identifiers for the component name,
port names, and generic names are the same as Verilog and SystemVerilog
identifiers for the module name, port names, and parameter names.
Except for the cases noted below, <span class="ph fmvar:ProductName">Questa SIM</span> does
nothing to the Verilog identifier when it generates the entity.</p>
<p class="p"><span class="ph fmvar:ProductName">Questa SIM</span> converts
Verilog identifiers to VHDL 1076-1993 extended identifiers in
three cases:</p>
<ul class="ul"><li class="li" id="id7d4a0ce0-fece-40ab-99ab-d700fd38170c__ida7fcfacb-91e7-489a-995f-8279597b967f"><p class="p">The
Verilog identifier is not a valid VHDL 1076-1987 identifier. </p>
</li>
<li class="li" id="id7d4a0ce0-fece-40ab-99ab-d700fd38170c__idda0b1228-e404-4ceb-a098-87c6630991db"><p class="p">You
compile the Verilog module with the <span class="ph FontProperty HeadingLabel">-93</span> argument.
One exception is a valid, lowercase identifier (for instance, topmod).
Valid, lowercase identifiers will not be converted even if you compile
with <span class="ph FontProperty HeadingLabel">-93</span>.</p>
</li>
<li class="li" id="id7d4a0ce0-fece-40ab-99ab-d700fd38170c__id9504ad65-0755-454a-ac7a-796b3cb7a4f2"><p class="p">The
Verilog identifier is not unique when case is ignored. For example,
if you have TopMod and topmod in the same module, <span class="ph fmvar:ProductName">Questa SIM</span> will convert the former to \TopMod\.</p>
</li>
</ul>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_VhdlInstantiatingVerilogSystemverilog_id13eb3485.html" title="Once you have generated a component declaration for a Verilog module, you can instantiate the component just like any other VHDL component. You can reference a Verilog module in the entity aspect of a component configuration—all you need to do is specify a module name instead of an entity name. You can also specify an optional secondary name for an optimized sub-module.">VHDL Instantiating Verilog or SystemVerilog</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Component Declaration for VHDL Instantiating Verilog"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_ComponentDeclarationVhdlInstantiatingVerilog_id7d4a0ce0.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>