Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Oct 18 12:48:57 2022
| Host         : martin-MS-7996 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_methodology -file red_pitaya_top_methodology_drc_routed.rpt -pb red_pitaya_top_methodology_drc_routed.pb -rpx red_pitaya_top_methodology_drc_routed.rpx
| Design       : red_pitaya_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 62
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 24         |
| XDCC-5    | Warning          | User Non-Timing constraint/property overwritten    | 4          |
| XDCH-2    | Warning          | Same min and max delay values on IO port           | 32         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock system_wrapper_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock adc_clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock system_wrapper_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin system_wrapper_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on led_o[0] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on led_o[1] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on led_o[2] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on led_o[3] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on led_o[4] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on led_o[5] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on led_o[6] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on led_o[7] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 111)
Previous Source: /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 111)
Previous Source: /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 111)
Previous Source: /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 111)
Previous Source: /home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][0]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][1]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][0]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][1]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>


