{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638053143138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638053143142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 17:45:42 2021 " "Processing started: Sat Nov 27 17:45:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638053143142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053143142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053143142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638053143524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638053143524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wbuart_with_buffer " "Found entity 1: wbuart_with_buffer" {  } { { "../../generated/riscv_full/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053150000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone " "Found entity 1: wishbone" {  } { { "../../generated/riscv_full/wishbone.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wishbone.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053150003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WBUartWithIhex " "Found entity 1: WBUartWithIhex" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053150006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wb_master_breakout.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wb_master_breakout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_master_breakout " "Found entity 1: wb_master_breakout" {  } { { "../../generated/riscv_full/wb_master_breakout.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wb_master_breakout.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053150009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../../generated/riscv_full/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053150012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053150014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ihex " "Found entity 1: ihex" {  } { { "../../generated/riscv_full/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053150019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/fullsystemtop.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/fullsystemtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 WBLeds " "Found entity 1: WBLeds" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150026 ""} { "Info" "ISGN_ENTITY_NAME" "2 WBUartIhexWrapper " "Found entity 2: WBUartIhexWrapper" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150026 ""} { "Info" "ISGN_ENTITY_NAME" "3 WBSDRAMCtlr " "Found entity 3: WBSDRAMCtlr" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150026 ""} { "Info" "ISGN_ENTITY_NAME" "4 WBInterconnect " "Found entity 4: WBInterconnect" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150026 ""} { "Info" "ISGN_ENTITY_NAME" "5 FullSystemTop " "Found entity 5: FullSystemTop" {  } { { "../../generated/riscv_full/FullSystemTop.v" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1053 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053150026 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system.sv(42) " "Verilog HDL warning at system.sv(42): extended using \"x\" or \"z\"" {  } { { "system.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/system.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638053150069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "system.sv 1 1 " "Using design file system.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638053150070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638053150070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638053150072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSystemTop FullSystemTop:top " "Elaborating entity \"FullSystemTop\" for hierarchy \"FullSystemTop:top\"" {  } { { "system.sv" "top" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/system.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBLeds FullSystemTop:top\|WBLeds:leds " "Elaborating entity \"WBLeds\" for hierarchy \"FullSystemTop:top\|WBLeds:leds\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "leds" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBUartIhexWrapper FullSystemTop:top\|WBUartIhexWrapper:ihexUart " "Elaborating entity \"WBUartIhexWrapper\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "ihexUart" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBUartWithIhex FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m " "Elaborating entity \"WBUartWithIhex\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "m" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wbuart_with_ihex.sv(71) " "Verilog HDL assignment warning at wbuart_with_ihex.sv(71): truncated value with size 32 to match size of target (1)" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150084 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_rx:rx_part " "Elaborating entity \"uart_rx\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_rx:rx_part\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "rx_part" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(41) " "Verilog HDL assignment warning at uart_rx.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150087 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(57) " "Verilog HDL assignment warning at uart_rx.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150087 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(65) " "Verilog HDL assignment warning at uart_rx.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150087 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(74) " "Verilog HDL assignment warning at uart_rx.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150087 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(76) " "Verilog HDL assignment warning at uart_rx.sv(76): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_rx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_rx.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150087 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_rx:rx_part"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_tx:tx_part " "Elaborating entity \"uart_tx\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|uart_tx:tx_part\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "tx_part" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(53) " "Verilog HDL assignment warning at uart_tx.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150090 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(61) " "Verilog HDL assignment warning at uart_tx.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150090 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(63) " "Verilog HDL assignment warning at uart_tx.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "../../generated/riscv_full/uart_tx.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/uart_tx.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150090 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|uart_tx:tx_part"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wishbone:ihex_wb " "Elaborating entity \"wishbone\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wishbone:ihex_wb\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "ihex_wb" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_master_breakout FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wb_master_breakout:dbg_bus_breakout " "Elaborating entity \"wb_master_breakout\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wb_master_breakout:dbg_bus_breakout\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "dbg_bus_breakout" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ihex FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|ihex:intel_hex_controller " "Elaborating entity \"ihex\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|ihex:intel_hex_controller\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "intel_hex_controller" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(76) " "Verilog HDL assignment warning at ihex.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/riscv_full/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150134 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(137) " "Verilog HDL assignment warning at ihex.sv(137): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/riscv_full/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150134 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(212) " "Verilog HDL assignment warning at ihex.sv(212): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/riscv_full/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150134 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ihex.sv(243) " "Verilog HDL assignment warning at ihex.sv(243): truncated value with size 32 to match size of target (8)" {  } { { "../../generated/riscv_full/ihex.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/ihex.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150134 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|ihex:intel_hex_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbuart_with_buffer FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr " "Elaborating entity \"wbuart_with_buffer\" for hierarchy \"FullSystemTop:top\|WBUartIhexWrapper:ihexUart\|WBUartWithIhex:m\|wbuart_with_buffer:uart_ctrlr\"" {  } { { "../../generated/riscv_full/wbuart_with_ihex.sv" "uart_ctrlr" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_ihex.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(43) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(43): truncated value with size 32 to match size of target (9)" {  } { { "../../generated/riscv_full/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150139 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(77) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(77): truncated value with size 32 to match size of target (9)" {  } { { "../../generated/riscv_full/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150139 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wbuart_with_buffer.sv(103) " "Verilog HDL assignment warning at wbuart_with_buffer.sv(103): truncated value with size 32 to match size of target (9)" {  } { { "../../generated/riscv_full/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638053150139 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_wb_err wbuart_with_buffer.sv(29) " "Output port \"o_wb_err\" at wbuart_with_buffer.sv(29) has no driver" {  } { { "../../generated/riscv_full/wbuart_with_buffer.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/wbuart_with_buffer.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638053150139 "|system|FullSystemTop:top|WBUartIhexWrapper:ihexUart|WBUartWithIhex:m|wbuart_with_buffer:uart_ctrlr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBSDRAMCtlr FullSystemTop:top\|WBSDRAMCtlr:dramController " "Elaborating entity \"WBSDRAMCtlr\" for hierarchy \"FullSystemTop:top\|WBSDRAMCtlr:dramController\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "dramController" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBInterconnect FullSystemTop:top\|WBInterconnect:interconnect_ " "Elaborating entity \"WBInterconnect\" for hierarchy \"FullSystemTop:top\|WBInterconnect:interconnect_\"" {  } { { "../../generated/riscv_full/FullSystemTop.v" "interconnect_" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/generated/riscv_full/FullSystemTop.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053150149 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "io_sdram_cke VCC " "Pin \"io_sdram_cke\" is stuck at VCC" {  } { { "system.sv" "" { Text "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/system.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638053156143 "|system|io_sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638053156143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638053156294 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638053158993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/output_files/system.map.smsg " "Generated suppressed messages file C:/Users/user/projects/github.com/codetector1374/chisel_simple_rv64/fpga_projects/system/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053159094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638053159250 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638053159250 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4836 " "Implemented 4836 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638053159498 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638053159498 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638053159498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4777 " "Implemented 4777 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638053159498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638053159498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638053159512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 17:45:59 2021 " "Processing ended: Sat Nov 27 17:45:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638053159512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638053159512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638053159512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638053159512 ""}
