
---------- Begin Simulation Statistics ----------
simSeconds                                   0.886209                       # Number of seconds simulated (Second)
simTicks                                 886208563632                       # Number of ticks simulated (Tick)
finalTick                                886208563632                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   6027.82                       # Real time elapsed on the host (Second)
hostTickRate                                147019846                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1914380                       # Number of bytes of host memory used (Byte)
simInsts                                   1213826272                       # Number of instructions simulated (Count)
simOps                                     2049924325                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   201371                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     340077                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                       2831337265                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.332572                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.428711                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      2053923790                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1925                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     2052956292                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3774                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4001384                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           5089865                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 776                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          2825310185                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.726630                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.546676                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                2127208857     75.29%     75.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 196511045      6.96%     82.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 140255793      4.96%     87.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                 118860641      4.21%     91.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 101971128      3.61%     95.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  65420098      2.32%     97.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  47634521      1.69%     99.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  21025206      0.74%     99.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   6422896      0.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            2825310185                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1979071     14.14%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     1      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     66      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     12      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     14.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                8928076     63.79%     77.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               3088171     22.06%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               977      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              304      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        46977      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1225596970     59.70%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      8338151      0.41%     60.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          4715      0.00%     60.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     39120849      1.91%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          552      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          118      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu     14243368      0.69%     62.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1558      0.00%     62.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     13044491      0.64%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      7102276      0.35%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt     18957453      0.92%     64.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv      1184754      0.06%     64.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      5916122      0.29%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     64.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    405945134     19.77%     84.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    254126975     12.38%     97.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     45051680      2.19%     99.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite     14274149      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     2052956292                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.725084                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            13996678                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006818                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               6627426036                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1898931646                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1893693399                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 317797185                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                159037233                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses        158887409                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1908006728                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    158899265                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    302888                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            5273                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         6027080                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      451193100                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     268515943                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads    209073289                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores     59480704                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      60600431     38.04%     38.04% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect     60484519     37.97%     76.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1576      0.00%     76.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     36412865     22.86%     98.87% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       533503      0.33%     99.21% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.21% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1262219      0.79%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      159295113                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       255531     39.08%     39.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       140809     21.53%     60.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          382      0.06%     60.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       223069     34.11%     94.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        28623      4.38%     99.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         5505      0.84%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        653919                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          100      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        11054     12.32%     12.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          196      0.22%     12.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        76995     85.83%     98.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          968      1.08%     99.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          397      0.44%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        89710                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return     60344900     38.04%     38.04% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect     60343710     38.04%     76.08% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         1194      0.00%     76.08% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     36189795     22.81%     98.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       504880      0.32%     99.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      1256714      0.79%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    158641193                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           85      0.10%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         7449      9.18%      9.29% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          176      0.22%      9.50% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        72522     89.40%     98.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          534      0.66%     99.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          357      0.44%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        81123                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      8479774      5.32%      5.32% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     88953752     55.84%     61.17% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     60600426     38.04%     99.21% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1261161      0.79%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    159295113                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        63982     71.63%     71.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        25220     28.23%     99.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          100      0.11%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           21      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        89323                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          36412865                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     27961704                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             89710                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          16297                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        64623                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         25087                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            159295113                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                63930                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                91956779                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.577273                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           17251                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         1263795                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1261161                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2634                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     60600431     38.04%     38.04% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect     60484519     37.97%     76.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1576      0.00%     76.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     36412865     22.86%     98.87% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       533503      0.33%     99.21% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.21% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1262219      0.79%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    159295113                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     60600357     89.99%     89.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        17686      0.03%     90.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1428      0.00%     90.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      5455472      8.10%     98.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1172      0.00%     98.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1262219      1.87%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      67338334                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        11054     17.29%     17.29% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     17.29% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        51908     81.20%     98.49% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          968      1.51%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        63930                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        11054     17.29%     17.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     17.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        51908     81.20%     98.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          968      1.51%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        63930                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      1263795                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1261161                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2634                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          593                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      1264388                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             60741626                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               60741622                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             396722                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used               60344900                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct            60344815                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                85                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         3985998                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1149                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             80035                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   2824728567                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.725707                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.017536                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      2343572535     82.97%     82.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       150450294      5.33%     88.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        45254975      1.60%     89.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        58575773      2.07%     91.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        14407177      0.51%     92.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        21551909      0.76%     93.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        15581218      0.55%     93.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        28316287      1.00%     94.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       147018399      5.20%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   2824728567                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         610                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls              60344904                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        42326      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1223483641     59.68%     59.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      8337535      0.41%     60.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         4018      0.00%     60.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     39099235      1.91%     62.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          416      0.00%     62.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          116      0.00%     62.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu     14235950      0.69%     62.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         1448      0.00%     62.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     13039601      0.64%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      7101696      0.35%     63.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt     18948480      0.92%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv      1184640      0.06%     64.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      5915520      0.29%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     64.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    405387278     19.78%     84.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    253846833     12.38%     97.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     45023988      2.20%     99.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     14271604      0.70%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   2049924325                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     147018399                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts           1213826272                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             2049924325                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP     1213826272                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       2049924325                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.332572                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.428711                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          718529703                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts          158823223                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1962954908                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        450411266                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       268118437                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        42326      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1223483641     59.68%     59.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      8337535      0.41%     60.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         4018      0.00%     60.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     39099235      1.91%     62.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          116      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu     14235950      0.69%     62.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     62.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         1448      0.00%     62.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc     13039601      0.64%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      7101696      0.35%     63.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt     18948480      0.92%     64.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv      1184640      0.06%     64.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     64.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      5915520      0.29%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    405387278     19.78%     84.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    253846833     12.38%     97.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     45023988      2.20%     99.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     14271604      0.70%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   2049924325                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    158641193                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     97038385                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     61602808                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     36189795                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl    122451398                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     60344904                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     60344900                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      417581051                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         417581051                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     417581051                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        417581051                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      9590965                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         9590965                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      9590965                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        9590965                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 716489763807                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 716489763807                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 716489763807                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 716489763807                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    427172016                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     427172016                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    427172016                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    427172016                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.022452                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.022452                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.022452                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.022452                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 74704.658375                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 74704.658375                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 74704.658375                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 74704.658375                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1325139                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        26683                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1673                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           37                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     792.073521                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   721.162162                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1355023                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1355023                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        45206                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         45206                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        45206                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        45206                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      9545759                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      9545759                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      9545759                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      9545759                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 701378224594                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 701378224594                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 701378224594                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 701378224594                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.022346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.022346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.022346                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.022346                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 73475.375252                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 73475.375252                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 73475.375252                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 73475.375252                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                9545244                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          302                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          302                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data      1368749                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      1368749                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          305                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          305                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.009836                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.009836                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 456249.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 456249.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrHits::cpu.data            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrHits::total            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      2547194                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      2547194                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.003279                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.003279                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      2547194                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      2547194                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          305                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          305                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          305                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          305                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    149995615                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       149995615                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      9058247                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       9058247                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 437412723933                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 437412723933                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    159053862                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    159053862                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.056951                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.056951                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 48288.893418                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 48288.893418                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        43972                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        43972                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      9014275                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      9014275                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 422657874198                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 422657874198                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.056674                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.056674                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 46887.617052                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 46887.617052                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    267585436                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      267585436                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       532718                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       532718                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 279077039874                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 279077039874                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    268118154                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    268118154                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001987                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001987                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 523873.869240                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 523873.869240                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1234                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1234                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       531484                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       531484                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 278720350396                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 278720350396                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001982                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001982                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 524419.080153                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 524419.080153                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.846453                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            427127422                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            9545756                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              44.745269                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick             1619149                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.846453                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          108                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          374                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          863891008                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         863891008                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                106308029                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            2435855831                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 164770724                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             118258057                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 117544                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             88913625                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 12234                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             2055274581                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 63141                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          2052653404                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        158893476                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       450949483                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      268353245                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.724977                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      268072030                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     424752607                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads      136333084                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites     126853773                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    2389472830                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1462015562                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         719302728                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads   1003068798                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          150815339                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    2623880555                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  259448                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 7759                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         42175                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          366                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 198247909                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 37150                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         2825310185                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.727970                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.082473                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               2447672851     86.63%     86.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 28482808      1.01%     87.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 42664153      1.51%     89.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 46840702      1.66%     90.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 36891526      1.31%     92.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 28286195      1.00%     93.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 10438855      0.37%     93.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 21485879      0.76%     94.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                162547216      5.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           2825310185                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts            1217615861                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.430050                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          159295113                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.056261                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    201249606                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      198236730                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         198236730                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     198236730                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        198236730                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        11177                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           11177                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        11177                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          11177                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   4673264339                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   4673264339                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   4673264339                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   4673264339                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    198247907                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     198247907                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    198247907                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    198247907                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000056                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000056                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000056                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000056                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 418114.372282                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 418114.372282                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 418114.372282                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 418114.372282                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        29638                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          111                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     267.009009                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         8996                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              8996                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1665                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1665                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1665                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1665                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         9512                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         9512                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         9512                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         9512                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   3928108682                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   3928108682                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   3928108682                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   3928108682                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000048                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000048                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000048                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000048                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 412963.486333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 412963.486333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 412963.486333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 412963.486333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   8996                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    198236730                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       198236730                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        11177                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         11177                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   4673264339                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   4673264339                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    198247907                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    198247907                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000056                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000056                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 418114.372282                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 418114.372282                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1665                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1665                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         9512                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         9512                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   3928108682                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   3928108682                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 412963.486333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 412963.486333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.806422                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            198246241                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               9511                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           20843.890338                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              436635                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.806422                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999622                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999622                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           34                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          136                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          211                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          396505325                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         396505325                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    117544                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  253102557                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 44209080                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             2053925715                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4959                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                451193100                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               268515943                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   807                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   6266518                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 36327333                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          42386                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          25919                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        56652                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                82571                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               2052613133                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              2052580808                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1356881765                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1997562806                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.724951                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.679269                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                   291887751                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  781834                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 6657                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               42386                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 397506                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  772                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1340                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          450411266                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.435342                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           360.976437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              441369901     97.99%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2630      0.00%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              8172926      1.81%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  543      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  173      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1381      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  107      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    5      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  524      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    5      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  8      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 22      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 54      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 58      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 70      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 88      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 89      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 92      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                109      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 99      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 76      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 69      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 90      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 61      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 98      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 57      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  5      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  6      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  7      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           861910      0.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value          1805222                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            450411266                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               450944415                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               268353273                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    633594                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     14133                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               198253646                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      6693                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 117544                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                152391988                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               438570687                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          67850                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 230696258                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles            2003465858                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             2054748101                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 68503                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              169181086                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              877718366                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              939160108                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands          2647325943                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  6006913250                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               2392150764                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                 136397061                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2640334130                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6991804                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     286                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 274                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 732493245                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       4731562589                       # The number of ROB reads (Count)
system.cpu.rob.writes                      4108403581                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1213826272                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 2049924325                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   438                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   5923                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                8208804                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   8214727                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  5923                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               8208804                       # number of overall hits (Count)
system.l2.overallHits::total                  8214727                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 3583                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1336952                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1340535                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                3583                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1336952                       # number of overall misses (Count)
system.l2.overallMisses::total                1340535                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst      3879742985                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    638253003801                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       642132746786                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst     3879742985                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   638253003801                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      642132746786                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               9506                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            9545756                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               9555262                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              9506                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           9545756                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              9555262                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.376920                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.140057                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.140293                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.376920                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.140057                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.140293                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 1082819.699972                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 477394.105249                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    479012.294932                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 1082819.699972                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 477394.105249                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   479012.294932                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               500026                       # number of writebacks (Count)
system.l2.writebacks::total                    500026                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst             3582                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1336952                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1340534                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            3582                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1336952                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1340534                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst   3855055456                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 629675684836                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   633530740292                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst   3855055456                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 629675684836                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  633530740292                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.376815                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.140057                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.140293                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.376815                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.140057                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.140293                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 1076229.887214                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 470978.527902                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 472595.801592                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 1076229.887214                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 470978.527902                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 472595.801592                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1309499                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           19                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             19                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            5923                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               5923                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          3583                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3583                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst   3879742985                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   3879742985                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         9506                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           9506                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.376920                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.376920                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 1082819.699972                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 1082819.699972                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         3582                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         3582                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst   3855055456                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   3855055456                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.376815                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.376815                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 1076229.887214                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 1076229.887214                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              45987                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 45987                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           485495                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              485495                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 277727270975                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   277727270975                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         531482                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            531482                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.913474                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.913474                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 572049.703859                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 572049.703859                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       485495                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          485495                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 274612500035                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 274612500035                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.913474                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.913474                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 565634.043677                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 565634.043677                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        8162817                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           8162817                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       851457                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          851457                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 360525732826                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 360525732826                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      9014274                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       9014274                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.094457                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.094457                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 423422.125634                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 423422.125634                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       851457                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       851457                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 355063184801                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 355063184801                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.094457                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.094457                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 417006.595519                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 417006.595519                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        34430                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         34430                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data             4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data        34430                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        34430                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        27859                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        27859                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.250000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        27859                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        27859                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         8991                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             8991                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         8991                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         8991                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1355023                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1355023                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1355023                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1355023                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32542.843265                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     19109467                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1342267                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      14.236711                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      33.299361                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        50.943158                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32458.600746                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001555                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.990558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.993129                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   33                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  282                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  911                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 4327                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                27215                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  154218171                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 154218171                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           229184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data         85564928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total            85794112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       229184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          229184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     32001664                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         32001664                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              3581                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data           1336952                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total              1340533                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         500026                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              500026                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst              258612                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            96551683                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total               96810294                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst          258612                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             258612                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks         36110759                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              36110759                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks         36110759                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst             258612                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           96551683                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             132921054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              855038                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        500026                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            807521                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             485495                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            485495                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         855038                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      3988614                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      3988614                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3988614                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    117795776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    117795776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                117795776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1340534                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1340534    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1340534                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         13897793860                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        17723966976                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2648081                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1307555                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            9023785                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1855049                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         8996                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          8999694                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                4                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               4                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            531482                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           531482                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           9512                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       9014274                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28013                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     28636764                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               28664777                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1184064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    697649856                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               698833920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1309505                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  32002048                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          10864771                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000185                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.013617                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                10862756     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    2015      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            10864771                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 886208563632                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         6835153150                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           8932077                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        8963466136                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      19109512                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      9554244                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1976                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1976                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
