#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Aug  4 11:41:42 2025
# Process ID: 1396
# Current directory: C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18152 C:\Users\fs09192\Downloads\proj\CNN-on-FPGA\project_2\project_2.xpr
# Log file: C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/vivado.log
# Journal file: C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.xpr
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/fc1_bias.mem] -no_script -reset -force -quiet
remove_files  C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/fc1_bias.mem
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol0.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol1.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol2.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol3.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol4.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol5.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol6.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol7.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol8.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol9.mem] -no_script -reset -force -quiet
remove_files  {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol0.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol1.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol2.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol3.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol4.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol5.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol6.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol7.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol8.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem/weightCol9.mem}
add_files -norecurse {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol5.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol6.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/fc1_bias.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol9.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol8.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol7.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol4.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol3.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol0.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol1.mem C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/mem_files/weightCol2.mem}
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/ftCounter.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/channelMem.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/compD.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/dense.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/weightMem.v] -no_script -reset -force -quiet
remove_files  {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/ftCounter.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/channelMem.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/compD.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/dense.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/src/weightMem.v}
add_files -norecurse {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v}
set_property file_type SystemVerilog [get_files  C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v]
close [ open C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v w ]
add_files C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v
set_property file_type SystemVerilog [get_files  C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v]
set_property file_type SystemVerilog [get_files  C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v]
set_property file_type SystemVerilog [get_files  C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v]
launch_simulation
open_wave_config C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/tb_top_behav.wcfg
open_wave_config C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/conv_tb_behav.wcfg
open_wave_config C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/pool_tb_behav.wcfg
open_wave_config C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/tb_top_behav1.wcfg
source tb_top.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/tb_top_behav1.wcfg}
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
