$date
	Fri Oct 22 02:37:06 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FS_TB $end
$var wire 1 ! tbr $end
$var wire 1 " td $end
$var integer 32 # i [31:0] $end
$var reg 1 $ ta $end
$var reg 1 % tb $end
$var reg 1 & tc $end
$scope module uut $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var reg 1 * br $end
$var reg 1 + d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
b0 #
0"
0!
$end
#5
1*
1!
1+
1"
1&
1)
b1 #
#10
1%
1(
0&
0)
b10 #
#15
0+
0"
1&
1)
b11 #
#20
0*
0!
1+
1"
1$
1'
0%
0(
0&
0)
b100 #
#25
0+
0"
1&
1)
b101 #
#30
1%
1(
0&
0)
b110 #
#35
1*
1!
1+
1"
1&
1)
b111 #
#40
b1000 #
