INFO: [VRFC 10-2263] Analyzing Verilog file "/home/banality/Study_things/Courses_EECS/fpga_labs_sp22_eecs151-251A/test_project/test_project.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/banality/Study_things/Courses_EECS/fpga_labs_sp22_eecs151-251A/test_project/test_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
