INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/branch_jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_jump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3248] data object 'wb_sel_ex_mem_o' is already declared [C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/cpu.v:110]
WARNING: [VRFC 10-9364] second declaration of 'wb_sel_ex_mem_o' is ignored [C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/cpu.v:110]
WARNING: [VRFC 10-2938] 'stall' is already implicitly declared on line 171 [C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/cpu.v:215]
WARNING: [VRFC 10-2938] 'rs2_mem_wb_o' is already implicitly declared on line 372 [C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/cpu.v:460]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/data_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/ex_mem_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_stage_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/forwarding_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/id_ex_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_stage_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/if_id_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_stage_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/instr_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/mem_wb_stage_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_stage_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/mux_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/mux_2_1.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/mux_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/mux_4_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/program_counter_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/riscv32im_pipelined_cpu/riscv32im_pipelined_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
