// Seed: 3369403978
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_6 = 1;
  assign module_1.id_1 = 0;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  integer id_3 (
      .id_0(1),
      .id_1(1)
  );
  tri1 id_4 = module_1[1&&1&&1 : 1'b0] - id_1 == id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
