TRACE::2021-01-19.16:54:37::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:37::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:37::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:40::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:40::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:40::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-01-19.16:54:43::SCWPlatform::Opened new HwDB with name top_wrapper_0
TRACE::2021-01-19.16:54:43::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/top_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-01-19.16:54:43::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/top_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform"
		}]
}
TRACE::2021-01-19.16:54:43::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-01-19.16:54:43::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-19.16:54:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-01-19.16:54:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-01-19.16:54:43::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:43::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:43::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:43::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:43::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:43::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:43::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:43::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:43::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:43::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:43::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:43::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:43::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-01-19.16:54:43::SCWPlatform::Generating the sources  .
TRACE::2021-01-19.16:54:43::SCWBDomain::Generating boot domain sources.
TRACE::2021-01-19.16:54:43::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-01-19.16:54:43::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:43::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:43::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:43::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:43::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:43::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-01-19.16:54:43::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:43::SCWMssOS::mss does not exists at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:43::SCWMssOS::Creating sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:43::SCWMssOS::Adding the swdes entry, created swdb C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:43::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:43::SCWMssOS::Writing mss at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:43::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-01-19.16:54:43::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-01-19.16:54:43::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-01-19.16:54:43::SCWBDomain::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-01-19.16:54:55::SCWPlatform::Generating sources Done.
TRACE::2021-01-19.16:54:55::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:55::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:55::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:55::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:55::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:55::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:55::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:55::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:56::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-01-19.16:54:56::SCWMssOS::Could not open the swdb for C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-01-19.16:54:56::SCWMssOS::Could not open the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-01-19.16:54:56::SCWMssOS::Cleared the swdb table entry
TRACE::2021-01-19.16:54:56::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::mss exists loading the mss file  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::Opened the sw design from mss  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::Adding the swdes entry C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-01-19.16:54:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-19.16:54:56::SCWMssOS::Opened the sw design.  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:54:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:54:56::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:56::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:56::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:56::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:56::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:56::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:56::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:56::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:56::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:56::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/top_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-19.16:54:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-19.16:54:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-01-19.16:54:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:56::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:56::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:56::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:56::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:56::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:56::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:56::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::mss does not exists at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::Creating sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::Adding the swdes entry, created swdb C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::Writing mss at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:56::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-01-19.16:54:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-01-19.16:54:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-01-19.16:54:56::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-01-19.16:54:56::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-01-19.16:54:58::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:54:58::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:54:58::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:54:58::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-01-19.16:54:58::SCWMssOS::Could not open the swdb for C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-01-19.16:54:58::SCWMssOS::Could not open the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-01-19.16:54:58::SCWMssOS::Cleared the swdb table entry
TRACE::2021-01-19.16:54:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-01-19.16:54:58::SCWMssOS::Writing the mss file completed C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/top_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-01-19.16:54:58::SCWPlatform::Started generating the artifacts platform vitis_project_platform
TRACE::2021-01-19.16:54:58::SCWPlatform::Sanity checking of platform is completed
LOG::2021-01-19.16:54:58::SCWPlatform::Started generating the artifacts for system configuration vitis_project_platform
LOG::2021-01-19.16:54:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-01-19.16:54:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-01-19.16:54:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-19.16:54:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-01-19.16:54:58::SCWSystem::Checking the domain standalone_domain
LOG::2021-01-19.16:54:58::SCWSystem::Not a boot domain 
LOG::2021-01-19.16:54:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-01-19.16:54:58::SCWDomain::Generating domain artifcats
TRACE::2021-01-19.16:54:58::SCWMssOS::Generating standalone artifcats
TRACE::2021-01-19.16:54:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/qemu/
TRACE::2021-01-19.16:54:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/standalone_domain/qemu/
TRACE::2021-01-19.16:54:58::SCWMssOS:: Copying the user libraries. 
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-01-19.16:54:58::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-19.16:54:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-01-19.16:54:58::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-01-19.16:54:58::SCWMssOS::skipping the bsp build ... 
TRACE::2021-01-19.16:54:58::SCWMssOS::Copying to export directory.
TRACE::2021-01-19.16:54:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-01-19.16:54:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-01-19.16:54:58::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-01-19.16:54:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-01-19.16:54:58::SCWSystem::Completed Processing the sysconfig vitis_project_platform
LOG::2021-01-19.16:54:58::SCWPlatform::Completed generating the artifacts for system configuration vitis_project_platform
TRACE::2021-01-19.16:54:58::SCWPlatform::Started preparing the platform 
TRACE::2021-01-19.16:54:58::SCWSystem::Writing the bif file for system config vitis_project_platform
TRACE::2021-01-19.16:54:58::SCWSystem::dir created 
TRACE::2021-01-19.16:54:58::SCWSystem::Writing the bif 
TRACE::2021-01-19.16:54:58::SCWPlatform::Started writing the spfm file 
TRACE::2021-01-19.16:54:58::SCWPlatform::Started writing the xpfm file 
TRACE::2021-01-19.16:54:58::SCWPlatform::Completed generating the platform
TRACE::2021-01-19.16:54:58::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:54:58::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:54:58::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:54:58::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/top_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-01-19.16:54:58::SCWPlatform::updated the xpfm file.
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:54:58::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:54:58::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:54:58::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/top_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:54:58::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:54:58::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:54:58::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/top_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-19.16:54:58::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:54:58::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:54:58::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:54:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:54:58::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:58::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:59::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:59::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:59::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:59::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:59::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_0
TRACE::2021-01-19.16:54:59::SCWPlatform::Opened existing hwdb top_wrapper_0
TRACE::2021-01-19.16:54:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:54:59::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:54:59::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:59::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/top_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-19.16:54:59::SCWPlatform::Clearing the existing platform
TRACE::2021-01-19.16:54:59::SCWSystem::Clearing the existing sysconfig
TRACE::2021-01-19.16:54:59::SCWBDomain::clearing the fsbl build
TRACE::2021-01-19.16:54:59::SCWMssOS::Removing the swdes entry for  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:54:59::SCWMssOS::Removing the swdes entry for  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:54:59::SCWSystem::Clearing the domains completed.
TRACE::2021-01-19.16:54:59::SCWPlatform::Clearing the opened hw db.
TRACE::2021-01-19.16:54:59::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:59::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:59::SCWPlatform:: Platform location is C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:59::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:59::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:59::SCWPlatform::Removing the HwDB with name C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:59::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:59::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:59::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:59::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:54:59::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:54:59::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:54:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened new HwDB with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWReader::Active system found as  vitis_project_platform
TRACE::2021-01-19.16:55:03::SCWReader::Handling sysconfig vitis_project_platform
TRACE::2021-01-19.16:55:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-19.16:55:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-01-19.16:55:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:03::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:03::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:03::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:03::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:03::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-01-19.16:55:03::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::mss exists loading the mss file  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::Opened the sw design from mss  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::Adding the swdes entry C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-01-19.16:55:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-19.16:55:03::SCWMssOS::Opened the sw design.  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:03::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:03::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:55:03::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:03::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:03::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:55:03::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-01-19.16:55:03::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:55:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:55:03::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:55:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-19.16:55:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:03::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:03::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:55:03::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWReader::No isolation master present  
TRACE::2021-01-19.16:55:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-01-19.16:55:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2021-01-19.16:55:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:03::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:03::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:03::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:03::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:55:03::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::mss exists loading the mss file  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::Opened the sw design from mss  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::Adding the swdes entry C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-01-19.16:55:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-19.16:55:03::SCWMssOS::Opened the sw design.  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:55:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:55:03::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:55:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-01-19.16:55:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:03::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:03::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:03::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:03::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:55:03::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:55:03::SCWReader::No isolation master present  
LOG::2021-01-19.16:55:25::SCWPlatform::Started generating the artifacts platform vitis_project_platform
TRACE::2021-01-19.16:55:25::SCWPlatform::Sanity checking of platform is completed
LOG::2021-01-19.16:55:25::SCWPlatform::Started generating the artifacts for system configuration vitis_project_platform
LOG::2021-01-19.16:55:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-01-19.16:55:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-01-19.16:55:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-19.16:55:25::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-01-19.16:55:25::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:25::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:25::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:25::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:25::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:25::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:25::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:25::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:25::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:55:25::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:55:25::SCWBDomain::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-01-19.16:55:25::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-19.16:55:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-19.16:55:25::SCWBDomain::System Command Ran  C:&  cd  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2021-01-19.16:55:25::SCWBDomain::make: Entering directory 'C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zyn
TRACE::2021-01-19.16:55:25::SCWBDomain::q_fsbl_bsp'

TRACE::2021-01-19.16:55:25::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-01-19.16:55:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-19.16:55:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-19.16:55:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-01-19.16:55:25::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-01-19.16:55:25::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-19.16:55:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-01-19.16:55:25::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-01-19.16:55:25::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-19.16:55:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-19.16:55:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-19.16:55:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:26::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-19.16:55:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-19.16:55:26::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-19.16:55:26::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-19.16:55:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-19.16:55:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-19.16:55:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-19.16:55:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-19.16:55:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-01-19.16:55:27::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-01-19.16:55:27::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-19.16:55:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:27::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:27::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-19.16:55:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-19.16:55:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-19.16:55:27::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-19.16:55:27::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-19.16:55:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:29::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-19.16:55:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-19.16:55:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-19.16:55:29::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-19.16:55:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2021-01-19.16:55:30::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-01-19.16:55:30::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-01-19.16:55:30::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-01-19.16:55:30::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-01-19.16:55:30::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-19.16:55:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-19.16:55:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-01-19.16:55:31::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-01-19.16:55:31::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-19.16:55:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-19.16:55:31::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-19.16:55:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-19.16:55:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.16:55:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.16:55:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-01-19.16:55:31::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-01-19.16:55:31::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-19.16:55:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-19.16:55:31::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-19.16:55:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.16:55:31::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.16:55:31::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-19.16:55:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.16:55:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.16:55:32::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-01-19.16:55:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-01-19.16:55:32::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-19.16:55:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-19.16:55:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-19.16:55:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-19.16:55:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-19.16:55:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-19.16:55:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-19.16:55:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.16:55:37::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.16:55:37::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-19.16:55:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-19.16:55:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-19.16:55:37::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-19.16:55:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-19.16:55:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-01-19.16:55:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-01-19.16:55:39::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-19.16:55:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.16:55:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.16:55:40::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-19.16:55:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2021-01-19.16:55:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:49::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2021-01-19.16:55:49::SCWBDomain::make --no-print-directory archive

TRACE::2021-01-19.16:55:49::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2021-01-19.16:55:49::SCWBDomain::ortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortex
TRACE::2021-01-19.16:55:49::SCWBDomain::a9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o p
TRACE::2021-01-19.16:55:49::SCWBDomain::s7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/li
TRACE::2021-01-19.16:55:49::SCWBDomain::b/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortex
TRACE::2021-01-19.16:55:49::SCWBDomain::a9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xqspips_hw.o 
TRACE::2021-01-19.16:55:49::SCWBDomain::ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa
TRACE::2021-01-19.16:55:49::SCWBDomain::9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cort
TRACE::2021-01-19.16:55:49::SCWBDomain::exa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xiicps_intr.o ps7_cortexa9_0/lib/xcanps_g.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7
TRACE::2021-01-19.16:55:49::SCWBDomain::_cortexa9_0/lib/xiicps_slave.o ps7_cortexa9_0/lib/xcanps_sinit.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_
TRACE::2021-01-19.16:55:49::SCWBDomain::cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xcanps_selftest.o ps7_cortexa9_0/lib/xiicps_options.o ps7_cortexa9_0/lib/xuartps_sel
TRACE::2021-01-19.16:55:49::SCWBDomain::ftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xil_testmem.o
TRACE::2021-01-19.16:55:49::SCWBDomain:: ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xiicps_hw.o ps7_cortexa9_0/lib/asm_vectors.
TRACE::2021-01-19.16:55:49::SCWBDomain::o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xiicps_selftest.o ps
TRACE::2021-01-19.16:55:49::SCWBDomain::7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o 
TRACE::2021-01-19.16:55:49::SCWBDomain::ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xiicps.o 
TRACE::2021-01-19.16:55:49::SCWBDomain::ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xiicps_master.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_bdring.
TRACE::2021-01-19.16:55:49::SCWBDomain::o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspip
TRACE::2021-01-19.16:55:49::SCWBDomain::s_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/l
TRACE::2021-01-19.16:55:49::SCWBDomain::ib/xdevcfg.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xca
TRACE::2021-01-19.16:55:49::SCWBDomain::nps.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/
TRACE::2021-01-19.16:55:49::SCWBDomain::xiicps_xfer.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/
TRACE::2021-01-19.16:55:49::SCWBDomain::_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7
TRACE::2021-01-19.16:55:49::SCWBDomain::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cort
TRACE::2021-01-19.16:55:49::SCWBDomain::exa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xiicps_g.o ps7_cortexa9_0/li
TRACE::2021-01-19.16:55:49::SCWBDomain::b/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib
TRACE::2021-01-19.16:55:49::SCWBDomain::/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2021-01-19.16:55:49::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_
TRACE::2021-01-19.16:55:49::SCWBDomain::0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xcanps_intr.o ps7_cortexa9_0/l
TRACE::2021-01-19.16:55:49::SCWBDomain::ib/xemacps_sinit.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/
TRACE::2021-01-19.16:55:49::SCWBDomain::lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_
TRACE::2021-01-19.16:55:49::SCWBDomain::0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuar
TRACE::2021-01-19.16:55:49::SCWBDomain::tps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib
TRACE::2021-01-19.16:55:49::SCWBDomain::/xcanps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9
TRACE::2021-01-19.16:55:49::SCWBDomain::_0/lib/xscugic.o ps7_cortexa9_0/lib/xiicps_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa
TRACE::2021-01-19.16:55:49::SCWBDomain::9_0/lib/xadcps_sinit.o

TRACE::2021-01-19.16:55:49::SCWBDomain::'Finished building libraries'

TRACE::2021-01-19.16:55:49::SCWBDomain::make: Leaving directory 'C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq
TRACE::2021-01-19.16:55:49::SCWBDomain::_fsbl_bsp'

TRACE::2021-01-19.16:55:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-01-19.16:55:49::SCWBDomain::exa9_0/include -I.

TRACE::2021-01-19.16:55:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-01-19.16:55:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-01-19.16:55:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-01-19.16:55:50::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-01-19.16:55:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-01-19.16:55:50::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-01-19.16:55:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-01-19.16:55:51::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-01-19.16:55:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-01-19.16:55:51::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-01-19.16:55:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-01-19.16:55:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-01-19.16:55:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-01-19.16:55:52::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-01-19.16:55:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-01-19.16:55:52::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-01-19.16:55:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-01-19.16:55:52::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-01-19.16:55:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-01-19.16:55:53::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-01-19.16:55:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-01-19.16:55:53::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-01-19.16:55:53::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2021-01-19.16:55:53::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-19.16:55:53::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2021-01-19.16:55:53::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                        -Wl,--gc-sections 
TRACE::2021-01-19.16:55:53::SCWBDomain::-Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-01-19.16:55:54::SCWSystem::Checking the domain standalone_domain
LOG::2021-01-19.16:55:54::SCWSystem::Not a boot domain 
LOG::2021-01-19.16:55:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-01-19.16:55:54::SCWDomain::Generating domain artifcats
TRACE::2021-01-19.16:55:54::SCWMssOS::Generating standalone artifcats
TRACE::2021-01-19.16:55:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/qemu/
TRACE::2021-01-19.16:55:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/standalone_domain/qemu/
TRACE::2021-01-19.16:55:54::SCWMssOS:: Copying the user libraries. 
TRACE::2021-01-19.16:55:54::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:54::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:54::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:54::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:55:54::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:55:54::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:55:54::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:55:54::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:55:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:55:54::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:55:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:55:54::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:55:54::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-01-19.16:55:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:55:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-19.16:55:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-01-19.16:55:54::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-01-19.16:55:54::SCWMssOS::doing bsp build ... 
TRACE::2021-01-19.16:55:54::SCWMssOS::System Command Ran  C: & cd  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-01-19.16:55:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-01-19.16:55:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-01-19.16:55:54::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-01-19.16:55:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-19.16:55:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-19.16:55:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-19.16:55:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-01-19.16:55:54::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-01-19.16:55:54::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-01-19.16:55:54::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-01-19.16:55:54::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-19.16:55:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-19.16:55:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-19.16:55:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-19.16:55:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-19.16:55:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-19.16:55:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-19.16:55:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-19.16:55:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-19.16:55:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-19.16:55:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-19.16:55:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-19.16:55:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-01-19.16:55:55::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-01-19.16:55:55::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-19.16:55:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-19.16:55:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-19.16:55:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-19.16:55:55::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-19.16:55:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-19.16:55:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-19.16:55:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-19.16:55:55::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-19.16:55:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-19.16:55:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.16:55:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.16:55:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-19.16:55:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.16:55:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.16:55:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-19.16:55:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-01-19.16:55:56::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-01-19.16:55:56::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-19.16:55:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-19.16:55:56::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-19.16:55:56::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-19.16:55:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-19.16:55:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.16:55:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.16:55:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-19.16:55:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-19.16:55:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-19.16:55:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-19.16:55:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.16:55:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.16:55:56::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-01-19.16:55:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-01-19.16:55:56::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-19.16:55:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-19.16:55:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.16:55:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-19.16:55:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.16:55:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.16:55:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:55:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-19.16:55:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:55:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:55:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.16:56:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-19.16:56:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.16:56:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.16:56:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-19.16:56:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-19.16:56:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-19.16:56:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-19.16:56:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:56:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-19.16:56:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:56:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:56:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.16:56:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-19.16:56:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-01-19.16:56:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-01-19.16:56:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-01-19.16:56:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-19.16:56:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.16:56:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.16:56:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-19.16:56:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-19.16:56:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.16:56:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.16:56:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.16:56:11::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-01-19.16:56:11::SCWMssOS::make --no-print-directory archive

TRACE::2021-01-19.16:56:11::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2021-01-19.16:56:11::SCWMssOS::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cor
TRACE::2021-01-19.16:56:11::SCWMssOS::texa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o
TRACE::2021-01-19.16:56:11::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/l
TRACE::2021-01-19.16:56:11::SCWMssOS::ib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9
TRACE::2021-01-19.16:56:11::SCWMssOS::_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xttcps_selftest
TRACE::2021-01-19.16:56:11::SCWMssOS::.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cor
TRACE::2021-01-19.16:56:11::SCWMssOS::texa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/isatty.o ps
TRACE::2021-01-19.16:56:11::SCWMssOS::7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xiicps_intr.o ps7_cortexa9_0/lib/xcanps_g.o ps7
TRACE::2021-01-19.16:56:11::SCWMssOS::_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xiicps_slave.o ps7_cortexa9_0/lib/xcanps_sinit.o ps7_cortexa9_0/lib/xil_prin
TRACE::2021-01-19.16:56:11::SCWMssOS::tf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xcanps_selftest.o ps7_cortexa9_0/lib/xiicps_optio
TRACE::2021-01-19.16:56:11::SCWMssOS::ns.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek
TRACE::2021-01-19.16:56:11::SCWMssOS::.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xiicps_h
TRACE::2021-01-19.16:56:11::SCWMssOS::w.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/getpid.o ps7_
TRACE::2021-01-19.16:56:11::SCWMssOS::cortexa9_0/lib/xiicps_selftest.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o p
TRACE::2021-01-19.16:56:11::SCWMssOS::s7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_counter.
TRACE::2021-01-19.16:56:11::SCWMssOS::o ps7_cortexa9_0/lib/xiicps.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xiicps_master.o ps7_cortexa9_0/lib/xqspips_g.o ps7_
TRACE::2021-01-19.16:56:11::SCWMssOS::cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sin
TRACE::2021-01-19.16:56:11::SCWMssOS::it.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xema
TRACE::2021-01-19.16:56:11::SCWMssOS::cps_control.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xil_a
TRACE::2021-01-19.16:56:11::SCWMssOS::ssert.o ps7_cortexa9_0/lib/xcanps.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresi
TRACE::2021-01-19.16:56:11::SCWMssOS::ghtpsdcc.o ps7_cortexa9_0/lib/xiicps_xfer.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpput
TRACE::2021-01-19.16:56:11::SCWMssOS::est_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/print.o
TRACE::2021-01-19.16:56:11::SCWMssOS:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_corte
TRACE::2021-01-19.16:56:11::SCWMssOS::xa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/li
TRACE::2021-01-19.16:56:11::SCWMssOS::b/xiicps_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/li
TRACE::2021-01-19.16:56:11::SCWMssOS::b/xil_mmu.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcom
TRACE::2021-01-19.16:56:11::SCWMssOS::mon.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0
TRACE::2021-01-19.16:56:11::SCWMssOS::/lib/xuartps_hw.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xcanps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9
TRACE::2021-01-19.16:56:11::SCWMssOS::_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2021-01-19.16:56:11::SCWMssOS::/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/
TRACE::2021-01-19.16:56:11::SCWMssOS::lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/li
TRACE::2021-01-19.16:56:11::SCWMssOS::b/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xcanps_hw.o ps7_cortexa9_0/lib
TRACE::2021-01-19.16:56:11::SCWMssOS::/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9
TRACE::2021-01-19.16:56:11::SCWMssOS::_0/lib/xscugic.o ps7_cortexa9_0/lib/xiicps_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa
TRACE::2021-01-19.16:56:11::SCWMssOS::9_0/lib/xadcps_sinit.o

TRACE::2021-01-19.16:56:12::SCWMssOS::'Finished building libraries'

TRACE::2021-01-19.16:56:12::SCWMssOS::Copying to export directory.
TRACE::2021-01-19.16:56:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-01-19.16:56:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-01-19.16:56:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-01-19.16:56:14::SCWSystem::Completed Processing the sysconfig vitis_project_platform
LOG::2021-01-19.16:56:14::SCWPlatform::Completed generating the artifacts for system configuration vitis_project_platform
TRACE::2021-01-19.16:56:14::SCWPlatform::Started preparing the platform 
TRACE::2021-01-19.16:56:14::SCWSystem::Writing the bif file for system config vitis_project_platform
TRACE::2021-01-19.16:56:14::SCWSystem::dir created 
TRACE::2021-01-19.16:56:14::SCWSystem::Writing the bif 
TRACE::2021-01-19.16:56:14::SCWPlatform::Started writing the spfm file 
TRACE::2021-01-19.16:56:14::SCWPlatform::Started writing the xpfm file 
TRACE::2021-01-19.16:56:14::SCWPlatform::Completed generating the platform
TRACE::2021-01-19.16:56:14::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:56:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:56:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:56:14::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:56:14::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:56:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.16:56:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.16:56:14::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.16:56:14::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:56:14::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:56:14::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:56:14::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:56:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:56:14::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:56:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:56:14::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.16:56:14::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:56:14::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:56:14::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:56:14::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:56:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:56:14::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:56:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:56:14::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:56:14::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/top_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-01-19.16:56:14::SCWPlatform::updated the xpfm file.
TRACE::2021-01-19.16:56:14::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.16:56:14::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.16:56:14::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.16:56:14::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.16:56:14::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.16:56:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.16:56:14::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.16:56:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.16:56:14::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:11::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:11::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:11::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:11::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:11::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:11::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:11::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:11::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:12::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:12::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:13::SCWMssOS::In reload Mss file.
TRACE::2021-01-19.17:03:13::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:13::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:13::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:13::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:13::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:13::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:13::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:13::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:13::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-01-19.17:03:13::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-01-19.17:03:13::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-01-19.17:03:13::SCWMssOS::Cleared the swdb table entry
TRACE::2021-01-19.17:03:13::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:13::SCWMssOS::mss exists loading the mss file  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:13::SCWMssOS::Opened the sw design from mss  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:13::SCWMssOS::Adding the swdes entry C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-01-19.17:03:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-19.17:03:13::SCWMssOS::Opened the sw design.  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:13::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.17:03:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.17:03:13::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.17:03:13::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:13::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:13::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:13::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:13::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:13::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:13::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:13::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:13::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:13::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:13::SCWMssOS::Removing the swdes entry for  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:14::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:14::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:14::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:14::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:14::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:14::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:14::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:14::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:14::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:14::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:14::SCWMssOS::mss exists loading the mss file  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:14::SCWMssOS::Opened the sw design from mss  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:14::SCWMssOS::Adding the swdes entry C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-01-19.17:03:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-19.17:03:14::SCWMssOS::Opened the sw design.  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:20::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:20::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:20::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:20::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:20::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:20::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:20::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:20::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:20::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:20::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:21::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:21::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:21::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:21::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:21::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:21::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:21::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:21::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:21::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:21::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:21::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:21::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:21::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:21::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:21::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:21::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:21::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:21::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:21::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:21::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:21::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:21::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:21::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:21::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:21::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:21::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:23::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:23::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:23::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:23::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:23::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:23::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:23::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:23::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:23::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:23::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:23::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:23::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:23::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:23::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:23::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:23::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:23::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:23::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:23::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:23::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:23::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:23::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:23::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:23::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:23::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.17:03:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.17:03:23::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.17:03:23::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.17:03:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.17:03:23::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.17:03:23::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:23::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:24::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:24::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:24::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:24::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:24::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.17:03:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:24::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.17:03:24::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:24::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:24::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:24::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:24::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:24::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:24::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:24::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:24::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:24::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:24::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/top_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"592f6443fbf016f653811ee2f60077e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-01-19.17:03:24::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.17:03:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.17:03:24::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.17:03:24::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:24::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:24::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:24::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:24::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:24::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:24::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:24::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:24::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:24::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:24::SCWMssOS::Removing the swdes entry for  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWMssOS::In reload Mss file.
TRACE::2021-01-19.17:03:25::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:25::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:25::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:25::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:25::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:25::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWMssOS::mss exists loading the mss file  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWMssOS::Opened the sw design from mss  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWMssOS::Adding the swdes entry C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-01-19.17:03:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-19.17:03:25::SCWMssOS::Opened the sw design.  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:25::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:25::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:25::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:25::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:25::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:25::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:25::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:25::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:25::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:25::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:25::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:25::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:25::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:25::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:25::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:25::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:25::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:25::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:25::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:25::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.17:03:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.17:03:25::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.17:03:25::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:25::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:26::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:26::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:26::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:26::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:26::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:26::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:26::SCWMssOS::Removing the swdes entry for  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:26::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:26::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:26::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:26::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:03:26::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:03:26::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:03:26::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:03:26::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:03:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:03:26::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:03:26::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:26::SCWMssOS::mss exists loading the mss file  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:26::SCWMssOS::Opened the sw design from mss  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:26::SCWMssOS::Adding the swdes entry C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-01-19.17:03:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-19.17:03:26::SCWMssOS::Opened the sw design.  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:03:26::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-01-19.17:03:26::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-01-19.17:03:28::SCWMssOS::Removing file C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2021-01-19.17:04:57::SCWPlatform::Started generating the artifacts platform vitis_project_platform
TRACE::2021-01-19.17:04:57::SCWPlatform::Sanity checking of platform is completed
LOG::2021-01-19.17:04:57::SCWPlatform::Started generating the artifacts for system configuration vitis_project_platform
LOG::2021-01-19.17:04:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-01-19.17:04:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-01-19.17:04:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-01-19.17:04:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-01-19.17:04:58::SCWSystem::Checking the domain standalone_domain
LOG::2021-01-19.17:04:58::SCWSystem::Not a boot domain 
LOG::2021-01-19.17:04:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-01-19.17:04:58::SCWDomain::Generating domain artifcats
TRACE::2021-01-19.17:04:58::SCWMssOS::Generating standalone artifcats
TRACE::2021-01-19.17:04:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/qemu/
TRACE::2021-01-19.17:04:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/export/vitis_project_platform/sw/vitis_project_platform/standalone_domain/qemu/
TRACE::2021-01-19.17:04:58::SCWMssOS:: Copying the user libraries. 
TRACE::2021-01-19.17:04:58::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:04:58::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:04:58::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:04:58::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:04:58::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:04:58::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:04:58::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:04:58::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:04:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:04:58::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:04:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-01-19.17:04:58::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-01-19.17:04:58::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-01-19.17:04:58::SCWMssOS::Cleared the swdb table entry
TRACE::2021-01-19.17:04:58::SCWMssOS::No sw design opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:04:58::SCWMssOS::mss exists loading the mss file  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:04:58::SCWMssOS::Opened the sw design from mss  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:04:58::SCWMssOS::Adding the swdes entry C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-01-19.17:04:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-01-19.17:04:58::SCWMssOS::Opened the sw design.  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:04:58::SCWMssOS::Completed writing the mss file at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-01-19.17:04:58::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:04:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-01-19.17:04:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-01-19.17:04:58::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-01-19.17:04:58::SCWMssOS::doing bsp build ... 
TRACE::2021-01-19.17:04:58::SCWMssOS::System Command Ran  C: & cd  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-01-19.17:04:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-01-19.17:04:58::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-01-19.17:04:58::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-01-19.17:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-19.17:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.17:04:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.17:04:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-19.17:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-19.17:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-19.17:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-01-19.17:04:58::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-01-19.17:04:58::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-01-19.17:04:58::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-01-19.17:04:58::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.17:04:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.17:04:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-19.17:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-19.17:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.17:04:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.17:04:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-19.17:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-19.17:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-19.17:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.17:04:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.17:04:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-19.17:04:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-19.17:04:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.17:04:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.17:04:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.17:04:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.17:04:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-19.17:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.17:04:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.17:04:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-19.17:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-01-19.17:04:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-01-19.17:04:59::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-19.17:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-19.17:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.17:04:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.17:04:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.17:04:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.17:04:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-19.17:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-19.17:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-19.17:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.17:04:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.17:04:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-19.17:04:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-19.17:04:59::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.17:04:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.17:04:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-19.17:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-01-19.17:04:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-01-19.17:04:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-19.17:04:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-19.17:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-19.17:04:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-19.17:04:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.17:04:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.17:04:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2021-01-19.17:05:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-01-19.17:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.17:05:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.17:05:00::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-01-19.17:05:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-01-19.17:05:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2021-01-19.17:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-01-19.17:05:00::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-01-19.17:05:00::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2021-01-19.17:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.17:05:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.17:05:00::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2021-01-19.17:05:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2021-01-19.17:05:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.17:05:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.17:05:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.17:05:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2021-01-19.17:05:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2021-01-19.17:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.17:05:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.17:05:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.17:05:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2021-01-19.17:05:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2021-01-19.17:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.17:05:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.17:05:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-01-19.17:05:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-01-19.17:05:01::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.17:05:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.17:05:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.17:05:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.17:05:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.17:05:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.17:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2021-01-19.17:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.17:05:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.17:05:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.17:05:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2021-01-19.17:05:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-01-19.17:05:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-01-19.17:05:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2021-01-19.17:05:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.17:05:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.17:05:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.17:05:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2021-01-19.17:05:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.17:05:05::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.17:05:05::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2021-01-19.17:05:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-01-19.17:05:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-01-19.17:05:06::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2021-01-19.17:05:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.17:05:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.17:05:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.17:05:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2021-01-19.17:05:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-01-19.17:05:08::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-01-19.17:05:08::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2021-01-19.17:05:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-01-19.17:05:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-01-19.17:05:08::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-01-19.17:05:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2021-01-19.17:05:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-01-19.17:05:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-01-19.17:05:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-01-19.17:05:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-01-19.17:05:16::SCWMssOS::make --no-print-directory archive

TRACE::2021-01-19.17:05:16::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2021-01-19.17:05:16::SCWMssOS::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cor
TRACE::2021-01-19.17:05:16::SCWMssOS::texa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o
TRACE::2021-01-19.17:05:16::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/l
TRACE::2021-01-19.17:05:16::SCWMssOS::ib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9
TRACE::2021-01-19.17:05:16::SCWMssOS::_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xttcps_selftest
TRACE::2021-01-19.17:05:16::SCWMssOS::.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cor
TRACE::2021-01-19.17:05:16::SCWMssOS::texa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/isatty.o ps
TRACE::2021-01-19.17:05:16::SCWMssOS::7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xiicps_intr.o ps7_cortexa9_0/lib/xcanps_g.o ps7
TRACE::2021-01-19.17:05:16::SCWMssOS::_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xiicps_slave.o ps7_cortexa9_0/lib/xcanps_sinit.o ps7_cortexa9_0/lib/xil_prin
TRACE::2021-01-19.17:05:16::SCWMssOS::tf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xcanps_selftest.o ps7_cortexa9_0/lib/xiicps_optio
TRACE::2021-01-19.17:05:16::SCWMssOS::ns.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek
TRACE::2021-01-19.17:05:16::SCWMssOS::.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xiicps_h
TRACE::2021-01-19.17:05:16::SCWMssOS::w.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/getpid.o ps7_
TRACE::2021-01-19.17:05:16::SCWMssOS::cortexa9_0/lib/xiicps_selftest.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o p
TRACE::2021-01-19.17:05:16::SCWMssOS::s7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_counter.
TRACE::2021-01-19.17:05:16::SCWMssOS::o ps7_cortexa9_0/lib/xiicps.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xiicps_master.o ps7_cortexa9_0/lib/xqspips_g.o ps7_
TRACE::2021-01-19.17:05:16::SCWMssOS::cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sin
TRACE::2021-01-19.17:05:16::SCWMssOS::it.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xema
TRACE::2021-01-19.17:05:16::SCWMssOS::cps_control.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xil_a
TRACE::2021-01-19.17:05:16::SCWMssOS::ssert.o ps7_cortexa9_0/lib/xcanps.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresi
TRACE::2021-01-19.17:05:16::SCWMssOS::ghtpsdcc.o ps7_cortexa9_0/lib/xiicps_xfer.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpput
TRACE::2021-01-19.17:05:16::SCWMssOS::est_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/print.o
TRACE::2021-01-19.17:05:16::SCWMssOS:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_corte
TRACE::2021-01-19.17:05:16::SCWMssOS::xa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/li
TRACE::2021-01-19.17:05:16::SCWMssOS::b/xiicps_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/li
TRACE::2021-01-19.17:05:16::SCWMssOS::b/xil_mmu.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcom
TRACE::2021-01-19.17:05:16::SCWMssOS::mon.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0
TRACE::2021-01-19.17:05:16::SCWMssOS::/lib/xuartps_hw.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xcanps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9
TRACE::2021-01-19.17:05:16::SCWMssOS::_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2021-01-19.17:05:16::SCWMssOS::/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/
TRACE::2021-01-19.17:05:16::SCWMssOS::lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/li
TRACE::2021-01-19.17:05:16::SCWMssOS::b/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xcanps_hw.o ps7_cortexa9_0/lib
TRACE::2021-01-19.17:05:16::SCWMssOS::/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9
TRACE::2021-01-19.17:05:16::SCWMssOS::_0/lib/xscugic.o ps7_cortexa9_0/lib/xiicps_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa
TRACE::2021-01-19.17:05:16::SCWMssOS::9_0/lib/xadcps_sinit.o

TRACE::2021-01-19.17:05:16::SCWMssOS::'Finished building libraries'

TRACE::2021-01-19.17:05:17::SCWMssOS::Copying to export directory.
TRACE::2021-01-19.17:05:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-01-19.17:05:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-01-19.17:05:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-01-19.17:05:18::SCWSystem::Completed Processing the sysconfig vitis_project_platform
LOG::2021-01-19.17:05:18::SCWPlatform::Completed generating the artifacts for system configuration vitis_project_platform
TRACE::2021-01-19.17:05:18::SCWPlatform::Started preparing the platform 
TRACE::2021-01-19.17:05:18::SCWSystem::Writing the bif file for system config vitis_project_platform
TRACE::2021-01-19.17:05:18::SCWSystem::dir created 
TRACE::2021-01-19.17:05:18::SCWSystem::Writing the bif 
TRACE::2021-01-19.17:05:18::SCWPlatform::Started writing the spfm file 
TRACE::2021-01-19.17:05:18::SCWPlatform::Started writing the xpfm file 
TRACE::2021-01-19.17:05:18::SCWPlatform::Completed generating the platform
TRACE::2021-01-19.17:05:18::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.17:05:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.17:05:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.17:05:18::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.17:05:18::SCWMssOS::Saving the mss changes C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:05:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-01-19.17:05:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-01-19.17:05:18::SCWMssOS::Commit changes completed.
TRACE::2021-01-19.17:05:18::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:05:18::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:05:18::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:05:18::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:05:18::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.17:05:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:05:18::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-01-19.17:05:18::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:05:18::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:05:18::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:05:18::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:05:18::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:05:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:05:18::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:05:18::SCWWriter::formatted JSON is {
	"platformName":	"vitis_project_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vitis_project_platform",
	"platHandOff":	"C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/top_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vitis_project_platform",
	"systems":	[{
			"systemName":	"vitis_project_platform",
			"systemDesc":	"vitis_project_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vitis_project_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"f1fad9d4e717e4bf91adba068ca24b6e",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"bca7596c14a79fc11373eadbd8bf9941",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-01-19.17:05:18::SCWPlatform::updated the xpfm file.
TRACE::2021-01-19.17:05:18::SCWPlatform::Trying to open the hw design at C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform::DSA given C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform::DSA absoulate path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform::DSA directory C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw
TRACE::2021-01-19.17:05:18::SCWPlatform:: Platform Path C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/hw/top_wrapper.xsa
TRACE::2021-01-19.17:05:18::SCWPlatform:: Unique name xilinx:mys-7z020::0.0
TRACE::2021-01-19.17:05:18::SCWPlatform::Trying to set the existing hwdb with name top_wrapper_1
TRACE::2021-01-19.17:05:18::SCWPlatform::Opened existing hwdb top_wrapper_1
TRACE::2021-01-19.17:05:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-01-19.17:05:18::SCWMssOS::Checking the sw design at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-01-19.17:05:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-01-19.17:05:18::SCWMssOS::Sw design exists and opened at  C:/Users/pala8831/Documents/fpga_multiplexing/zturn_base_project/vitis_project_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
