#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct  3 17:16:36 2024
# Process ID: 28560
# Current directory: C:/Xilinx/IITB_RISC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24424 C:\Xilinx\IITB_RISC\IITB_RISC.xpr
# Log file: C:/Xilinx/IITB_RISC/vivado.log
# Journal file: C:/Xilinx/IITB_RISC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/IITB_RISC/IITB_RISC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 862.031 ; gain = 190.133
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/IITB_RISC/IITB_RISC.srcs/sources_1/bd/IITB_RISC/IITB_RISC.bd}
Adding component instance block -- xilinx.com:module_ref:PC:1.0 - PC_0
Adding component instance block -- xilinx.com:module_ref:Sign_Extension:1.0 - Sign_Extension_0
Adding component instance block -- xilinx.com:module_ref:Comparator:1.0 - Comparator_0
Adding component instance block -- xilinx.com:module_ref:ALU_Control_unit:1.0 - ALU_Control_unit_0
Adding component instance block -- xilinx.com:module_ref:Destination_reg_select:1.0 - Destination_reg_sele_0
Adding component instance block -- xilinx.com:module_ref:Write_Data_Select:1.0 - Write_Data_Select_0
Adding component instance block -- xilinx.com:module_ref:WB_mux:1.0 - WB_mux_0
Adding component instance block -- xilinx.com:module_ref:Special_Control:1.0 - Special_Control_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:module_ref:Instruction_Decoder:1.0 - Instruction_Decoder_0
Adding component instance block -- xilinx.com:module_ref:Branch_PC:1.0 - Branch_PC_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:ALU_inputs:1.0 - ALU_inputs_0
Adding component instance block -- xilinx.com:module_ref:RB_select:1.0 - RB_select_0
Adding component instance block -- xilinx.com:module_ref:LM_and_SM_unit:1.0 - LM_and_SM_unit_0
Adding component instance block -- xilinx.com:module_ref:Instruction_Memory:1.0 - Instruction_Memory_0
Adding component instance block -- xilinx.com:module_ref:Data_memory:1.0 - Data_memory_0
Adding component instance block -- xilinx.com:module_ref:Special_2_Control:1.0 - Special_2_Control_0
Adding component instance block -- xilinx.com:module_ref:Hazard_Detection_Unit:1.0 - Hazard_Detection_Unit_0
Adding component instance block -- xilinx.com:module_ref:Registers:1.0 - Registers_0
Adding component instance block -- xilinx.com:module_ref:ID_RR_PR:1.0 - ID_RR_PR_0
Adding component instance block -- xilinx.com:module_ref:IF_ID_PR:1.0 - IF_ID_PR_0
Adding component instance block -- xilinx.com:module_ref:Forwarding_unit:1.0 - Forwarding_unit_0
Adding component instance block -- xilinx.com:module_ref:Carry_and_Zero_flag:1.0 - Carry_and_Zero_flag_0
Adding component instance block -- xilinx.com:module_ref:CZ_Control_Unit:1.0 - CZ_Control_Unit_0
Adding component instance block -- xilinx.com:module_ref:MEM_WB_PR:1.0 - MEM_WB_PR_0
Adding component instance block -- xilinx.com:module_ref:EX_MEM_PR:1.0 - EX_MEM_PR_0
Adding component instance block -- xilinx.com:module_ref:RR_EX_PR:1.0 - RR_EX_PR_0
Adding component instance block -- xilinx.com:module_ref:Reg_Write_Control:1.0 - Reg_Write_Control_0
Adding component instance block -- xilinx.com:module_ref:RR_Control:1.0 - RR_Control_0
Adding component instance block -- xilinx.com:module_ref:RR_Forwarding_Unit:1.0 - RR_Forwarding_Unit_0
Successfully read diagram <IITB_RISC> from BD file <C:/Xilinx/IITB_RISC/IITB_RISC.srcs/sources_1/bd/IITB_RISC/IITB_RISC.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 23:21:43 2024...
