
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103872                       # Number of seconds simulated
sim_ticks                                103872307254                       # Number of ticks simulated
final_tick                               631949016756                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115902                       # Simulator instruction rate (inst/s)
host_op_rate                                   146386                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5487094                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886816                       # Number of bytes of host memory used
host_seconds                                 18930.30                       # Real time elapsed on the host
sim_insts                                  2194049751                       # Number of instructions simulated
sim_ops                                    2771128016                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4909952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6215936                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11129344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2754944                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2754944                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        38359                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        48562                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 86948                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21523                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21523                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47269115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59842090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               107144477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16020                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26522411                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26522411                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26522411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47269115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59842090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              133666887                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               249094263                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21500495                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17431055                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1978086                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8754201                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8142145                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2332663                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93702                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186284282                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119868661                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21500495                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10474808                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26382982                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6029211                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6096742                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11508404                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1976044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222789633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.018598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       196406651     88.16%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837386      0.82%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3338069      1.50%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3088956      1.39%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964153      0.88%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616045      0.73%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          923976      0.41%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          953746      0.43%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12660651      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222789633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086315                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.481218                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184371854                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8025951                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26319740                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46723                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4025364                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732597                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147127699                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4025364                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184845024                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1405894                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5523064                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25865315                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1124971                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147005019                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        197979                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208532212                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684762049                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684762049                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36827690                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4122430                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13861249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7181592                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83032                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1605805                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146047743                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137943824                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116608                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21992205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46212468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    222789633                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.619166                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.293611                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    163300436     73.30%     73.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25183741     11.30%     84.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13546294      6.08%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6866087      3.08%     93.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8183665      3.67%     97.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2645465      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2483126      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438059      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142760      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222789633                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416947     59.75%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143084     20.51%     80.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137731     19.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116003711     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978352      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12785742      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7159112      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137943824                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.553782                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697762                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005058                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499491650                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168073970                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134964279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138641586                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269848                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2667828                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        90564                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4025364                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1000031                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       115960                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146081560                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8595                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13861249                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7181592                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99457                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1054980                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2157337                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135956743                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12337390                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1987080                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19496347                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19194071                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7158957                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545804                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134964326                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134964279                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77878033                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216912761                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541820                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359029                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22952565                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2003220                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218764269                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.562840                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.362537                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166911892     76.30%     76.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23871049     10.91%     87.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12377208      5.66%     92.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3981114      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464065      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1837558      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057925      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938738      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2324720      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218764269                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2324720                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362521447                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296189198                       # The number of ROB writes
system.switch_cpus0.timesIdled                2884506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26304630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.490943                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.490943                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.401454                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.401454                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611501437                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188878808                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135790292                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               249094263                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19381813                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15844765                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1885988                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7957258                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7608735                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1987028                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85370                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    186630551                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             108887084                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19381813                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9595763                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22683502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5233637                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7800012                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11432491                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1887712                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    220430208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.945585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197746706     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1089156      0.49%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1662477      0.75%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2271015      1.03%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2328668      1.06%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1949620      0.88%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1107004      0.50%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1627142      0.74%     95.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10648420      4.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    220430208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077809                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437132                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       184475926                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9972774                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22621915                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43678                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3315906                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3200001                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133395593                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3315906                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       184999869                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1779840                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6866008                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22152012                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1316564                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     133313963                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1652                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        306428                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       520746                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2742                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    185263677                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    620436463                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    620436463                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160148069                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25115560                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36714                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21080                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3813015                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12652774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6943565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123175                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1510836                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133133033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36702                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        126282934                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24624                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15129728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35913551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5434                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    220430208                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.572893                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.263148                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167025057     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21774559      9.88%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11261988      5.11%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8489039      3.85%     94.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6588843      2.99%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2648883      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1682735      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       851747      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       107357      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    220430208                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22549     10.14%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81415     36.60%     46.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118455     53.26%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105796636     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1959242      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15634      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11621050      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6890372      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     126282934                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.506968                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             222419                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001761                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    473243118                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148299786                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124390916                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126505353                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       296724                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2084667                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169715                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           67                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3315906                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1502464                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       125803                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133169735                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60986                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12652774                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6943565                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21068                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          323                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1099359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1072897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2172256                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124569316                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10959105                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1713617                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17847835                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17610203                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6888730                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.500089                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124391106                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            124390916                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71601297                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        191759923                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.499373                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373390                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93791036                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115272869                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17897843                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1916915                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    217114302                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379832                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169985894     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23235738     10.70%     89.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8831220      4.07%     93.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4264837      1.96%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3525728      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2109694      0.97%     97.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1785307      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       790116      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2585768      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    217114302                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93791036                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115272869                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17341953                       # Number of memory references committed
system.switch_cpus1.commit.loads             10568103                       # Number of loads committed
system.switch_cpus1.commit.membars              15634                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16532607                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103903024                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2352032                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2585768                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347699246                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          269657579                       # The number of ROB writes
system.switch_cpus1.timesIdled                2915936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28664055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93791036                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115272869                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93791036                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.655843                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.655843                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.376528                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.376528                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561448566                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172600434                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      124168792                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31268                       # number of misc regfile writes
system.l20.replacements                         46641                       # number of replacements
system.l20.tagsinuse                              128                       # Cycle average of tags in use
system.l20.total_refs                             598                       # Total number of references to valid blocks.
system.l20.sampled_refs                         46769                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.012786                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           23.681718                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.045340                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   104.117807                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.155135                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.185013                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000354                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.813420                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.001212                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          577                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    577                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8286                       # number of Writeback hits
system.l20.Writeback_hits::total                 8286                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          577                       # number of demand (read+write) hits
system.l20.demand_hits::total                     577                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          577                       # number of overall hits
system.l20.overall_hits::total                    577                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        38359                       # number of ReadReq misses
system.l20.ReadReq_misses::total                38373                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        38359                       # number of demand (read+write) misses
system.l20.demand_misses::total                 38373                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        38359                       # number of overall misses
system.l20.overall_misses::total                38373                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2948604                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7834108613                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7837057217                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2948604                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7834108613                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7837057217                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2948604                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7834108613                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7837057217                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38936                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38950                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8286                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8286                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38936                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38950                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38936                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38950                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.985181                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.985186                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.985181                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.985186                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.985181                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.985186                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 210614.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204231.304596                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204233.633466                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 210614.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204231.304596                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204233.633466                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 210614.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204231.304596                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204233.633466                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7708                       # number of writebacks
system.l20.writebacks::total                     7708                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        38359                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           38373                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        38359                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            38373                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        38359                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           38373                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2109894                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5534024458                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5536134352                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2109894                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5534024458                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5536134352                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2109894                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5534024458                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5536134352                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.985181                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.985186                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.985181                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.985186                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.985181                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.985186                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150706.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144269.257749                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144271.606390                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 150706.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144269.257749                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144271.606390                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 150706.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144269.257749                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144271.606390                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         63181                       # number of replacements
system.l21.tagsinuse                       127.998968                       # Cycle average of tags in use
system.l21.total_refs                             803                       # Total number of references to valid blocks.
system.l21.sampled_refs                         63309                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.012684                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           30.730834                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.027442                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    97.153332                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.087361                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.240085                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000214                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.759010                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000683                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999992                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          802                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    802                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14611                       # number of Writeback hits
system.l21.Writeback_hits::total                14611                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          802                       # number of demand (read+write) hits
system.l21.demand_hits::total                     802                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          802                       # number of overall hits
system.l21.overall_hits::total                    802                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        48558                       # number of ReadReq misses
system.l21.ReadReq_misses::total                48571                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        48562                       # number of demand (read+write) misses
system.l21.demand_misses::total                 48575                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        48562                       # number of overall misses
system.l21.overall_misses::total                48575                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2452111                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9914969746                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9917421857                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       722409                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       722409                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2452111                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9915692155                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9918144266                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2452111                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9915692155                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9918144266                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49360                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49373                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14611                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14611                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49364                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49377                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49364                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49377                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.983752                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.983756                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.983753                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.983758                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.983753                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.983758                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 188623.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204188.182092                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204184.016327                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 180602.250000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 180602.250000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 188623.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204186.239344                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204182.074442                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 188623.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204186.239344                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204182.074442                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               13815                       # number of writebacks
system.l21.writebacks::total                    13815                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        48558                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           48571                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        48562                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            48575                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        48562                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           48575                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1668325                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6992575097                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6994243422                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       480959                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       480959                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1668325                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6993056056                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6994724381                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1668325                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6993056056                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6994724381                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.983752                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.983756                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.983753                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.983758                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.983753                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.983758                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128332.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144004.594444                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144000.399868                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 120239.750000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 120239.750000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128332.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144002.636959                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143998.443253                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128332.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144002.636959                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143998.443253                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997064                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011516039                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184699.868251                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997064                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11508388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11508388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11508388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11508388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11508388                       # number of overall hits
system.cpu0.icache.overall_hits::total       11508388                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3512259                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3512259                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3512259                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3512259                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3512259                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3512259                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11508404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11508404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11508404                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11508404                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11508404                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11508404                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 219516.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 219516.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 219516.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 219516.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 219516.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 219516.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3064804                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3064804                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3064804                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3064804                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3064804                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3064804                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 218914.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 218914.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 218914.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 218914.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 218914.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 218914.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38936                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168085280                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39192                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.765054                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.588820                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.411180                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908550                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091450                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9268048                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9268048                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16326950                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16326950                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16326950                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16326950                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117429                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117429                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117429                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117429                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117429                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117429                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  26409724858                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  26409724858                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  26409724858                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  26409724858                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  26409724858                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  26409724858                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9385477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9385477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16444379                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16444379                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16444379                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16444379                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012512                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012512                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007141                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007141                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007141                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007141                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 224899.512539                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 224899.512539                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 224899.512539                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 224899.512539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 224899.512539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 224899.512539                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8286                       # number of writebacks
system.cpu0.dcache.writebacks::total             8286                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78493                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78493                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78493                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78493                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38936                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38936                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38936                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38936                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38936                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38936                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8201608340                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8201608340                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8201608340                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8201608340                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8201608340                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8201608340                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 210643.320834                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 210643.320834                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 210643.320834                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 210643.320834                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 210643.320834                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 210643.320834                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997493                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011698809                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052127.401623                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997493                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11432475                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11432475                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11432475                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11432475                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11432475                       # number of overall hits
system.cpu1.icache.overall_hits::total       11432475                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3099899                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3099899                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3099899                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3099899                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3099899                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3099899                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11432491                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11432491                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11432491                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11432491                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11432491                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11432491                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193743.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193743.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193743.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193743.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193743.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193743.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2560220                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2560220                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2560220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2560220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2560220                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2560220                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       196940                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       196940                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       196940                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       196940                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       196940                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       196940                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49364                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170901519                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49620                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3444.206348                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.276680                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.723320                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911237                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088763                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8042030                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8042030                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6738899                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6738899                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16451                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16451                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15634                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14780929                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14780929                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14780929                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14780929                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139304                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139304                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2732                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2732                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142036                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142036                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142036                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142036                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31321496170                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31321496170                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    500978432                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    500978432                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31822474602                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31822474602                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31822474602                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31822474602                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8181334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8181334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6741631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6741631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14922965                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14922965                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14922965                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14922965                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017027                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009518                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009518                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009518                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009518                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 224842.762376                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 224842.762376                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 183374.243045                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 183374.243045                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 224045.133642                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 224045.133642                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 224045.133642                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 224045.133642                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       741705                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       148341                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14611                       # number of writebacks
system.cpu1.dcache.writebacks::total            14611                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        89944                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        89944                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2728                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2728                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92672                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92672                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92672                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92672                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49360                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49360                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49364                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49364                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49364                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49364                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10394671659                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10394671659                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       755609                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       755609                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10395427268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10395427268                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10395427268                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10395427268                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006033                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006033                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003308                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003308                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003308                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003308                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 210588.972022                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 210588.972022                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 188902.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 188902.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 210587.214731                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 210587.214731                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 210587.214731                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 210587.214731                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
