Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Memory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Memory.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Memory"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : Memory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/sa/ise/MemorayCA/Memory.vhd" in Library work.
Entity <memory> compiled.
Entity <Memory> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Memory> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Memory> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/sa/ise/MemorayCA/Memory.vhd" line 52: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <regs>
Entity <Memory> analyzed. Unit <Memory> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Memory>.
    Related source file is "C:/Users/sa/ise/MemorayCA/Memory.vhd".
    Found 8-bit tristate buffer for signal <data_out>.
    Found 8-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 55.
    Found 64-bit register for signal <regs>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <Memory> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 8-bit register                                        : 8
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Memory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Memory, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Memory.ngr
Top Level Output File Name         : Memory
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 65
#      INV                         : 1
#      LUT3                        : 32
#      LUT4                        : 8
#      MUXF5                       : 16
#      MUXF6                       : 8
# FlipFlops/Latches                : 64
#      FDCE                        : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 14
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                       53  out of    768     6%  
 Number of Slice Flip Flops:             64  out of   1536     4%  
 Number of 4 input LUTs:                 41  out of   1536     2%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    124    18%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 64    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 4.548ns
   Maximum output required time after clock: 8.158ns
   Maximum combinational path delay: 9.305ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 320 / 128
-------------------------------------------------------------------------
Offset:              4.548ns (Levels of Logic = 2)
  Source:            addr<0> (PAD)
  Destination:       regs_1_0 (FF)
  Destination Clock: clk rising

  Data Path: addr<0> to regs_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.715   1.909  addr_0_IBUF (addr_0_IBUF)
     LUT4:I0->O            8   0.479   0.921  regs_7_and00001 (regs_7_and0000)
     FDCE:CE                   0.524          regs_7_0
    ----------------------------------------
    Total                      4.548ns (1.718ns logic, 2.830ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              8.158ns (Levels of Logic = 4)
  Source:            regs_0_7 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: regs_0_7 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.626   0.851  regs_0_7 (regs_0_7)
     LUT3:I1->O            1   0.479   0.000  Mmux__varindex0000_67 (Mmux__varindex0000_67)
     MUXF5:I0->O           1   0.314   0.000  Mmux__varindex0000_4_f5_6 (Mmux__varindex0000_4_f57)
     MUXF6:I0->O           1   0.298   0.681  Mmux__varindex0000_2_f6_6 (data_out_7_OBUFT)
     OBUFT:I->O                4.909          data_out_7_OBUFT (data_out<7>)
    ----------------------------------------
    Total                      8.158ns (6.626ns logic, 1.532ns route)
                                       (81.2% logic, 18.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Delay:               9.305ns (Levels of Logic = 5)
  Source:            addr<0> (PAD)
  Destination:       data_out<7> (PAD)

  Data Path: addr<0> to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.715   1.909  addr_0_IBUF (addr_0_IBUF)
     LUT3:I0->O            1   0.479   0.000  Mmux__varindex0000_4 (Mmux__varindex0000_4)
     MUXF5:I1->O           1   0.314   0.000  Mmux__varindex0000_3_f5 (Mmux__varindex0000_3_f5)
     MUXF6:I1->O           1   0.298   0.681  Mmux__varindex0000_2_f6 (data_out_0_OBUFT)
     OBUFT:I->O                4.909          data_out_0_OBUFT (data_out<0>)
    ----------------------------------------
    Total                      9.305ns (6.715ns logic, 2.590ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.64 secs
 
--> 

Total memory usage is 4514212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

