/*******************************************************************************
File      : x:\lib\com\maps\ult1\ult1_test_mi26.def
Goal      : Macros definition of Ultimate 1 library => for lib test with Mi26.
          : It provides Ultimate 1 types definition and data handling functions.
Prj date  : 01/03/2011
File date : 01/03/2011
Doc date  : //200
Author    : Gilles CLAUS
E-mail    : gilles.claus@ires.in2p3.fr
----------------------------------------------------------------------------------
License   : You are free to use this source files for your own development as long
: as it stays in a public research context. You are not allowed to use it
: for commercial purpose. You must put this header with laboratory and
: authors names in all development based on this library.
----------------------------------------------------------------------------------
Labo      : IPHC */
/*******************************************************************************/


#ifndef ULT1_TEST_MI26_DEF
#define ULT1_TEST_MI26_DEF


/* ================= */
/*  Macro example    */
/* ================= */


#define ULT1__REG_DISCRI_BIT_SZ      1152 // Mi26 = 1152
#define ULT1__REG_DISCRI_W32_SZ        36 // Mi26 = 36

// This register is not implemented on Ultimate
//
// #define ULT1__REG_AFTER_ZS_BIT_SZ    160
// #define ULT1__REG_AFTER_ZS_W32_SZ      5

#define ULT1__REG_AFTER_MUX_BIT_SZ   160 // Mi26 = 160
#define ULT1__REG_AFTER_MUX_W32_SZ     5 // Mi26 =   5

#define ULT1__MAT_DISCRI_LINES_NB    578 // 578

#define ULT1__ZS_FFRAME_RAW_MAX_W16      1140 // Data part size ( sum of 2 links ) in W16   - Mi26 = 1140 
#define ULT1__ZS_FFRAME_RAW_MAX_W32       570 // Data part size ( sum of 2 links ) in W32   - Mi26 =  570
#define ULT1__ZS_FFRAME_RAW_TOTAL_SZ_W32  576 // Total frame size ( sum of 2 links ) in W32 - Mi26 =  576

#define ULT1__ZS_FFRAME_MAX_STATES_NB_PER_STATES_REC   9 // Mi26 = 9
#define ULT1__ZS_FFRAME_MAX_STATES_REC               576 // Mi26 = 576 - one per line

#define ULT1__ZS_FFRAME_MODE0_1X80MHZ  0
#define ULT1__ZS_FFRAME_MODE1_2X80MHZ  1
#define ULT1__ZS_FFRAME_MODE2_1X160MHZ 2
#define ULT1__ZS_FFRAME_MODE3_2X160MHZ 3


#define ULT1__ZS_FFRAME_MODE_1X80MHZ_BIT_SZ      0 // 0 => Not used for this test 
#define ULT1__ZS_FFRAME_MODE_2X80MHZ_BIT_SZ      0 // 0 => Not used for this test
#define ULT1__ZS_FFRAME_MODE_1X160MHZ_BIT_SZ     0 // 0 => Not used for this test
#define ULT1__ZS_FFRAME_MODE_2X160MHZ_BIT_SZ  9216 // = Mi26 2 x 80 MHz

// $ #define ULT1__ZS_FFRAME_MODE_2X80MHZ_W16_SZ 576

#define ULT1__ZS_FFRAME_MODE_1X80MHZ_W16_SZ   288 // Mi26 = 288
#define ULT1__ZS_FFRAME_MODE_2X80MHZ_W16_SZ   576 // Mi26 = 576
#define ULT1__ZS_FFRAME_MODE_1X160MHZ_W16_SZ  576 // Mi26 = 576
#define ULT1__ZS_FFRAME_MODE_2X160MHZ_W16_SZ  576 // Mi26 = 576

#define ULT1__ZS_FFRAME_MODE_1X80MHZ_W32_SZ   288 // Mi26 = 288
#define ULT1__ZS_FFRAME_MODE_2X80MHZ_W32_SZ   288 // Mi26 = 288
#define ULT1__ZS_FFRAME_MODE_1X160MHZ_W32_SZ  144 // Mi26 = 144
#define ULT1__ZS_FFRAME_MODE_2X160MHZ_W32_SZ  288 // Mi26 = 288


// Id to select ULT1 register

#define ULT1__REG_DISCRI                     0
// #define ULT1__REG_AFTER_ZS                   1 -> Not implemented on Ultimate
#define ULT1__REG_AFTER_MUX                  1
#define ULT1__REG_DISCRI_SCAN                2

#define ULT1__REG_DISCRI_SCAN__SRC_CLK_160MHZ 3 // 23/06/2010

// ======================================
// For ULT1 discri analysis tools
// ======================================

// Submatrices number

#define ULT1__SUB_MAT_NB          4

// --------------------
// Bias registers index
// --------------------

// $ #define ULT1__REG_BIAS_NB        19

// $ #define ULT1__REG_BIAS_ICLPDISC   0
// $ #define ULT1__REG_BIAS_IPWRSW     1
// $ #define ULT1__REG_BIAS_IBUF       2
// $ #define ULT1__REG_BIAS_ID1PWRS    3
// $ #define ULT1__REG_BIAS_ID2PWRS    4
// $ #define ULT1__REG_BIAS_ILVDSTX    5
// $ #define ULT1__REG_BIAS_ILVDSRX    6
// $ #define ULT1__REG_BIAS_IVTST1     7
// $ #define ULT1__REG_BIAS_IVTST2     8
// $ #define ULT1__REG_BIAS_IANABUF    9
// $ #define ULT1__REG_BIAS_IVDREF1D  10
// $ #define ULT1__REG_BIAS_IVDREF1C  11
// $ #define ULT1__REG_BIAS_IVDREF1B  12
// $ #define ULT1__REG_BIAS_IVDREF1A  13
// $ #define ULT1__REG_BIAS_IVDREF2   14
// $ #define ULT1__REG_BIAS_IDIS1     15
// $ #define ULT1__REG_BIAS_IDIS2     16
// $ #define ULT1__REG_BIAS_IPXI      17
// $ #define ULT1__REG_BIAS_VPIXCLP   18


// ---------------------------------------------------------------------------------
// User defined parameters for each step ( threshold = run ) of discri measurement
// ---------------------------------------------------------------------------------

// Maximum parameters number

#define ULT1__DIS_MEAS_STEP_MAX_PAR_NB 20

// Index of each parameter to access them in array
// User can create new parameters here

#define ULT1__DIS_MEAS_STEP_PAR_FIRST   0
#define ULT1__DIS_MEAS_STEP_PAR_LAST    (ULT1__DIS_MEAS_STEP_MAX_PAR_NB - 1)

// Maximum number of steps

#define ULT1__DIS_TEST_MAX_STEP_NB 30


/* ============================================================================ */
/*                                                     */
/*                                                          */
/*                                                              */
/* ---------------------------------------------------------------------------- */
/*   */
/* ---------------------------------------------------------------------------- */
/* Date :                                                             */
/* ============================================================================ */

#define ULT1__NB_MAX_ULT1_PER_DAQ 8


// --------------------
// ZS Run info record
// --------------------

#define ULT1__TZSRunCnf__HW_TRIG_PAR_NB 10 // WARNING !!! MUST be >= DPXI__HW_TRIG_PAR_NB

#define ULT1__TZSRunRes__MAX_ACQ_REJ_NB 1000

#define ULT1__TCZsRunRW__CHK_INIT() {err_retfail ( ProConfDone, (ERR_OUT,"Conf NOT done => Abort") ); }





// --------------------
// ULT1__TCTelMon
// --------------------

#define ULT1__COLOR_BROWN   0x000066CC
#define ULT1__COLOR_ORANGE  0x0000A5FF
#define ULT1__COLOR_YELLOW  0x0000FFFF
#define ULT1__COLOR_GREEN   0x0000FF00
#define ULT1__COLOR_BLUE    0x00FF0000
#define ULT1__COLOR_VIOLET  0x00990066

#define ULT1__TCTelMon__COL_PLANE_0 (TColor) ULT1__COLOR_ORANGE
#define ULT1__TCTelMon__COL_PLANE_1 (TColor) ULT1__COLOR_BLUE
#define ULT1__TCTelMon__COL_PLANE_2 (TColor) ULT1__COLOR_BROWN
#define ULT1__TCTelMon__COL_PLANE_3 (TColor) ULT1__COLOR_YELLOW 
#define ULT1__TCTelMon__COL_PLANE_4 (TColor) ULT1__COLOR_GREEN
#define ULT1__TCTelMon__COL_PLANE_5 (TColor) ULT1__COLOR_VIOLET


#define ULT1__TCTelMon__EV_LIST_MAX_CHAN_NB  (MAPS__TCDigTelMon_MAX_PLANE_NB + 1) // 1 channel = 1 plane
                                                                                  // Last channel = cumul hit nb of all planes
                                                                                  
#define ULT1__TCTelMon__EV_LIST_CHAN_ID_CUMUL MAPS__TCDigTelMon_MAX_PLANE_NB         // Channel for cumul hit nb of all planes

                                                                                  
#define ULT1__TCTelMon__EV_LIST_MAX_ELT_NB  200000


#endif