** Name: SimpleTwoStageOpAmp_SimpleOpAmp78_3

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp78_3 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias VoltageBiasXXnXX1Yinner VoltageBiasXXnXX1Yinner nmos4 L=9e-6 W=44e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=294e-6
mDiodeTransistorNmos3 FirstStageYinnerOutputLoad2 FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=1e-6 W=10e-6
mDiodeTransistorNmos4 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=1e-6 W=17e-6
mDiodeTransistorPmos5 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=1e-6 W=11e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=14e-6
mNormalTransistorNmos7 out outFirstStage sourceNmos sourceNmos nmos4 L=5e-6 W=286e-6
mNormalTransistorNmos8 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=492e-6
mNormalTransistorNmos9 outFirstStage FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=1e-6 W=10e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=1e-6 W=17e-6
mNormalTransistorNmos11 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=29e-6
mNormalTransistorNmos12 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=29e-6
mNormalTransistorNmos13 FirstStageYsourceTransconductance ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=9e-6 W=294e-6
mNormalTransistorNmos14 VoltageBiasXXnXX1Yinner outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=44e-6
mNormalTransistorPmos15 out inputVoltageBiasXXpXX1 SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=1e-6 W=555e-6
mNormalTransistorPmos16 outFirstStage inputVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=1e-6 W=14e-6
mNormalTransistorPmos17 FirstStageYinnerOutputLoad2 inputVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=1e-6 W=14e-6
mNormalTransistorPmos18 FirstStageYsourceGCC1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
mNormalTransistorPmos19 FirstStageYsourceGCC2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
mNormalTransistorPmos20 SecondStageYinnerStageBias outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=226e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 3.20001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp78_3

** Expected Performance Values: 
** Gain: 120 dB
** Power consumption: 10.3461 mW
** Area: 13082 (mu_m)^2
** Transit frequency: 14.1031 MHz
** Transit frequency with error factor: 14.1025 MHz
** Slew rate: 17.4356 V/mu_s
** Phase margin: 70.4739Â°
** CMRR: 131 dB
** VoutMax: 3.35001 V
** VoutMin: 0.610001 V
** VcmMax: 4.74001 V
** VcmMin: 1.35001 V


** Expected Currents: 
** NormalTransistorNmos: 111.687 muA
** NormalTransistorPmos: -46.0429 muA
** NormalTransistorPmos: -78.9319 muA
** NormalTransistorPmos: -46.0409 muA
** NormalTransistorPmos: -78.9299 muA
** DiodeTransistorNmos: 46.0421 muA
** DiodeTransistorNmos: 46.0411 muA
** NormalTransistorNmos: 46.0401 muA
** NormalTransistorNmos: 46.0411 muA
** NormalTransistorNmos: 65.7761 muA
** DiodeTransistorNmos: 65.7771 muA
** NormalTransistorNmos: 32.8881 muA
** NormalTransistorNmos: 32.8881 muA
** NormalTransistorNmos: 1789.72 muA
** NormalTransistorPmos: -1789.71 muA
** NormalTransistorPmos: -1789.71 muA
** DiodeTransistorNmos: 9.99901 muA
** NormalTransistorNmos: 9.99801 muA
** DiodeTransistorPmos: -111.686 muA
** DiodeTransistorPmos: -111.687 muA


** Expected Voltages: 
** ibias: 1.11901  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 2.45501  V
** out: 2.5  V
** outFirstStage: 1.01601  V
** outSourceVoltageBiasXXnXX1: 0.560001  V
** outSourceVoltageBiasXXpXX1: 3.76901  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad2: 1.22101  V
** innerTransistorStack1Load2: 0.583001  V
** innerTransistorStack2Load2: 0.582001  V
** sourceGCC1: 3.44601  V
** sourceGCC2: 3.44601  V
** sourceTransconductance: 1.86301  V
** innerStageBias: 3.44201  V
** inner: 0.558001  V


.END