INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 14:49:46 EDT 2021
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 7.96 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       add_library done; 0.49 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 8.61 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 238.445 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top -name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.13 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.2 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.56 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.01 seconds; current allocated memory: 240.001 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 8.02 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 8.02 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; error code: 1; 1.63 sec.
ERROR: [HLS 214-157] Top function not found: there is no function named 'top'
INFO-FLOW: {error: Top function not found: there is no function named 'top'}
Command         run_link_or_opt done; error code: 2; 1.67 sec.
Command       elaborate done; error code: 2; 10.89 sec.
Command     csynth_design done; error code: 2; 10.9 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.3 seconds. CPU system time: 1.28 seconds. Elapsed time: 10.9 seconds; current allocated memory: 240.054 MB.
Command   ap_source done; error code: 1; 19.8 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 14:50:39 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 5 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         add_library done; 0.53 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.73 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.1 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       add_library done; 0.47 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.67 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.648 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.13 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.15 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.95 seconds; current allocated memory: 240.654 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 6.4 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 6.42 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 3.17 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.19 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.31 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.32 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.2 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.22 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.25 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.99 seconds. CPU system time: 1.42 seconds. Elapsed time: 10.87 seconds; current allocated memory: 241.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.423 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 242.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 241.775 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (top_cdfg.c:9) in function 'top_cdfg' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 262.180 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 254.322 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.52 sec.
Command       elaborate done; 12.38 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/in' to 'top_cdfg/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/out' to 'top_cdfg/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 254.592 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 254.733 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/in_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 254.982 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.22 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.14 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.23 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=0
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.15 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.16 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.2 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.17 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.32 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.12 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.17 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.17 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.11 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.11 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.26 seconds. CPU system time: 0.21 seconds. Elapsed time: 4 seconds; current allocated memory: 261.029 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 576.37 MHz
Command       autosyn done; 4.62 sec.
Command     csynth_design done; 17.02 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.43 seconds. CPU system time: 2.09 seconds. Elapsed time: 17.02 seconds; current allocated memory: 261.159 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:00:03 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.23 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 6.33 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.11 sec.
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command           ap_part_info done; 0.11 sec.
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.24 sec.
Command         add_library done; 0.6 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 7.13 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 7.56 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       add_library done; 0.45 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.65 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.18 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.14 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.43 seconds. Elapsed time: 1 seconds; current allocated memory: 240.617 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 6.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 6.14 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 2.59 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.61 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.2 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.21 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.04 seconds. CPU system time: 1.29 seconds. Elapsed time: 9.55 seconds; current allocated memory: 241.486 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.487 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 242.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.827 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (top_cdfg.c:9) in function 'top_cdfg' automatically.
Command           transform done; 0.11 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 262.244 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 254.455 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.47 sec.
Command       elaborate done; 11.07 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/in' to 'top_cdfg/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/out' to 'top_cdfg/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_9_1'
WARNING: [HLS 200-871] Estimated clock period (13.824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'top_cdfg' consists of the following:	'mul' operation ('mul_ln10', top_cdfg.c:10) [24]  (6.91 ns)
	'phi' operation ('empty', top_cdfg.c:10) with incoming values : ('and_ln6', top_cdfg.c:6) ('mul_ln10', top_cdfg.c:10) [14]  (0 ns)
	'mul' operation ('mul_ln10', top_cdfg.c:10) [24]  (6.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 254.732 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 254.894 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/in_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/out_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 255.278 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Found component top_cdfg_mul_4ns_32s_32_2_1.
INFO-FLOW: Append model top_cdfg_mul_4ns_32s_32_2_1
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg_mul_4ns_32s_32_2_1 top_cdfg
INFO-FLOW: To file: write model top_cdfg_mul_4ns_32s_32_2_1
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_cdfg_mul_4ns_32s_32_2_1_Multiplier_0'
Command         ap_source done; 0.25 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.21 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.71 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.39 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.14 seconds; current allocated memory: 261.880 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 72.34 MHz
Command       autosyn done; 3.73 sec.
Command     csynth_design done; 14.82 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.55 seconds. CPU system time: 2.07 seconds. Elapsed time: 14.82 seconds; current allocated memory: 262.011 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:01:45 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.21 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.28 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.84 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command           import_lib done; 0.25 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.24 sec.
Command         add_library done; 0.68 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.73 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 5.17 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Command       ap_part_info done; 0.11 sec.
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       add_library done; 0.32 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.48 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.12 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.2 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.14 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.5 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.99 seconds; current allocated memory: 240.617 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 5.59 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 5.6 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 3.17 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.18 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.27 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.28 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.97 seconds. CPU system time: 1.61 seconds. Elapsed time: 9.83 seconds; current allocated memory: 241.486 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.487 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 242.631 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.827 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (top_cdfg.c:9) in function 'top_cdfg' automatically.
Command           transform done; 0.13 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 262.239 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 254.467 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.48 sec.
Command       elaborate done; 11.35 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/in' to 'top_cdfg/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/out' to 'top_cdfg/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 254.727 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 254.897 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/in_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/out_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 255.163 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.23 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.2 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.69 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.03 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.66 seconds; current allocated memory: 261.350 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 391.85 MHz
Command       autosyn done; 3.18 sec.
Command     csynth_design done; 14.54 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.18 seconds. CPU system time: 2.31 seconds. Elapsed time: 14.54 seconds; current allocated memory: 261.497 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:07:00 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.22 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 5.48 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         add_library done; 0.42 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 6.05 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.12 sec.
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.51 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       add_library done; 0.43 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.12 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.11 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.18 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.99 seconds; current allocated memory: 240.633 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 6.52 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 6.53 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 2.29 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.3 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.19 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.19 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.19 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.14 seconds. CPU system time: 1.3 seconds. Elapsed time: 9.7 seconds; current allocated memory: 241.417 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 241.418 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 242.576 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 241.771 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (top_cdfg.c:9) in function 'top_cdfg' automatically.
Command           transform done; 0.13 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 262.199 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 254.378 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.52 sec.
Command       elaborate done; 11.26 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/in' to 'top_cdfg/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/out' to 'top_cdfg/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 254.617 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 254.766 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/in_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/out_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 254.988 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.22 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.21 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.18 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.14 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.16 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Command         ap_source done; 1.3 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.19 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.12 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.76 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.67 seconds; current allocated memory: 261.102 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 391.85 MHz
Command       autosyn done; 4.45 sec.
Command     csynth_design done; 15.74 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.22 seconds. CPU system time: 2.15 seconds. Elapsed time: 15.74 seconds; current allocated memory: 261.202 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:15:54 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 4.32 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.14 sec.
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command           ap_part_info done; 0.15 sec.
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command           ap_part_info done; 0.15 sec.
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         add_library done; 0.7 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.17 sec.
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.34 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.18 sec.
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 5.78 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Command       ap_part_info done; 0.17 sec.
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.19 sec.
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.19 sec.
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       add_library done; 0.7 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.23 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.13 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.17 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.13 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.91 seconds; current allocated memory: 239.750 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 7.77 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 7.77 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 2.3 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.32 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.18 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.46 seconds. CPU system time: 1.21 seconds. Elapsed time: 10.9 seconds; current allocated memory: 241.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 241.481 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 242.479 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 241.844 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 261.941 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 253.702 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.31 sec.
Command       elaborate done; 12.18 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/in' to 'top_cdfg/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/out' to 'top_cdfg/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 253.988 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 254.117 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/in_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 254.339 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.14 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.75 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.04 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.65 seconds; current allocated memory: 260.016 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 391.85 MHz
Command       autosyn done; 3.06 sec.
Command     csynth_design done; 15.26 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.45 seconds. CPU system time: 1.82 seconds. Elapsed time: 15.26 seconds; current allocated memory: 260.206 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:18:56 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.25 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 5.28 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source done; 0.15 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.33 sec.
Command         add_library done; 0.52 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.93 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.31 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       add_library done; 0.3 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.41 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.17 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.13 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.41 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.92 seconds; current allocated memory: 239.782 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 5.42 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 5.43 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.68 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.68 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.48 seconds. CPU system time: 1.11 seconds. Elapsed time: 7.81 seconds; current allocated memory: 241.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 241.482 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.479 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 241.829 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 261.941 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 253.695 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.31 sec.
Command       elaborate done; 9.09 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/in' to 'top_cdfg/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/out' to 'top_cdfg/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 253.977 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 254.118 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/in_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 254.319 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.32 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.24 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.77 seconds; current allocated memory: 259.995 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 391.85 MHz
Command       autosyn done; 2.08 sec.
Command     csynth_design done; 11.18 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.52 seconds. CPU system time: 1.65 seconds. Elapsed time: 11.18 seconds; current allocated memory: 260.139 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:26:51 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.26 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.36 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 5.89 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         add_library done; 0.47 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 6.51 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.99 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       add_library done; 0.32 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.42 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.13 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.13 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.8 seconds; current allocated memory: 240.633 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 5.82 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 5.82 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.79 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.81 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.9 seconds. CPU system time: 1.15 seconds. Elapsed time: 8.29 seconds; current allocated memory: 241.417 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 241.418 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 242.581 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 241.783 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (top_cdfg.c:6) in function 'top_cdfg' automatically.
Command           transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'top_cdfg' (top_cdfg.c:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 262.232 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 254.426 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.48 sec.
Command       elaborate done; 9.62 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/in' to 'top_cdfg/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/out' to 'top_cdfg/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_6_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 254.696 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 254.864 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/out_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 255.158 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Found component top_cdfg_mul_32s_32s_32_2_1.
INFO-FLOW: Append model top_cdfg_mul_32s_32s_32_2_1
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg_mul_32s_32s_32_2_1 top_cdfg
INFO-FLOW: To file: write model top_cdfg_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_cdfg_mul_32s_32s_32_2_1_Multiplier_0'
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.14 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.13 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.13 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.13 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.13 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.14 sec.
Command         ap_source done; 1.26 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.12 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.12 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.12 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.12 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.13 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.13 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.87 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.74 seconds; current allocated memory: 261.707 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
Command       autosyn done; 4.26 sec.
Command     csynth_design done; 13.89 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.81 seconds. CPU system time: 1.75 seconds. Elapsed time: 13.89 seconds; current allocated memory: 261.851 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:30:37 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 7.08 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.13 sec.
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         add_library done; 0.59 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.11 sec.
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 7.92 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.11 sec.
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 8.33 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.13 sec.
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       add_library done; 0.47 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.68 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.12 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.11 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.9 seconds; current allocated memory: 240.633 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 6.31 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 6.32 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 2.87 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.88 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.23 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.49 seconds. CPU system time: 1.29 seconds. Elapsed time: 10.11 seconds; current allocated memory: 241.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 241.417 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 242.600 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 241.794 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (top_cdfg.c:8) in function 'top_cdfg' automatically.
Command           transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.22 seconds; current allocated memory: 262.209 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 254.438 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.51 sec.
Command       elaborate done; 11.59 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/in' to 'top_cdfg/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/out' to 'top_cdfg/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 254.738 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 254.904 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/out_r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 255.233 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Found component top_cdfg_mul_32s_32s_32_2_1.
INFO-FLOW: Append model top_cdfg_mul_32s_32s_32_2_1
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg_mul_32s_32s_32_2_1 top_cdfg
INFO-FLOW: To file: write model top_cdfg_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.25 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.17 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.21 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
INFO: [RTMG 210-282] Generating pipelined core: 'top_cdfg_mul_32s_32s_32_2_1_Multiplier_0'
Command         ap_source done; 0.46 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.22 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.19 sec.
Command         ap_source done; 1.06 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.27 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.25 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.19 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.19 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.19 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.17 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.98 seconds. CPU system time: 0.44 seconds. Elapsed time: 5.16 seconds; current allocated memory: 261.856 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
Command       autosyn done; 6.11 sec.
Command     csynth_design done; 17.73 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.85 seconds. CPU system time: 2.17 seconds. Elapsed time: 17.73 seconds; current allocated memory: 261.954 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:34:44 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.22 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 6.42 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command           ap_part_info done; 0.12 sec.
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command           ap_part_info done; 0.12 sec.
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         add_library done; 0.58 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 7.23 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.11 sec.
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 7.64 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       add_library done; 0.47 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.69 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.13 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.16 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.12 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.57 seconds. CPU system time: 0.37 seconds. Elapsed time: 1.17 seconds; current allocated memory: 240.648 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 6.59 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 6.61 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 2.56 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.58 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.19 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.24 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.28 seconds. CPU system time: 1.48 seconds. Elapsed time: 10.08 seconds; current allocated memory: 241.448 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.449 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 242.542 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 241.777 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_10_1' (top_cdfg.c:6) in function 'top_cdfg' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 262.207 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 254.287 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.48 sec.
Command       elaborate done; 11.79 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 254.551 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 254.681 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/a' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/b' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 254.884 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.26 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.35 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.13 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.35 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.21 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.15 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.13 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.14 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.14 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.12 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.35 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.07 seconds; current allocated memory: 260.901 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 576.37 MHz
Command       autosyn done; 3.95 sec.
Command     csynth_design done; 15.76 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.83 seconds. CPU system time: 2.14 seconds. Elapsed time: 15.76 seconds; current allocated memory: 261.060 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:37:01 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.28 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 6.06 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.18 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         add_library done; 0.46 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 6.68 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 7.16 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       add_library done; 0.34 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.5 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.13 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.4 seconds. Elapsed time: 1.01 seconds; current allocated memory: 239.766 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 7.84 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 7.91 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 3.2 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.22 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.19 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.19 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.19 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.3 seconds. CPU system time: 1.44 seconds. Elapsed time: 12.06 seconds; current allocated memory: 241.481 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.482 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 242.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.916 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'k2' (top_cdfg.c:31) in function 'top_cdfg' automatically.
Command           transform done; 0.13 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 262.401 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'k1' (top_cdfg.c:24:9) in function 'top_cdfg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 254.844 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.51 sec.
Command       elaborate done; 13.62 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/input' to 'top_cdfg/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'k2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln31_1', top_cdfg.c:31)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'k2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 255.217 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 255.480 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/pattern' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/kmpNext' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/n_matches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 255.984 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.6 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=12
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.87 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.65 seconds; current allocated memory: 263.364 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 208.55 MHz
Command       autosyn done; 3.4 sec.
Command     csynth_design done; 17.04 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.48 seconds. CPU system time: 2.11 seconds. Elapsed time: 17.04 seconds; current allocated memory: 263.548 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:38:06 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.25 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 5.59 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.21 sec.
Command         add_library done; 0.42 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 6.13 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.52 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       add_library done; 0.29 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.4 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.16 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.13 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.95 seconds; current allocated memory: 239.750 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 6.63 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 6.64 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 2.63 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.65 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.17 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.66 seconds. CPU system time: 1.08 seconds. Elapsed time: 10 seconds; current allocated memory: 241.465 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.466 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 242.720 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.899 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'k2' (top_cdfg.c:31) in function 'top_cdfg' automatically.
Command           transform done; 0.25 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 262.383 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'k1' (top_cdfg.c:24:9) in function 'top_cdfg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 254.823 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.69 sec.
Command       elaborate done; 11.7 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/input' to 'top_cdfg/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'k2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln31_1', top_cdfg.c:31)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'k2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 255.195 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 255.472 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/pattern' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/kmpNext' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/n_matches' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 255.974 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.52 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=10
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.76 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.55 seconds; current allocated memory: 263.292 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 208.55 MHz
Command       autosyn done; 3.25 sec.
Command     csynth_design done; 14.96 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.88 seconds. CPU system time: 1.69 seconds. Elapsed time: 14.96 seconds; current allocated memory: 263.504 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:38:59 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 5.31 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.11 sec.
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         add_library done; 0.5 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 6 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.35 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       add_library done; 0.38 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.56 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.11 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Command           ap_eval done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.21 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.16 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.56 seconds. CPU system time: 0.43 seconds. Elapsed time: 1.16 seconds; current allocated memory: 240.633 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 5.82 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 5.82 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 2.54 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.56 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.24 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.24 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.76 seconds. CPU system time: 1.44 seconds. Elapsed time: 9.46 seconds; current allocated memory: 241.533 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.535 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 242.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 241.966 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_2' (top_cdfg.c:31) in function 'top_cdfg' automatically.
Command           transform done; 0.19 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.32 seconds; current allocated memory: 262.417 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_30_1' (top_cdfg.c:24:9) in function 'top_cdfg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 254.853 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.72 sec.
Command       elaborate done; 11.39 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/input' to 'top_cdfg/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln31_1', top_cdfg.c:31)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 255.199 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 255.453 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/pattern' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/kmpNext' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/n_matches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 255.980 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.23 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.17 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.23 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.15 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.14 sec.
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.14 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.16 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.15 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.17 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.18 sec.
Command         ap_source done; 1.41 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.11 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.13 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=10
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.5 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.39 seconds; current allocated memory: 263.304 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 208.55 MHz
Command       autosyn done; 5.22 sec.
Command     csynth_design done; 16.63 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.89 seconds. CPU system time: 2.33 seconds. Elapsed time: 16.63 seconds; current allocated memory: 263.459 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:39:47 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 5.75 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.14 sec.
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command           ap_part_info done; 0.11 sec.
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command           ap_part_info done; 0.11 sec.
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         add_library done; 0.51 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 6.53 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.11 sec.
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.92 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Command       ap_part_info done; 0.11 sec.
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.13 sec.
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       add_library done; 0.45 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.66 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.13 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.12 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.87 seconds; current allocated memory: 240.633 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 5.44 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 5.45 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 2.53 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.55 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.24 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.26 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.2 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.5 seconds. CPU system time: 1.21 seconds. Elapsed time: 8.92 seconds; current allocated memory: 241.464 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.465 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 242.716 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 241.888 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (top_cdfg.c:27) in function 'top_cdfg' automatically.
Command           transform done; 0.19 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 262.368 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (top_cdfg.c:24:9) in function 'top_cdfg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 254.777 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.65 sec.
Command       elaborate done; 10.51 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/input' to 'top_cdfg/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln27_1', top_cdfg.c:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 255.126 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 255.366 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/pattern' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/kmpNext' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/n_matches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 255.811 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.11 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.87 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=10
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.54 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.33 seconds; current allocated memory: 263.154 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 208.55 MHz
Command       autosyn done; 4.1 sec.
Command     csynth_design done; 14.63 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.59 seconds. CPU system time: 1.82 seconds. Elapsed time: 14.63 seconds; current allocated memory: 263.338 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:40:48 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 7.2 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.11 sec.
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command         add_library done; error code: 1; 0.13 sec.
Command       set_part done; error code: 1; 7.44 sec.
Command     open_solution done; error code: 1; 7.68 sec.
Command   ap_source done; error code: 1; 7.72 sec.
Command vitis_hls_bin done; error code: 1; 7.74 sec.
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:41:45 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.24 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 5.04 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.16 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.24 sec.
Command         add_library done; 0.51 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.67 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.06 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       add_library done; 0.23 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.644 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Command           ap_eval done; 0.12 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.22 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.19 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.13 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.37 seconds. Elapsed time: 1.12 seconds; current allocated memory: 240.649 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 7.07 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 7.09 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 3.2 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.21 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.26 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.28 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.26 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.44 seconds. CPU system time: 1.67 seconds. Elapsed time: 11.5 seconds; current allocated memory: 241.386 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.387 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 242.563 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.764 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (top_cdfg.c:24) in function 'top_cdfg' automatically.
Command           transform done; 0.16 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 262.233 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 254.496 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.64 sec.
Command       elaborate done; 13.35 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/input' to 'top_cdfg/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 254.772 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 254.952 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/pattern' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/kmpNext' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/n_matches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'top_cdfg/pattern_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/pattern_address0' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/pattern_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/pattern_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/pattern_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/pattern_we0' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/pattern_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/pattern_d0' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/pattern_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_cdfg/pattern_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/pattern_address1' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/pattern_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/pattern_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/pattern_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/pattern_we1' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/pattern_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/pattern_d1' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/pattern_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_cdfg/input_r_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/input_r_address0' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/input_r_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/input_r_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/input_r_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/input_r_we0' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/input_r_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/input_r_d0' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/input_r_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top_cdfg/input_r_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/input_r_address1' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/input_r_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/input_r_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/input_r_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/input_r_we1' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/input_r_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_cdfg/input_r_d1' to 0.
WARNING: [RTGEN 206-101] Port 'top_cdfg/input_r_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.49 seconds; current allocated memory: 255.349 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.21 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.21 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.23 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.13 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.13 sec.
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.13 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Command         ap_source done; 1.08 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.11 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.05 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.95 seconds; current allocated memory: 262.689 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 246.49 MHz
Command       autosyn done; 5.14 sec.
Command     csynth_design done; 18.5 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.1 seconds. CPU system time: 2.47 seconds. Elapsed time: 18.5 seconds; current allocated memory: 262.940 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:43:22 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.26 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 7.06 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         add_library done; 0.51 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 7.79 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 8.25 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.11 sec.
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.25 sec.
Command       add_library done; 0.55 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.11 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.78 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.11 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.15 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.15 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.13 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.4 seconds. Elapsed time: 1.14 seconds; current allocated memory: 240.633 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 9.33 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 9.33 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 2.73 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.75 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.48 seconds. CPU system time: 1.26 seconds. Elapsed time: 13.15 seconds; current allocated memory: 241.464 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 241.465 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 242.709 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.867 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (top_cdfg.c:27) in function 'top_cdfg' automatically.
Command           transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 262.356 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (top_cdfg.c:24:9) in function 'top_cdfg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 254.787 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.45 sec.
Command       elaborate done; 14.8 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/input' to 'top_cdfg/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln27_1', top_cdfg.c:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 255.121 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 255.370 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/pattern' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/kmpNext' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 255.830 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.57 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=8
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.91 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.8 seconds; current allocated memory: 263.118 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
Command       autosyn done; 3.44 sec.
Command     csynth_design done; 18.26 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.7 seconds. CPU system time: 2.01 seconds. Elapsed time: 18.26 seconds; current allocated memory: 263.270 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 15:44:34 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.23 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 5.25 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command           ap_part_info done; 0.11 sec.
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command           ap_part_info done; 0.12 sec.
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.24 sec.
Command         add_library done; 0.63 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.11 sec.
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 6.12 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.12 sec.
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.6 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Command       ap_part_info done; 0.11 sec.
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       add_library done; 0.47 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.14 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.74 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.15 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.24 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.34 seconds. Elapsed time: 1.33 seconds; current allocated memory: 240.649 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 4.25 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 4.26 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 2.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.15 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.23 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.16 seconds. CPU system time: 0.81 seconds. Elapsed time: 7.35 seconds; current allocated memory: 241.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.417 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 242.634 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 241.797 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (top_cdfg.c:27) in function 'top_cdfg' automatically.
Command           transform done; 0.22 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 262.281 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (top_cdfg.c:24:9) in function 'top_cdfg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 254.663 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.75 sec.
Command       elaborate done; 9.55 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
WARNING: [SYN 201-107] Renaming port name 'top_cdfg/input' to 'top_cdfg/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln27_1', top_cdfg.c:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 255.044 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 255.305 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/pattern' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/kmpNext' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.746 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.2 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.14 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.24 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.13 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.14 sec.
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.13 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.14 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.12 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.11 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.05 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.12 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.12 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.14 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=8
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.14 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.14 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.15 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.24 seconds; current allocated memory: 263.127 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
Command       autosyn done; 5.05 sec.
Command     csynth_design done; 14.61 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.89 seconds. CPU system time: 1.57 seconds. Elapsed time: 14.61 seconds; current allocated memory: 263.282 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 16:36:55 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 4.55 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         add_library done; 0.32 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.93 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 5.22 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       add_library done; 0.21 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.11 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.22 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.59 seconds; current allocated memory: 240.648 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 5.99 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 6.01 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.89 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.9 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.37 seconds. CPU system time: 0.97 seconds. Elapsed time: 8.55 seconds; current allocated memory: 241.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 241.417 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 242.626 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 241.789 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (top_cdfg.c:27) in function 'top_cdfg' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 262.261 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (top_cdfg.c:24:9) in function 'top_cdfg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 254.524 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.42 sec.
Command       elaborate done; 9.61 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 254.784 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 254.957 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/c' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 255.221 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.26 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.03 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.56 seconds; current allocated memory: 261.395 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 391.85 MHz
Command       autosyn done; 1.92 sec.
Command     csynth_design done; 11.54 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.14 seconds. CPU system time: 1.43 seconds. Elapsed time: 11.54 seconds; current allocated memory: 261.525 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 16:40:51 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 4.06 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         add_library done; 0.35 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.48 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.78 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       add_library done; 0.27 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.33 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
WARNING: [HLS 207-5301] unused parameter 'b': top_cdfg.c:23:72
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.22 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.56 seconds; current allocated memory: 240.667 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 4.58 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 4.59 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.98 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.98 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.96 seconds. CPU system time: 0.98 seconds. Elapsed time: 7.16 seconds; current allocated memory: 241.466 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.467 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 242.683 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 241.845 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (top_cdfg.c:27) in function 'top_cdfg' automatically.
Command           transform done; 0.11 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 262.339 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (top_cdfg.c:24:9) in function 'top_cdfg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 254.662 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.45 sec.
Command       elaborate done; 8.23 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 254.945 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 255.140 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/c' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'top_cdfg/b' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 255.353 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.23 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.53 seconds; current allocated memory: 261.607 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 289.77 MHz
Command       autosyn done; 1.98 sec.
Command     csynth_design done; 10.22 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.8 seconds. CPU system time: 1.38 seconds. Elapsed time: 10.22 seconds; current allocated memory: 261.724 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 16:41:53 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 4.11 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         add_library done; 0.32 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.49 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.75 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       add_library done; 0.22 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.28 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.15 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.12 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.35 seconds. CPU system time: 0.4 seconds. Elapsed time: 0.9 seconds; current allocated memory: 240.648 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 5.07 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 5.08 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 2.36 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.36 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.84 seconds. CPU system time: 1.11 seconds. Elapsed time: 8.17 seconds; current allocated memory: 241.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 241.417 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 242.642 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 241.779 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (top_cdfg.c:27) in function 'top_cdfg' automatically.
Command           transform done; 0.15 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 262.296 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (top_cdfg.c:24:9) in function 'top_cdfg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 254.636 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.58 sec.
Command       elaborate done; 9.7 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 254.921 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 255.090 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/c' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 255.362 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.17 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.21 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command           ap_part_info done; 0.16 sec.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.95 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=8
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.24 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.9 seconds; current allocated memory: 261.633 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 391.85 MHz
Command       autosyn done; 3.38 sec.
Command     csynth_design done; 13.09 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.14 seconds. CPU system time: 1.94 seconds. Elapsed time: 13.09 seconds; current allocated memory: 261.735 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 16:42:38 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 5.19 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.38 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.2 sec.
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.83 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.14 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       add_library done; 0.29 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.4 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.13 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.14 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.11 sec.
WARNING: [HLS 207-5301] unused parameter 'b': top_cdfg.c:23:72
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.87 seconds; current allocated memory: 240.667 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 6.73 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 6.74 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.87 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.88 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.21 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.01 seconds. CPU system time: 1.08 seconds. Elapsed time: 9.32 seconds; current allocated memory: 241.466 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 241.467 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 242.683 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 241.845 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (top_cdfg.c:27) in function 'top_cdfg' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 262.339 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (top_cdfg.c:24:9) in function 'top_cdfg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 254.662 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.38 sec.
Command       elaborate done; 10.61 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 254.945 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 255.141 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/c' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'top_cdfg/b' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 255.353 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.53 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.6 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.11 seconds; current allocated memory: 261.608 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 289.77 MHz
Command       autosyn done; 2.52 sec.
Command     csynth_design done; 13.14 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.59 seconds. CPU system time: 1.6 seconds. Elapsed time: 13.14 seconds; current allocated memory: 261.724 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 16:43:32 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 4.12 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         add_library done; 0.3 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.49 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.77 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       add_library done; 0.22 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.28 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.12 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.11 sec.
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.79 seconds; current allocated memory: 240.648 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 5.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 5.12 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.57 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.58 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.24 seconds. CPU system time: 0.89 seconds. Elapsed time: 7.34 seconds; current allocated memory: 241.416 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.417 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 242.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 241.774 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_2' (top_cdfg.c:27) in function 'top_cdfg' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 262.279 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (top_cdfg.c:24:9) in function 'top_cdfg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 254.582 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.42 sec.
Command       elaborate done; 8.58 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 254.860 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 255.018 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/b' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 255.287 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.31 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.11 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.62 seconds; current allocated memory: 261.462 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 289.77 MHz
Command       autosyn done; 2 sec.
Command     csynth_design done; 10.59 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.24 seconds. CPU system time: 1.42 seconds. Elapsed time: 10.59 seconds; current allocated memory: 261.622 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 16:50:57 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.25 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 4.95 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.11 sec.
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command           ap_part_info done; 0.11 sec.
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command           ap_part_info done; 0.11 sec.
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         add_library done; 0.53 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.12 sec.
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.73 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Command       ap_part_info done; 0.12 sec.
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 6.2 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Command       ap_part_info done; 0.13 sec.
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.11 sec.
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_part_info done; 0.13 sec.
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       add_library done; 0.5 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.74 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 223.651 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.11 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.39 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.78 seconds; current allocated memory: 224.640 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 4.52 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 4.53 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.72 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.72 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.21 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.23 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.21 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.93 seconds. CPU system time: 0.96 seconds. Elapsed time: 7.13 seconds; current allocated memory: 225.440 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 225.441 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 226.549 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 225.796 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_6_1' (top_cdfg.c:6) in function 'top_cdfg' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 246.215 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 238.319 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.35 sec.
Command       elaborate done; 8.32 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_6_1'
WARNING: [HLS 200-871] Estimated clock period (13.824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'top_cdfg' consists of the following:	'mul' operation ('mul_ln8', top_cdfg.c:8) [23]  (6.91 ns)
	'phi' operation ('empty', top_cdfg.c:8) with incoming values : ('b_read') ('mul_ln8', top_cdfg.c:8) [11]  (0 ns)
	'mul' operation ('mul_ln8', top_cdfg.c:8) [23]  (6.91 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 238.578 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 238.722 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/a' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/b' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 239.022 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Found component top_cdfg_mul_4ns_32s_32_2_1.
INFO-FLOW: Append model top_cdfg_mul_4ns_32s_32_2_1
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg_mul_4ns_32s_32_2_1 top_cdfg
INFO-FLOW: To file: write model top_cdfg_mul_4ns_32s_32_2_1
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_part_info done; 0.11 sec.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_cdfg_mul_4ns_32s_32_2_1_Multiplier_0'
Command         ap_source done; 0.29 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.22 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.77 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.47 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.29 seconds; current allocated memory: 245.561 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 72.34 MHz
Command       autosyn done; 3.78 sec.
Command     csynth_design done; 12.12 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.32 seconds. CPU system time: 1.56 seconds. Elapsed time: 12.12 seconds; current allocated memory: 245.677 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Wed May 12 17:07:25 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.7 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Command           import_lib done; 0.24 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         add_library done; 0.46 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.24 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.49 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       add_library done; 0.28 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.37 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 239.643 MB.
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_cdfg -name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_cdfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.28 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.61 seconds; current allocated memory: 240.633 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 4.35 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 4.36 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_cdfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.7 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.7 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.11 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_cdfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.76 seconds. CPU system time: 0.83 seconds. Elapsed time: 6.81 seconds; current allocated memory: 241.470 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 241.471 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_cdfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 242.635 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 241.832 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_7_1' (top_cdfg.c:6) in function 'top_cdfg' automatically.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 262.248 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 254.418 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.35 sec.
Command       elaborate done; 7.81 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_cdfg' ...
Execute         ap_set_top_model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_cdfg 
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_cdfg
INFO-FLOW: Configuring Module : top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         apply_spec_resource_limit top_cdfg 
INFO-FLOW: Model list for preprocess: top_cdfg
INFO-FLOW: Preprocessing Module: top_cdfg ...
Execute         set_default_model top_cdfg 
Execute         cdfg_preprocess -model top_cdfg 
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for synthesis: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_cdfg 
Execute         schedule -model top_cdfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 254.694 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_cdfg.
Execute         set_default_model top_cdfg 
Execute         bind -model top_cdfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 254.843 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bind.adb -f 
INFO-FLOW: Finish binding top_cdfg.
Execute         get_model_list top_cdfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_cdfg 
INFO-FLOW: Model list for RTL generation: top_cdfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_cdfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_cdfg -top_prefix  -sub_prefix top_cdfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/a' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_cdfg/b' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_cdfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_4ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_cdfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 255.198 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_cdfg 
Execute         gen_rtl top_cdfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_cdfg 
Execute         syn_report -csynth -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_cdfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_cdfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.adb 
Execute         gen_tb_info top_cdfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         syn_report -designview -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml 
Execute         syn_report -csynthDesign -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_cdfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_cdfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_cdfg 
INFO-FLOW: Model list for RTL component generation: top_cdfg
INFO-FLOW: Handling components in module [top_cdfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: Found component top_cdfg_mul_32s_4ns_32_2_1.
INFO-FLOW: Append model top_cdfg_mul_32s_4ns_32_2_1
INFO-FLOW: Append model top_cdfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_cdfg_mul_32s_4ns_32_2_1 top_cdfg
INFO-FLOW: To file: write model top_cdfg_mul_32s_4ns_32_2_1
INFO-FLOW: To file: write model top_cdfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_cdfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_cdfg_mul_32s_4ns_32_2_1_Multiplier_0'
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_cdfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.33 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=6
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.constraint.tcl 
Execute         sc_get_clocks top_cdfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.43 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.07 seconds; current allocated memory: 261.742 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_cdfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_cdfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_cdfg -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
Command       autosyn done; 2.49 sec.
Command     csynth_design done; 10.32 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1.28 seconds. Elapsed time: 10.32 seconds; current allocated memory: 261.872 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp opened at Sun May 16 13:50:44 EDT 2021
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Execute       set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute         ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2020.2/data/parts/arch.xml
Command         ap_part_info done; 3.88 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           ap_part_info -data single -name xc7z020-clg484-1 
Execute           ap_part_info -name xc7z020-clg484-1 -data resources 
Execute           config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_chip_info -speed slow 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           config_library_info -library zynq_slow 
Execute           config_library_info -family zynq 
Execute           config_library_info -part xc7z020:-clg484:-1 
Execute           import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.17 sec.
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         add_library done; 0.43 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.41 sec.
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 4.65 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/tools/xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/tools/xilinx/Vivado/2020.2/data:/tools/xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
Command       add_library done; 0.28 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.35 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 239.599 MB.
INFO: [HLS 200-10] Analyzing design file 'top_dfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_dfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_dfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_dfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_dfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_dfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_dfg -name=top_dfg 
INFO-FLOW: Setting directive 'TOP' name=top_dfg 
INFO-FLOW: Setting directive 'TOP' name=top_dfg 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=top_dfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_dfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_dfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_dfg.pp.0.c.err.log 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_dfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_dfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_dfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_dfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_dfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_dfg.pp.0.c.err.log 
INFO: [HLS 200-10] Analyzing design file 'top_cdfg.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top_cdfg.c as C
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang top_cdfg.c -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top_dfg -name=top_dfg 
INFO-FLOW: Setting directive 'TOP' name=top_dfg 
INFO-FLOW: Setting directive 'TOP' name=top_dfg 
INFO-FLOW: Setting directive 'TOP' name=top_dfg 
INFO-FLOW: Setting directive 'TOP' name=top_dfg 
INFO-FLOW: Setting directive 'TOP' name=top_dfg 
INFO-FLOW: Setting directive 'TOP' name=top_dfg 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  -directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang-tidy.top_cdfg.pp.0.c.err.log 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.13 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/xilinx-dataflow-lawyer.top_cdfg.pp.0.c.err.log 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /tools/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.top_cdfg.pp.0.c.err.log 
Command         ap_eval done; 0.23 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.56 seconds. Elapsed time: 1.39 seconds; current allocated memory: 240.630 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.g.bc" "/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.g.bc /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_cdfg.g.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 5.34 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 5.34 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_dfg -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_dfg -reflow-float-conversion -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.6 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.6 sec.
Execute         run_link_or_opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_dfg 
Execute           ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_dfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_dfg -mllvm -hls-db-dir -mllvm /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc > /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.25 seconds. CPU system time: 1 seconds. Elapsed time: 7.46 seconds; current allocated memory: 241.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 241.427 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_dfg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 242.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 241.791 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 261.892 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 253.629 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.44 sec.
Command       elaborate done; 9.32 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_dfg' ...
Execute         ap_set_top_model top_dfg 
Execute         get_model_list top_dfg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_dfg 
Execute         get_model_list top_dfg -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_dfg
INFO-FLOW: Configuring Module : top_dfg ...
Execute         set_default_model top_dfg 
Execute         apply_spec_resource_limit top_dfg 
INFO-FLOW: Model list for preprocess: top_dfg
INFO-FLOW: Preprocessing Module: top_dfg ...
Execute         set_default_model top_dfg 
Execute         cdfg_preprocess -model top_dfg 
Execute         rtl_gen_preprocess top_dfg 
INFO-FLOW: Model list for synthesis: top_dfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_dfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_dfg 
Execute         schedule -model top_dfg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 253.906 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.sched.adb -f 
INFO-FLOW: Finish scheduling top_dfg.
Execute         set_default_model top_dfg 
Execute         bind -model top_dfg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 254.070 MB.
Execute         syn_report -verbosereport -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.bind.adb -f 
INFO-FLOW: Finish binding top_dfg.
Execute         get_model_list top_dfg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_dfg 
INFO-FLOW: Model list for RTL generation: top_dfg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_dfg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_dfg -top_prefix  -sub_prefix top_dfg_ -mg_file /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_dfg/a' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_dfg/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_dfg/c' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_dfg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_dfg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 254.336 MB.
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_dfg -istop -style xilinx -f -lang vhdl -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/vhdl/top_dfg 
Execute         gen_rtl top_dfg -istop -style xilinx -f -lang vlog -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/verilog/top_dfg 
Execute         syn_report -csynth -model top_dfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_dfg_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_dfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/top_dfg_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_dfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model top_dfg -f -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.adb 
Execute         gen_tb_info top_dfg -p /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg 
Execute         export_constraint_db -f -tool general -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.constraint.tcl 
Execute         syn_report -designview -model top_dfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.design.xml 
Execute         syn_report -csynthDesign -model top_dfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top_dfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_dfg -o /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top_dfg 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top_dfg 
INFO-FLOW: Model list for RTL component generation: top_dfg
INFO-FLOW: Handling components in module [top_dfg] ... 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.compgen.tcl 
INFO-FLOW: Found component top_dfg_mul_32s_32s_32_2_1.
INFO-FLOW: Append model top_dfg_mul_32s_32s_32_2_1
INFO-FLOW: Append model top_dfg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_dfg_mul_32s_32s_32_2_1 top_dfg
INFO-FLOW: To file: write model top_dfg_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model top_dfg
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_dfg
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.21 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.31 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'top_dfg_mul_32s_32s_32_2_1_Multiplier_0'
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.19 sec.
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.27 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top_dfg xml_exists=1
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.52 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.constraint.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=8
Execute         source /tools/xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.rtl_wrap.cfg.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.constraint.tcl 
Execute         sc_get_clocks top_dfg 
Execute         source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.96 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.68 seconds; current allocated memory: 260.869 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_dfg.
INFO: [VLOG 209-307] Generating Verilog RTL for top_dfg.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model top_dfg -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
Command       autosyn done; 3.34 sec.
Command     csynth_design done; 12.67 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.46 seconds. CPU system time: 1.82 seconds. Elapsed time: 12.67 seconds; current allocated memory: 260.968 MB.
Execute     export_design -evaluate verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -evaluate verilog -rtl verilog
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): top_dfg
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.compgen.tcl 
Execute       get_config_export -disable_deadlock_detection 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to top_dfg
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.25 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.compgen.tcl 
Execute       get_config_export -disable_deadlock_detection 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to top_dfg
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.constraint.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/vhdl
Execute       get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=top_dfg
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.rtl_wrap.cfg.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.rtl_wrap.cfg.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.rtl_wrap.cfg.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=top_dfg
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.rtl_wrap.cfg.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.rtl_wrap.cfg.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.rtl_wrap.cfg.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.constraint.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.2 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.28 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/ip/pack.sh
INFO-FLOW: DBG:CMD:   auto_impl: eval: -flow impl -rtl verilog
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.compgen.tcl 
Execute       get_config_export -disable_deadlock_detection 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to top_dfg
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.constraint.tcl 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/top_dfg.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_ip_cache 
Execute       get_config_export -vivado_enable_slr_assignment 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_config_export -vivado_bd_cell_properties 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       source /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_synth_run_properties 
Execute       get_config_export -vivado_impl_run_properties 
Execute       get_config_export -vivado_enable_pblock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
INFO-FLOW: DBG:CMD: auto_impl: vlog exec /nethome/chao33/GNN-for-DFG/toy_example/project_tmp/solution_tmp/impl/verilog/impl.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s project_tmp/solution_tmp/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_tmp/solution_tmp/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
Command     export_design done; 459.61 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 228.56 seconds. CPU system time: 63.79 seconds. Elapsed time: 459.61 seconds; current allocated memory: 264.944 MB.
Execute     cleanup_all 
