// Seed: 1751145074
`default_nettype wire
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`timescale 1ps / 1ps
`define pp_18 0
`define pp_19 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    output logic id_8,
    output id_9,
    output id_10,
    input id_11
);
  logic id_12;
  assign id_3[1'b0] = 1;
  logic id_13;
  logic id_14 = 1;
  logic id_15;
endmodule
