library verilog;
use verilog.vl_types.all;
entity X_AND2 is
    generic(
        LOC             : string  := "UNPLACED"
    );
    port(
        O               : out    vl_logic;
        I0              : in     vl_logic;
        I1              : in     vl_logic
    );
end X_AND2;
