midterm_1_practice_processing_system7_0_0.v,verilog,xil_defaultlib,../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/ip/midterm_1_practice_processing_system7_0_0/sim/midterm_1_practice_processing_system7_0_0.v,incdir="$ref_dir/../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/ipshared/ec67/hdl"incdir="$ref_dir/../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/ipshared/70cf/hdl"incdir="../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/ipshared/ec67/hdl"incdir="../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/ipshared/70cf/hdl"incdir="../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/ip/midterm_1_practice_processing_system7_0_0"
midterm_1_practice.vhd,vhdl,xil_defaultlib,../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/sim/midterm_1_practice.vhd,incdir="$ref_dir/../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/ipshared/ec67/hdl"incdir="$ref_dir/../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/ipshared/70cf/hdl"incdir="../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/ipshared/ec67/hdl"incdir="../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/ipshared/70cf/hdl"incdir="../../../../midterm_1_practice.srcs/sources_1/bd/midterm_1_practice/ip/midterm_1_practice_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
