--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/letrend/workspace/darkroom/ise_files/iseconfig/filter.filter -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr
mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1027 paths analyzed, 319 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.703ns.
--------------------------------------------------------------------------------

Paths for end point uart/txsr_7 (SLICE_X8Y29.D6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_uart_newData (FF)
  Destination:          uart/txsr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.555ns (Levels of Logic = 2)
  Clock Path Skew:      1.137ns (1.750 - 0.613)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: tx_uart_newData to uart/txsr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.525   tx_uart_newData
                                                       tx_uart_newData
    SLICE_X15Y35.D5      net (fanout=26)       9.396   tx_uart_newData
    SLICE_X15Y35.D       Tilo                  0.259   tx_uart_data<7>
                                                       uart/_n0093_inv1_SW3
    SLICE_X8Y29.D6       net (fanout=1)        1.036   N27
    SLICE_X8Y29.CLK      Tas                   0.339   uart/txsr<7>
                                                       uart/txsr_7_rstpot
                                                       uart/txsr_7
    -------------------------------------------------  ---------------------------
    Total                                     11.555ns (1.123ns logic, 10.432ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_uart_data_6 (FF)
  Destination:          uart/txsr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 2)
  Clock Path Skew:      1.137ns (1.750 - 0.613)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: tx_uart_data_6 to uart/txsr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   tx_uart_data<7>
                                                       tx_uart_data_6
    SLICE_X15Y35.D4      net (fanout=2)        3.003   tx_uart_data<6>
    SLICE_X15Y35.D       Tilo                  0.259   tx_uart_data<7>
                                                       uart/_n0093_inv1_SW3
    SLICE_X8Y29.D6       net (fanout=1)        1.036   N27
    SLICE_X8Y29.CLK      Tas                   0.339   uart/txsr<7>
                                                       uart/txsr_7_rstpot
                                                       uart/txsr_7
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (1.028ns logic, 4.039ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txstart (FF)
  Destination:          uart/txsr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.627 - 0.612)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/txstart to uart/txsr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.DQ      Tcko                  0.525   uart/txstart
                                                       uart/txstart
    SLICE_X15Y35.D6      net (fanout=23)       1.712   uart/txstart
    SLICE_X15Y35.D       Tilo                  0.259   tx_uart_data<7>
                                                       uart/_n0093_inv1_SW3
    SLICE_X8Y29.D6       net (fanout=1)        1.036   N27
    SLICE_X8Y29.CLK      Tas                   0.339   uart/txsr<7>
                                                       uart/txsr_7_rstpot
                                                       uart/txsr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.123ns logic, 2.748ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point uart/txsr_6 (SLICE_X8Y29.C3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_uart_newData (FF)
  Destination:          uart/txsr_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.109ns (Levels of Logic = 2)
  Clock Path Skew:      1.137ns (1.750 - 0.613)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: tx_uart_newData to uart/txsr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.525   tx_uart_newData
                                                       tx_uart_newData
    SLICE_X9Y29.A6       net (fanout=26)       9.608   tx_uart_newData
    SLICE_X9Y29.A        Tilo                  0.259   N29
                                                       uart/_n0093_inv1_SW5
    SLICE_X8Y29.C3       net (fanout=1)        0.378   N30
    SLICE_X8Y29.CLK      Tas                   0.339   uart/txsr<7>
                                                       uart/txsr_6_rstpot
                                                       uart/txsr_6
    -------------------------------------------------  ---------------------------
    Total                                     11.109ns (1.123ns logic, 9.986ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_uart_data_5 (FF)
  Destination:          uart/txsr_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.825ns (Levels of Logic = 2)
  Clock Path Skew:      1.108ns (1.750 - 0.642)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: tx_uart_data_5 to uart/txsr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.DQ      Tcko                  0.430   tx_uart_data<5>
                                                       tx_uart_data_5
    SLICE_X9Y29.A5       net (fanout=2)        4.419   tx_uart_data<5>
    SLICE_X9Y29.A        Tilo                  0.259   N29
                                                       uart/_n0093_inv1_SW5
    SLICE_X8Y29.C3       net (fanout=1)        0.378   N30
    SLICE_X8Y29.CLK      Tas                   0.339   uart/txsr<7>
                                                       uart/txsr_6_rstpot
                                                       uart/txsr_6
    -------------------------------------------------  ---------------------------
    Total                                      5.825ns (1.028ns logic, 4.797ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txstart (FF)
  Destination:          uart/txsr_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.646ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.627 - 0.612)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/txstart to uart/txsr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.DQ      Tcko                  0.525   uart/txstart
                                                       uart/txstart
    SLICE_X9Y29.A4       net (fanout=23)       1.145   uart/txstart
    SLICE_X9Y29.A        Tilo                  0.259   N29
                                                       uart/_n0093_inv1_SW5
    SLICE_X8Y29.C3       net (fanout=1)        0.378   N30
    SLICE_X8Y29.CLK      Tas                   0.339   uart/txsr<7>
                                                       uart/txsr_6_rstpot
                                                       uart/txsr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (1.123ns logic, 1.523ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point uart/txsr_7 (SLICE_X8Y29.D5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_uart_newData (FF)
  Destination:          uart/txsr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.935ns (Levels of Logic = 2)
  Clock Path Skew:      1.137ns (1.750 - 0.613)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: tx_uart_newData to uart/txsr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.525   tx_uart_newData
                                                       tx_uart_newData
    SLICE_X15Y35.C3      net (fanout=26)       8.680   tx_uart_newData
    SLICE_X15Y35.C       Tilo                  0.259   tx_uart_data<7>
                                                       uart/_n0093_inv1_SW2
    SLICE_X8Y29.D5       net (fanout=1)        1.132   N26
    SLICE_X8Y29.CLK      Tas                   0.339   uart/txsr<7>
                                                       uart/txsr_7_rstpot
                                                       uart/txsr_7
    -------------------------------------------------  ---------------------------
    Total                                     10.935ns (1.123ns logic, 9.812ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_uart_data_6 (FF)
  Destination:          uart/txsr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 2)
  Clock Path Skew:      1.137ns (1.750 - 0.613)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: tx_uart_data_6 to uart/txsr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   tx_uart_data<7>
                                                       tx_uart_data_6
    SLICE_X15Y35.C4      net (fanout=2)        3.033   tx_uart_data<6>
    SLICE_X15Y35.C       Tilo                  0.259   tx_uart_data<7>
                                                       uart/_n0093_inv1_SW2
    SLICE_X8Y29.D5       net (fanout=1)        1.132   N26
    SLICE_X8Y29.CLK      Tas                   0.339   uart/txsr<7>
                                                       uart/txsr_7_rstpot
                                                       uart/txsr_7
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (1.028ns logic, 4.165ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txstart (FF)
  Destination:          uart/txsr_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.627 - 0.612)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/txstart to uart/txsr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.DQ      Tcko                  0.525   uart/txstart
                                                       uart/txstart
    SLICE_X15Y35.C6      net (fanout=23)       1.712   uart/txstart
    SLICE_X15Y35.C       Tilo                  0.259   tx_uart_data<7>
                                                       uart/_n0093_inv1_SW2
    SLICE_X8Y29.D5       net (fanout=1)        1.132   N26
    SLICE_X8Y29.CLK      Tas                   0.339   uart/txsr<7>
                                                       uart/txsr_7_rstpot
                                                       uart/txsr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (1.123ns logic, 2.844ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart/txsr_3 (SLICE_X2Y19.D2), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_uart_newData (FF)
  Destination:          uart/txsr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.766ns (Levels of Logic = 2)
  Clock Path Skew:      1.350ns (1.132 - -0.218)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: tx_uart_newData to uart/txsr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.234   tx_uart_newData
                                                       tx_uart_newData
    SLICE_X2Y24.C6       net (fanout=26)       1.725   tx_uart_newData
    SLICE_X2Y24.C        Tilo                  0.142   N39
                                                       uart/_n0093_inv1_SW11
    SLICE_X2Y19.D2       net (fanout=1)        0.475   N39
    SLICE_X2Y19.CLK      Tah         (-Th)    -0.190   uart/txsr<3>
                                                       uart/txsr_3_rstpot
                                                       uart/txsr_3
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (0.566ns logic, 2.200ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_uart_data_2 (FF)
  Destination:          uart/txsr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.192ns (Levels of Logic = 2)
  Clock Path Skew:      1.321ns (1.132 - -0.189)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: tx_uart_data_2 to uart/txsr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.BQ      Tcko                  0.198   tx_uart_data<5>
                                                       tx_uart_data_2
    SLICE_X2Y24.C2       net (fanout=2)        2.187   tx_uart_data<2>
    SLICE_X2Y24.C        Tilo                  0.142   N39
                                                       uart/_n0093_inv1_SW11
    SLICE_X2Y19.D2       net (fanout=1)        0.475   N39
    SLICE_X2Y19.CLK      Tah         (-Th)    -0.190   uart/txsr<3>
                                                       uart/txsr_3_rstpot
                                                       uart/txsr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (0.530ns logic, 2.662ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/txsr_4 (FF)
  Destination:          uart/txsr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 2)
  Clock Path Skew:      0.018ns (0.117 - 0.099)
  Source Clock:         clk_IBUFG_BUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart/txsr_4 to uart/txsr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.234   uart/txsr<7>
                                                       uart/txsr_4
    SLICE_X2Y24.C5       net (fanout=2)        0.600   uart/txsr<4>
    SLICE_X2Y24.C        Tilo                  0.142   N39
                                                       uart/_n0093_inv1_SW11
    SLICE_X2Y19.D2       net (fanout=1)        0.475   N39
    SLICE_X2Y19.CLK      Tah         (-Th)    -0.190   uart/txsr<3>
                                                       uart/txsr_3_rstpot
                                                       uart/txsr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.566ns logic, 1.075ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point uart/txsr_2 (SLICE_X2Y19.C3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_uart_data_1 (FF)
  Destination:          uart/txsr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.842ns (Levels of Logic = 2)
  Clock Path Skew:      1.321ns (1.132 - -0.189)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: tx_uart_data_1 to uart/txsr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.198   tx_uart_data<5>
                                                       tx_uart_data_1
    SLICE_X3Y19.A5       net (fanout=2)        2.130   tx_uart_data<1>
    SLICE_X3Y19.A        Tilo                  0.156   N38
                                                       uart/_n0093_inv1_SW13
    SLICE_X2Y19.C3       net (fanout=1)        0.168   N42
    SLICE_X2Y19.CLK      Tah         (-Th)    -0.190   uart/txsr<3>
                                                       uart/txsr_2_rstpot
                                                       uart/txsr_2
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.544ns logic, 2.298ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.877ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/txsr_3 (FF)
  Destination:          uart/txsr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.877ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG_BUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart/txsr_3 to uart/txsr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y19.DQ       Tcko                  0.200   uart/txsr<3>
                                                       uart/txsr_3
    SLICE_X3Y19.A3       net (fanout=2)        0.163   uart/txsr<3>
    SLICE_X3Y19.A        Tilo                  0.156   N38
                                                       uart/_n0093_inv1_SW13
    SLICE_X2Y19.C3       net (fanout=1)        0.168   N42
    SLICE_X2Y19.CLK      Tah         (-Th)    -0.190   uart/txsr<3>
                                                       uart/txsr_2_rstpot
                                                       uart/txsr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.877ns (0.546ns logic, 0.331ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.938ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_uart_newData (FF)
  Destination:          uart/txsr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 2)
  Clock Path Skew:      1.350ns (1.132 - -0.218)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: tx_uart_newData to uart/txsr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.234   tx_uart_newData
                                                       tx_uart_newData
    SLICE_X3Y19.A4       net (fanout=26)       2.825   tx_uart_newData
    SLICE_X3Y19.A        Tilo                  0.156   N38
                                                       uart/_n0093_inv1_SW13
    SLICE_X2Y19.C3       net (fanout=1)        0.168   N42
    SLICE_X2Y19.CLK      Tah         (-Th)    -0.190   uart/txsr<3>
                                                       uart/txsr_2_rstpot
                                                       uart/txsr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (0.580ns logic, 2.993ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point uart/txsr_5 (SLICE_X8Y29.B2), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_uart_data_4 (FF)
  Destination:          uart/txsr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.851ns (Levels of Logic = 2)
  Clock Path Skew:      1.307ns (1.118 - -0.189)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: tx_uart_data_4 to uart/txsr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.CQ      Tcko                  0.198   tx_uart_data<5>
                                                       tx_uart_data_4
    SLICE_X10Y29.D4      net (fanout=2)        1.987   tx_uart_data<4>
    SLICE_X10Y29.D       Tilo                  0.142   N32
                                                       uart/_n0093_inv1_SW6
    SLICE_X8Y29.B2       net (fanout=1)        0.327   N32
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.197   uart/txsr<7>
                                                       uart/txsr_5_rstpot
                                                       uart/txsr_5
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (0.537ns logic, 2.314ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_uart_newData (FF)
  Destination:          uart/txsr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.115ns (Levels of Logic = 2)
  Clock Path Skew:      1.336ns (1.118 - -0.218)
  Source Clock:         clk_10Mhz rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 0.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: tx_uart_newData to uart/txsr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.234   tx_uart_newData
                                                       tx_uart_newData
    SLICE_X10Y29.D5      net (fanout=26)       2.215   tx_uart_newData
    SLICE_X10Y29.D       Tilo                  0.142   N32
                                                       uart/_n0093_inv1_SW6
    SLICE_X8Y29.B2       net (fanout=1)        0.327   N32
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.197   uart/txsr<7>
                                                       uart/txsr_5_rstpot
                                                       uart/txsr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (0.573ns logic, 2.542ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/txsr_5 (FF)
  Destination:          uart/txsr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.153ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG_BUFG rising at 20.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart/txsr_5 to uart/txsr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.234   uart/txsr<7>
                                                       uart/txsr_5
    SLICE_X10Y29.D3      net (fanout=2)        0.253   uart/txsr<5>
    SLICE_X10Y29.D       Tilo                  0.142   N32
                                                       uart/_n0093_inv1_SW6
    SLICE_X8Y29.B2       net (fanout=1)        0.327   N32
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.197   uart/txsr<7>
                                                       uart/txsr_5_rstpot
                                                       uart/txsr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.573ns logic, 0.580ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clock10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock10MHz_clkfx = PERIOD TIMEGRP "clock10MHz_clkfx" 
TS_clk * 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9855670 paths analyzed, 508 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  45.215ns.
--------------------------------------------------------------------------------

Paths for end point esp_newData (SLICE_X14Y0.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txbitcnt_1 (FF)
  Destination:          esp_newData (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.514ns (Levels of Logic = 1)
  Clock Path Skew:      -2.244ns (0.315 - 2.559)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: uart/txbitcnt_1 to esp_newData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.525   uart/txbitcnt<1>
                                                       uart/txbitcnt_1
    SLICE_X16Y29.A2      net (fanout=12)       1.888   uart/txbitcnt<1>
    SLICE_X16Y29.A       Tilo                  0.254   _n0043
                                                       _n00431
    SLICE_X14Y0.SR       net (fanout=8)        2.418   _n0043
    SLICE_X14Y0.CLK      Tsrck                 0.429   esp_newData_OBUF
                                                       esp_newData
    -------------------------------------------------  ---------------------------
    Total                                      5.514ns (1.208ns logic, 4.306ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txbitcnt_2 (FF)
  Destination:          esp_newData (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 1)
  Clock Path Skew:      -2.244ns (0.315 - 2.559)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: uart/txbitcnt_2 to esp_newData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.AQ      Tcko                  0.430   uart/txbitcnt<2>
                                                       uart/txbitcnt_2
    SLICE_X16Y29.A3      net (fanout=9)        1.746   uart/txbitcnt<2>
    SLICE_X16Y29.A       Tilo                  0.254   _n0043
                                                       _n00431
    SLICE_X14Y0.SR       net (fanout=8)        2.418   _n0043
    SLICE_X14Y0.CLK      Tsrck                 0.429   esp_newData_OBUF
                                                       esp_newData
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (1.113ns logic, 4.164ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txbitcnt_3 (FF)
  Destination:          esp_newData (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.947ns (Levels of Logic = 1)
  Clock Path Skew:      -2.245ns (0.315 - 2.560)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: uart/txbitcnt_3 to esp_newData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.BQ      Tcko                  0.430   uart/txbitcnt<3>
                                                       uart/txbitcnt_3
    SLICE_X16Y29.A5      net (fanout=7)        1.416   uart/txbitcnt<3>
    SLICE_X16Y29.A       Tilo                  0.254   _n0043
                                                       _n00431
    SLICE_X14Y0.SR       net (fanout=8)        2.418   _n0043
    SLICE_X14Y0.CLK      Tsrck                 0.429   esp_newData_OBUF
                                                       esp_newData
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (1.113ns logic, 3.834ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point temp_31 (SLICE_X15Y36.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txbitcnt_1 (FF)
  Destination:          temp_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 1)
  Clock Path Skew:      -2.311ns (0.248 - 2.559)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: uart/txbitcnt_1 to temp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.525   uart/txbitcnt<1>
                                                       uart/txbitcnt_1
    SLICE_X16Y29.A2      net (fanout=12)       1.888   uart/txbitcnt<1>
    SLICE_X16Y29.A       Tilo                  0.254   _n0043
                                                       _n00431
    SLICE_X15Y36.CE      net (fanout=8)        1.406   _n0043
    SLICE_X15Y36.CLK     Tceck                 0.390   temp<31>
                                                       temp_31
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (1.169ns logic, 3.294ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txbitcnt_2 (FF)
  Destination:          temp_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.226ns (Levels of Logic = 1)
  Clock Path Skew:      -2.311ns (0.248 - 2.559)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: uart/txbitcnt_2 to temp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.AQ      Tcko                  0.430   uart/txbitcnt<2>
                                                       uart/txbitcnt_2
    SLICE_X16Y29.A3      net (fanout=9)        1.746   uart/txbitcnt<2>
    SLICE_X16Y29.A       Tilo                  0.254   _n0043
                                                       _n00431
    SLICE_X15Y36.CE      net (fanout=8)        1.406   _n0043
    SLICE_X15Y36.CLK     Tceck                 0.390   temp<31>
                                                       temp_31
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (1.074ns logic, 3.152ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txbitcnt_3 (FF)
  Destination:          temp_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.896ns (Levels of Logic = 1)
  Clock Path Skew:      -2.312ns (0.248 - 2.560)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: uart/txbitcnt_3 to temp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.BQ      Tcko                  0.430   uart/txbitcnt<3>
                                                       uart/txbitcnt_3
    SLICE_X16Y29.A5      net (fanout=7)        1.416   uart/txbitcnt<3>
    SLICE_X16Y29.A       Tilo                  0.254   _n0043
                                                       _n00431
    SLICE_X15Y36.CE      net (fanout=8)        1.406   _n0043
    SLICE_X15Y36.CLK     Tceck                 0.390   temp<31>
                                                       temp_31
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (1.074ns logic, 2.822ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point temp_26 (SLICE_X10Y36.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txbitcnt_1 (FF)
  Destination:          temp_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 1)
  Clock Path Skew:      -2.282ns (0.277 - 2.559)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: uart/txbitcnt_1 to temp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.525   uart/txbitcnt<1>
                                                       uart/txbitcnt_1
    SLICE_X16Y29.A2      net (fanout=12)       1.888   uart/txbitcnt<1>
    SLICE_X16Y29.A       Tilo                  0.254   _n0043
                                                       _n00431
    SLICE_X10Y36.CE      net (fanout=8)        1.486   _n0043
    SLICE_X10Y36.CLK     Tceck                 0.314   temp<29>
                                                       temp_26
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (1.093ns logic, 3.374ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txbitcnt_2 (FF)
  Destination:          temp_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 1)
  Clock Path Skew:      -2.282ns (0.277 - 2.559)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: uart/txbitcnt_2 to temp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.AQ      Tcko                  0.430   uart/txbitcnt<2>
                                                       uart/txbitcnt_2
    SLICE_X16Y29.A3      net (fanout=9)        1.746   uart/txbitcnt<2>
    SLICE_X16Y29.A       Tilo                  0.254   _n0043
                                                       _n00431
    SLICE_X10Y36.CE      net (fanout=8)        1.486   _n0043
    SLICE_X10Y36.CLK     Tceck                 0.314   temp<29>
                                                       temp_26
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (0.998ns logic, 3.232ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/txbitcnt_3 (FF)
  Destination:          temp_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 1)
  Clock Path Skew:      -2.283ns (0.277 - 2.560)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: uart/txbitcnt_3 to temp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.BQ      Tcko                  0.430   uart/txbitcnt<3>
                                                       uart/txbitcnt_3
    SLICE_X16Y29.A5      net (fanout=7)        1.416   uart/txbitcnt<3>
    SLICE_X16Y29.A       Tilo                  0.254   _n0043
                                                       _n00431
    SLICE_X10Y36.CE      net (fanout=8)        1.486   _n0043
    SLICE_X10Y36.CLK     Tceck                 0.314   temp<29>
                                                       temp_26
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (0.998ns logic, 2.902ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock10MHz_clkfx = PERIOD TIMEGRP "clock10MHz_clkfx" TS_clk * 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lighthouse/temp_sensor_value_10 (SLICE_X10Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lighthouse/temp_sensor_value_10 (FF)
  Destination:          lighthouse/temp_sensor_value_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10Mhz rising at 100.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lighthouse/temp_sensor_value_10 to lighthouse/temp_sensor_value_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.200   lighthouse/temp_sensor_value_10
                                                       lighthouse/temp_sensor_value_10
    SLICE_X10Y49.A6      net (fanout=2)        0.026   lighthouse/temp_sensor_value_10
    SLICE_X10Y49.CLK     Tah         (-Th)    -0.190   lighthouse/temp_sensor_value_10
                                                       lighthouse/temp_sensor_value_10_glue_set
                                                       lighthouse/temp_sensor_value_10
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Paths for end point lighthouse/t_sweep_duration_14 (SLICE_X11Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lighthouse/t_sweep_duration_14 (FF)
  Destination:          lighthouse/t_sweep_duration_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10Mhz rising at 100.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lighthouse/t_sweep_duration_14 to lighthouse/t_sweep_duration_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.DQ      Tcko                  0.198   lighthouse/t_sweep_duration<14>
                                                       lighthouse/t_sweep_duration_14
    SLICE_X11Y43.D6      net (fanout=2)        0.027   lighthouse/t_sweep_duration<14>
    SLICE_X11Y43.CLK     Tah         (-Th)    -0.215   lighthouse/t_sweep_duration<14>
                                                       lighthouse/Mmux_t_sweep_duration[31]_t_0[31]_mux_22_OUT61
                                                       lighthouse/t_sweep_duration_14
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point lighthouse/temp_sensor_value_9 (SLICE_X1Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lighthouse/temp_sensor_value_9 (FF)
  Destination:          lighthouse/temp_sensor_value_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10Mhz rising at 100.000ns
  Destination Clock:    clk_10Mhz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lighthouse/temp_sensor_value_9 to lighthouse/temp_sensor_value_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y52.AQ       Tcko                  0.198   lighthouse/temp_sensor_value_9
                                                       lighthouse/temp_sensor_value_9
    SLICE_X1Y52.A6       net (fanout=2)        0.028   lighthouse/temp_sensor_value_9
    SLICE_X1Y52.CLK      Tah         (-Th)    -0.215   lighthouse/temp_sensor_value_9
                                                       lighthouse/temp_sensor_value_9_glue_set
                                                       lighthouse/temp_sensor_value_9
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock10MHz_clkfx = PERIOD TIMEGRP "clock10MHz_clkfx" TS_clk * 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock10MHz/clkout1_buf/I0
  Logical resource: clock10MHz/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock10MHz/clkfx
--------------------------------------------------------------------------------
Slack: 97.751ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: led_0/CLK0
  Logical resource: led_0/CK0
  Location pin: OLOGIC_X6Y63.CLK0
  Clock network: clk_10Mhz
--------------------------------------------------------------------------------
Slack: 97.751ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: led_1/CLK0
  Logical resource: led_1/CK0
  Location pin: OLOGIC_X6Y62.CLK0
  Clock network: clk_10Mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|     11.703ns|      9.043ns|            0|            0|         1027|      9855670|
| TS_clock10MHz_clkfx           |    100.000ns|     45.215ns|          N/A|            0|            0|      9855670|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.835|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9856697 paths, 0 nets, and 1946 connections

Design statistics:
   Minimum period:  45.215ns{1}   (Maximum frequency:  22.117MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 10 20:25:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



