# Tiny Tapeout project information
project:
  title: "Sequential Leaky Winner-Take-All Relay Selector"
  author: "Shams Abdulhameed"
  discord: "shamsshniian"
  description: "Brain-inspired relay selection circuit using leaky integrate-and-fire decision logic"
  language: "Verilog"
  clock_hz: 0
  tiles: "1x1"
  top_module: "tt_um_example"
  source_files:
    - "project.v"
    - "lif_relay.v"

  # The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
  # This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  
  ui[0]: "ALPHA[0]"
  ui[1]: "ALPHA[1]"
  ui[2]: "ALPHA[2]"
  ui[3]: "ALPHA[3]"
  ui[4]: "ALPHA[4]"
  ui[5]: "ALPHA[5]"
  ui[6]: "ALPHA[6]"
  ui[7]: "ALPHA[7]"

  # Outputs
  uo[0]: "RELAY_SEL[0]"
  uo[1]: "RELAY_SEL[1]"
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6