
LineTracer.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  000005f4  00000688  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000005f4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000008  00800118  00800118  000006a0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000006a0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000006d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000088  00000000  00000000  00000710  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000c82  00000000  00000000  00000798  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008b5  00000000  00000000  0000141a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000006a4  00000000  00000000  00001ccf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000164  00000000  00000000  00002374  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000555  00000000  00000000  000024d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000054d  00000000  00000000  00002a2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  00002f7a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	6d c0       	rjmp	.+218    	; 0xdc <__ctors_end>
   2:	00 00       	nop
   4:	88 c0       	rjmp	.+272    	; 0x116 <__bad_interrupt>
   6:	00 00       	nop
   8:	86 c0       	rjmp	.+268    	; 0x116 <__bad_interrupt>
   a:	00 00       	nop
   c:	84 c0       	rjmp	.+264    	; 0x116 <__bad_interrupt>
   e:	00 00       	nop
  10:	82 c0       	rjmp	.+260    	; 0x116 <__bad_interrupt>
  12:	00 00       	nop
  14:	6e c1       	rjmp	.+732    	; 0x2f2 <__vector_5>
  16:	00 00       	nop
  18:	58 c1       	rjmp	.+688    	; 0x2ca <__vector_6>
  1a:	00 00       	nop
  1c:	7c c0       	rjmp	.+248    	; 0x116 <__bad_interrupt>
  1e:	00 00       	nop
  20:	7a c0       	rjmp	.+244    	; 0x116 <__bad_interrupt>
  22:	00 00       	nop
  24:	78 c0       	rjmp	.+240    	; 0x116 <__bad_interrupt>
  26:	00 00       	nop
  28:	76 c0       	rjmp	.+236    	; 0x116 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	74 c0       	rjmp	.+232    	; 0x116 <__bad_interrupt>
  2e:	00 00       	nop
  30:	72 c0       	rjmp	.+228    	; 0x116 <__bad_interrupt>
  32:	00 00       	nop
  34:	70 c0       	rjmp	.+224    	; 0x116 <__bad_interrupt>
  36:	00 00       	nop
  38:	6e c0       	rjmp	.+220    	; 0x116 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	e2 c1       	rjmp	.+964    	; 0x402 <__vector_15>
  3e:	00 00       	nop
  40:	6a c0       	rjmp	.+212    	; 0x116 <__bad_interrupt>
  42:	00 00       	nop
  44:	68 c0       	rjmp	.+208    	; 0x116 <__bad_interrupt>
  46:	00 00       	nop
  48:	66 c0       	rjmp	.+204    	; 0x116 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	64 c0       	rjmp	.+200    	; 0x116 <__bad_interrupt>
  4e:	00 00       	nop
  50:	62 c0       	rjmp	.+196    	; 0x116 <__bad_interrupt>
  52:	00 00       	nop
  54:	60 c0       	rjmp	.+192    	; 0x116 <__bad_interrupt>
  56:	00 00       	nop
  58:	5e c0       	rjmp	.+188    	; 0x116 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	5c c0       	rjmp	.+184    	; 0x116 <__bad_interrupt>
  5e:	00 00       	nop
  60:	5a c0       	rjmp	.+180    	; 0x116 <__bad_interrupt>
  62:	00 00       	nop
  64:	58 c0       	rjmp	.+176    	; 0x116 <__bad_interrupt>
  66:	00 00       	nop
  68:	56 c0       	rjmp	.+172    	; 0x116 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	54 c0       	rjmp	.+168    	; 0x116 <__bad_interrupt>
  6e:	00 00       	nop
  70:	52 c0       	rjmp	.+164    	; 0x116 <__bad_interrupt>
  72:	00 00       	nop
  74:	50 c0       	rjmp	.+160    	; 0x116 <__bad_interrupt>
  76:	00 00       	nop
  78:	4e c0       	rjmp	.+156    	; 0x116 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	4c c0       	rjmp	.+152    	; 0x116 <__bad_interrupt>
  7e:	00 00       	nop
  80:	4a c0       	rjmp	.+148    	; 0x116 <__bad_interrupt>
  82:	00 00       	nop
  84:	48 c0       	rjmp	.+144    	; 0x116 <__bad_interrupt>
  86:	00 00       	nop
  88:	46 c0       	rjmp	.+140    	; 0x116 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	bc 00       	.word	0x00bc	; ????
  8e:	c0 00       	.word	0x00c0	; ????
  90:	be 00       	.word	0x00be	; ????
  92:	c4 00       	.word	0x00c4	; ????
  94:	ca 00       	.word	0x00ca	; ????
  96:	c2 00       	.word	0x00c2	; ????
  98:	ca 00       	.word	0x00ca	; ????
  9a:	c8 00       	.word	0x00c8	; ????
  9c:	e5 00       	.word	0x00e5	; ????
  9e:	ca 00       	.word	0x00ca	; ????
  a0:	ca 00       	.word	0x00ca	; ????
  a2:	c6 00       	.word	0x00c6	; ????
  a4:	d5 00       	.word	0x00d5	; ????
  a6:	d9 00       	.word	0x00d9	; ????
  a8:	d7 00       	.word	0x00d7	; ????
  aa:	dd 00       	.word	0x00dd	; ????
  ac:	e3 00       	.word	0x00e3	; ????
  ae:	db 00       	.word	0x00db	; ????
  b0:	e3 00       	.word	0x00e3	; ????
  b2:	e1 00       	.word	0x00e1	; ????
  b4:	e7 00       	.word	0x00e7	; ????
  b6:	e3 00       	.word	0x00e3	; ????
  b8:	e3 00       	.word	0x00e3	; ????
  ba:	df 00       	.word	0x00df	; ????
  bc:	fb 01       	movw	r30, r22
  be:	fb 01       	movw	r30, r22
  c0:	fe 01       	movw	r30, r28
  c2:	fe 01       	movw	r30, r28
  c4:	fe 01       	movw	r30, r28
  c6:	fe 01       	movw	r30, r28
  c8:	f5 01       	movw	r30, r10
  ca:	e7 01       	movw	r28, r14
  cc:	fb 01       	movw	r30, r22
  ce:	fe 01       	movw	r30, r28
  d0:	fe 01       	movw	r30, r28
  d2:	e1 01       	movw	r28, r2
  d4:	fe 01       	movw	r30, r28
  d6:	e4 01       	movw	r28, r8
  d8:	ee 01       	movw	r28, r28
  da:	cc 01       	movw	r24, r24

000000dc <__ctors_end>:
  dc:	11 24       	eor	r1, r1
  de:	1f be       	out	0x3f, r1	; 63
  e0:	cf ef       	ldi	r28, 0xFF	; 255
  e2:	d0 e1       	ldi	r29, 0x10	; 16
  e4:	de bf       	out	0x3e, r29	; 62
  e6:	cd bf       	out	0x3d, r28	; 61

000000e8 <__do_copy_data>:
  e8:	11 e0       	ldi	r17, 0x01	; 1
  ea:	a0 e0       	ldi	r26, 0x00	; 0
  ec:	b1 e0       	ldi	r27, 0x01	; 1
  ee:	e4 ef       	ldi	r30, 0xF4	; 244
  f0:	f5 e0       	ldi	r31, 0x05	; 5
  f2:	00 e0       	ldi	r16, 0x00	; 0
  f4:	0b bf       	out	0x3b, r16	; 59
  f6:	02 c0       	rjmp	.+4      	; 0xfc <__do_copy_data+0x14>
  f8:	07 90       	elpm	r0, Z+
  fa:	0d 92       	st	X+, r0
  fc:	a8 31       	cpi	r26, 0x18	; 24
  fe:	b1 07       	cpc	r27, r17
 100:	d9 f7       	brne	.-10     	; 0xf8 <__do_copy_data+0x10>

00000102 <__do_clear_bss>:
 102:	21 e0       	ldi	r18, 0x01	; 1
 104:	a8 e1       	ldi	r26, 0x18	; 24
 106:	b1 e0       	ldi	r27, 0x01	; 1
 108:	01 c0       	rjmp	.+2      	; 0x10c <.do_clear_bss_start>

0000010a <.do_clear_bss_loop>:
 10a:	1d 92       	st	X+, r1

0000010c <.do_clear_bss_start>:
 10c:	a0 32       	cpi	r26, 0x20	; 32
 10e:	b2 07       	cpc	r27, r18
 110:	e1 f7       	brne	.-8      	; 0x10a <.do_clear_bss_loop>
 112:	09 d2       	rcall	.+1042   	; 0x526 <main>
 114:	6d c2       	rjmp	.+1242   	; 0x5f0 <_exit>

00000116 <__bad_interrupt>:
 116:	74 cf       	rjmp	.-280    	; 0x0 <__vectors>

00000118 <initPort>:

short forceExcuNum=0;

void initPort(void)
{
	PORTA = 0x00;
 118:	1b ba       	out	0x1b, r1	; 27
	DDRA  = 0x00;
 11a:	1a ba       	out	0x1a, r1	; 26
	PORTB = 0x00;
 11c:	18 ba       	out	0x18, r1	; 24
	DDRB  = 0x00;
 11e:	17 ba       	out	0x17, r1	; 23
	PORTC = 0x00;
 120:	15 ba       	out	0x15, r1	; 21
	DDRC  = 0x00;
 122:	14 ba       	out	0x14, r1	; 20
	PORTD = 0x00;
 124:	12 ba       	out	0x12, r1	; 18
	DDRD  = 0xFF;
 126:	8f ef       	ldi	r24, 0xFF	; 255
 128:	81 bb       	out	0x11, r24	; 17
	PORTE = 0x00;
 12a:	13 b8       	out	0x03, r1	; 3
	DDRE  = 0x00;
 12c:	12 b8       	out	0x02, r1	; 2
	PORTF = 0x00;
 12e:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <__TEXT_REGION_LENGTH__+0x7e0062>
	DDRF  = 0x00;
 132:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
	PORTG = 0x00;
 136:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
	DDRG  = 0x03;
 13a:	83 e0       	ldi	r24, 0x03	; 3
 13c:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
 140:	08 95       	ret

00000142 <initDevices>:
}

void initDevices(void)
{
	cli(); //disable all interrupts
 142:	f8 94       	cli
	XDIV  = 0x00; //xtal divider
 144:	1c be       	out	0x3c, r1	; 60
	XMCRA = 0x00; //external memory
 146:	10 92 6d 00 	sts	0x006D, r1	; 0x80006d <__TEXT_REGION_LENGTH__+0x7e006d>
	initPort();
 14a:	e6 df       	rcall	.-52     	; 0x118 <initPort>
    

	MCUCR = 0x00;
 14c:	15 be       	out	0x35, r1	; 53
	EICRA = 0x00; //extended ext ints
 14e:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <__TEXT_REGION_LENGTH__+0x7e006a>
	EICRB = 0x00; //extended ext ints
 152:	1a be       	out	0x3a, r1	; 58
	EIMSK = 0x00;
 154:	19 be       	out	0x39, r1	; 57
	TIMSK = 0x00; //timer interrupt sources
 156:	17 be       	out	0x37, r1	; 55
	ETIMSK = 0x00; //extended timer interrupt sources
 158:	10 92 7d 00 	sts	0x007D, r1	; 0x80007d <__TEXT_REGION_LENGTH__+0x7e007d>
	sei(); //re-enable interrupts
 15c:	78 94       	sei
 15e:	08 95       	ret

00000160 <LEFTmotorOneClock>:
}

// Stepping Motor derive---------------------------
unsigned char  LEFTmotorOneClock(unsigned char step, char dir)
{	
	step = step & 0x0f;
 160:	8f 70       	andi	r24, 0x0F	; 15
	if(dir){
 162:	66 23       	and	r22, r22
 164:	c9 f0       	breq	.+50     	; 0x198 <LEFTmotorOneClock+0x38>
		switch(step){
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	fc 01       	movw	r30, r24
 16a:	31 97       	sbiw	r30, 0x01	; 1
 16c:	ec 30       	cpi	r30, 0x0C	; 12
 16e:	f1 05       	cpc	r31, r1
 170:	88 f4       	brcc	.+34     	; 0x194 <LEFTmotorOneClock+0x34>
 172:	ea 5b       	subi	r30, 0xBA	; 186
 174:	ff 4f       	sbci	r31, 0xFF	; 255
 176:	24 c2       	rjmp	.+1096   	; 0x5c0 <__tablejump2__>
			case 0x09: step=0x01; break;
			case 0x01: step=0x03; break;
 178:	83 e0       	ldi	r24, 0x03	; 3
 17a:	08 95       	ret
			case 0x03: step=0x02; break;
 17c:	82 e0       	ldi	r24, 0x02	; 2
 17e:	08 95       	ret
			case 0x02: step=0x06; break;
 180:	86 e0       	ldi	r24, 0x06	; 6
 182:	08 95       	ret
			case 0x06: step=0x04; break;
 184:	84 e0       	ldi	r24, 0x04	; 4
 186:	08 95       	ret
			case 0x04: step=0x0c; break;
 188:	8c e0       	ldi	r24, 0x0C	; 12
 18a:	08 95       	ret
			case 0x0c: step=0x08; break;
 18c:	88 e0       	ldi	r24, 0x08	; 8
 18e:	08 95       	ret
			case 0x08: step=0x09; break;
 190:	89 e0       	ldi	r24, 0x09	; 9
 192:	08 95       	ret
			default: step=0x0c; break;
 194:	8c e0       	ldi	r24, 0x0C	; 12
 196:	08 95       	ret
		}
	}else{
		switch(step){
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	fc 01       	movw	r30, r24
 19c:	31 97       	sbiw	r30, 0x01	; 1
 19e:	ec 30       	cpi	r30, 0x0C	; 12
 1a0:	f1 05       	cpc	r31, r1
 1a2:	88 f4       	brcc	.+34     	; 0x1c6 <LEFTmotorOneClock+0x66>
 1a4:	ee 5a       	subi	r30, 0xAE	; 174
 1a6:	ff 4f       	sbci	r31, 0xFF	; 255
 1a8:	0b c2       	rjmp	.+1046   	; 0x5c0 <__tablejump2__>
			case 0x09: step=0x08; break;
			case 0x01: step=0x09; break;
 1aa:	89 e0       	ldi	r24, 0x09	; 9
 1ac:	08 95       	ret
			case 0x03: step=0x01; break;
 1ae:	81 e0       	ldi	r24, 0x01	; 1
 1b0:	08 95       	ret
			case 0x02: step=0x03; break;
 1b2:	83 e0       	ldi	r24, 0x03	; 3
 1b4:	08 95       	ret
			case 0x06: step=0x02; break;
 1b6:	82 e0       	ldi	r24, 0x02	; 2
 1b8:	08 95       	ret
			case 0x04: step=0x06; break;
 1ba:	86 e0       	ldi	r24, 0x06	; 6
 1bc:	08 95       	ret
			case 0x0c: step=0x04; break;
 1be:	84 e0       	ldi	r24, 0x04	; 4
 1c0:	08 95       	ret
			case 0x08: step=0x0c; break;
 1c2:	8c e0       	ldi	r24, 0x0C	; 12
 1c4:	08 95       	ret
			default: step=0x0c; break;
 1c6:	8c e0       	ldi	r24, 0x0C	; 12
 1c8:	08 95       	ret
unsigned char  LEFTmotorOneClock(unsigned char step, char dir)
{	
	step = step & 0x0f;
	if(dir){
		switch(step){
			case 0x09: step=0x01; break;
 1ca:	81 e0       	ldi	r24, 0x01	; 1
 1cc:	08 95       	ret
			case 0x08: step=0x09; break;
			default: step=0x0c; break;
		}
	}else{
		switch(step){
			case 0x09: step=0x08; break;
 1ce:	88 e0       	ldi	r24, 0x08	; 8
			default: step=0x0c; break;
		}
	}
	return step;

}
 1d0:	08 95       	ret

000001d2 <RIGHTmotorOneClock>:

unsigned char  RIGHTmotorOneClock(unsigned char step, char dir)
{	
	step = step & 0xf0;
 1d2:	80 7f       	andi	r24, 0xF0	; 240
	if(dir){
 1d4:	66 23       	and	r22, r22
 1d6:	29 f1       	breq	.+74     	; 0x222 <RIGHTmotorOneClock+0x50>
		switch(step){//후진
 1d8:	80 34       	cpi	r24, 0x40	; 64
 1da:	d9 f0       	breq	.+54     	; 0x212 <RIGHTmotorOneClock+0x40>
 1dc:	38 f4       	brcc	.+14     	; 0x1ec <RIGHTmotorOneClock+0x1a>
 1de:	80 32       	cpi	r24, 0x20	; 32
 1e0:	a1 f0       	breq	.+40     	; 0x20a <RIGHTmotorOneClock+0x38>
 1e2:	80 33       	cpi	r24, 0x30	; 48
 1e4:	81 f0       	breq	.+32     	; 0x206 <RIGHTmotorOneClock+0x34>
 1e6:	80 31       	cpi	r24, 0x10	; 16
 1e8:	d1 f4       	brne	.+52     	; 0x21e <RIGHTmotorOneClock+0x4c>
 1ea:	0b c0       	rjmp	.+22     	; 0x202 <RIGHTmotorOneClock+0x30>
 1ec:	80 38       	cpi	r24, 0x80	; 128
 1ee:	a9 f0       	breq	.+42     	; 0x21a <RIGHTmotorOneClock+0x48>
 1f0:	18 f4       	brcc	.+6      	; 0x1f8 <RIGHTmotorOneClock+0x26>
 1f2:	80 36       	cpi	r24, 0x60	; 96
 1f4:	61 f0       	breq	.+24     	; 0x20e <RIGHTmotorOneClock+0x3c>
 1f6:	13 c0       	rjmp	.+38     	; 0x21e <RIGHTmotorOneClock+0x4c>
 1f8:	80 39       	cpi	r24, 0x90	; 144
 1fa:	c1 f1       	breq	.+112    	; 0x26c <RIGHTmotorOneClock+0x9a>
 1fc:	80 3c       	cpi	r24, 0xC0	; 192
 1fe:	59 f0       	breq	.+22     	; 0x216 <RIGHTmotorOneClock+0x44>
 200:	0e c0       	rjmp	.+28     	; 0x21e <RIGHTmotorOneClock+0x4c>
			case 0x90: step=0x10; break;
			case 0x10: step=0x30; break;
 202:	80 e3       	ldi	r24, 0x30	; 48
 204:	08 95       	ret
			case 0x30: step=0x20; break;
 206:	80 e2       	ldi	r24, 0x20	; 32
 208:	08 95       	ret
			case 0x20: step=0x60; break;
 20a:	80 e6       	ldi	r24, 0x60	; 96
 20c:	08 95       	ret
			case 0x60: step=0x40; break;
 20e:	80 e4       	ldi	r24, 0x40	; 64
 210:	08 95       	ret
			case 0x40: step=0xc0; break;
 212:	80 ec       	ldi	r24, 0xC0	; 192
 214:	08 95       	ret
			case 0xc0: step=0x80; break;
 216:	80 e8       	ldi	r24, 0x80	; 128
 218:	08 95       	ret
			case 0x80: step=0x90; break;
 21a:	80 e9       	ldi	r24, 0x90	; 144
 21c:	08 95       	ret
			default: step=0xc0; break;
 21e:	80 ec       	ldi	r24, 0xC0	; 192
 220:	08 95       	ret
		}
	}else{
		switch(step){//전진
 222:	80 34       	cpi	r24, 0x40	; 64
 224:	d9 f0       	breq	.+54     	; 0x25c <RIGHTmotorOneClock+0x8a>
 226:	38 f4       	brcc	.+14     	; 0x236 <RIGHTmotorOneClock+0x64>
 228:	80 32       	cpi	r24, 0x20	; 32
 22a:	a1 f0       	breq	.+40     	; 0x254 <RIGHTmotorOneClock+0x82>
 22c:	80 33       	cpi	r24, 0x30	; 48
 22e:	81 f0       	breq	.+32     	; 0x250 <RIGHTmotorOneClock+0x7e>
 230:	80 31       	cpi	r24, 0x10	; 16
 232:	d1 f4       	brne	.+52     	; 0x268 <RIGHTmotorOneClock+0x96>
 234:	0b c0       	rjmp	.+22     	; 0x24c <RIGHTmotorOneClock+0x7a>
 236:	80 38       	cpi	r24, 0x80	; 128
 238:	a9 f0       	breq	.+42     	; 0x264 <RIGHTmotorOneClock+0x92>
 23a:	18 f4       	brcc	.+6      	; 0x242 <RIGHTmotorOneClock+0x70>
 23c:	80 36       	cpi	r24, 0x60	; 96
 23e:	61 f0       	breq	.+24     	; 0x258 <RIGHTmotorOneClock+0x86>
 240:	13 c0       	rjmp	.+38     	; 0x268 <RIGHTmotorOneClock+0x96>
 242:	80 39       	cpi	r24, 0x90	; 144
 244:	a9 f0       	breq	.+42     	; 0x270 <RIGHTmotorOneClock+0x9e>
 246:	80 3c       	cpi	r24, 0xC0	; 192
 248:	59 f0       	breq	.+22     	; 0x260 <RIGHTmotorOneClock+0x8e>
 24a:	0e c0       	rjmp	.+28     	; 0x268 <RIGHTmotorOneClock+0x96>
			case 0x90: step=0x80; break;//1001
			case 0x10: step=0x90; break;//0001
 24c:	80 e9       	ldi	r24, 0x90	; 144
 24e:	08 95       	ret
			case 0x30: step=0x10; break;//0011
 250:	80 e1       	ldi	r24, 0x10	; 16
 252:	08 95       	ret
			case 0x20: step=0x30; break;//0010
 254:	80 e3       	ldi	r24, 0x30	; 48
 256:	08 95       	ret
			case 0x60: step=0x20; break;//0110
 258:	80 e2       	ldi	r24, 0x20	; 32
 25a:	08 95       	ret
			case 0x40: step=0x60; break;//0100
 25c:	80 e6       	ldi	r24, 0x60	; 96
 25e:	08 95       	ret
			case 0xc0: step=0x40; break;//1100
 260:	80 e4       	ldi	r24, 0x40	; 64
 262:	08 95       	ret
			case 0x80: step=0xc0; break;//1000
 264:	80 ec       	ldi	r24, 0xC0	; 192
 266:	08 95       	ret
			default: step=0xc0; break;
 268:	80 ec       	ldi	r24, 0xC0	; 192
 26a:	08 95       	ret
unsigned char  RIGHTmotorOneClock(unsigned char step, char dir)
{	
	step = step & 0xf0;
	if(dir){
		switch(step){//후진
			case 0x90: step=0x10; break;
 26c:	80 e1       	ldi	r24, 0x10	; 16
 26e:	08 95       	ret
			case 0x80: step=0x90; break;
			default: step=0xc0; break;
		}
	}else{
		switch(step){//전진
			case 0x90: step=0x80; break;//1001
 270:	80 e8       	ldi	r24, 0x80	; 128
			case 0x80: step=0xc0; break;//1000
			default: step=0xc0; break;
		}
	}
	return step;
}
 272:	08 95       	ret

00000274 <printSeg>:
void printSeg(int segNum, int segDigit){
    //by schematic, PORTE must being clear before set segment's digit and led.
    //because circuit use same port(A) to set segment's digit and led by latch.

    //set segment digit to print
    PORTA = FND_SEGPOS[segDigit];
 274:	fb 01       	movw	r30, r22
 276:	e6 5f       	subi	r30, 0xF6	; 246
 278:	fe 4f       	sbci	r31, 0xFE	; 254
 27a:	20 81       	ld	r18, Z
 27c:	2b bb       	out	0x1b, r18	; 27
    PORTE |= 0x04; //set 1 segment digit latch
 27e:	1a 9a       	sbi	0x03, 2	; 3
    PORTE &= ~(0x04); //clear LED_CTL(PE2)
 280:	1a 98       	cbi	0x03, 2	; 3

    //print num at segment
    PORTA = FND_SEGNP[segNum]; //print with out decimal point
 282:	82 5f       	subi	r24, 0xF2	; 242
 284:	9e 4f       	sbci	r25, 0xFE	; 254
 286:	fc 01       	movw	r30, r24
 288:	80 81       	ld	r24, Z
 28a:	8b bb       	out	0x1b, r24	; 27
    PORTE |= 0x08; //set 1 segment led latch
 28c:	1b 9a       	sbi	0x03, 3	; 3
    PORTE &= ~(0x08); //clear LED_DATA(PE3)
 28e:	1b 98       	cbi	0x03, 3	; 3
 290:	08 95       	ret

00000292 <initSegment>:
}

void initSegment(){
	//initialize port A and E
	DDRA = 0xFF;    //set portA(7:0) to output
 292:	8f ef       	ldi	r24, 0xFF	; 255
 294:	8a bb       	out	0x1a, r24	; 26
	DDRE |= 0x0C;   //set portE(3:2) to output
 296:	82 b1       	in	r24, 0x02	; 2
 298:	8c 60       	ori	r24, 0x0C	; 12
 29a:	82 b9       	out	0x02, r24	; 2
	PORTE |= 0x04;  //init portE(3)
 29c:	1a 9a       	sbi	0x03, 2	; 3
	PORTA = 0x0F;   //init portA(3:0)
 29e:	8f e0       	ldi	r24, 0x0F	; 15
 2a0:	8b bb       	out	0x1b, r24	; 27
 2a2:	08 95       	ret

000002a4 <initInterrupt>:

////////////////////////interrupt///////////////////
void initInterrupt(){
        //external interrupt int4 enable
        //int4 pin falling edge활성화
        EICRB &= ~(1 << ISC40);
 2a4:	8a b7       	in	r24, 0x3a	; 58
 2a6:	8e 7f       	andi	r24, 0xFE	; 254
 2a8:	8a bf       	out	0x3a, r24	; 58
        EICRB |= 1 << ISC41; //same to EICRB = 0d00000010
 2aa:	8a b7       	in	r24, 0x3a	; 58
 2ac:	82 60       	ori	r24, 0x02	; 2
 2ae:	8a bf       	out	0x3a, r24	; 58
        //enable external interrupt 4
        EIMSK |= 1 << INT4;
 2b0:	89 b7       	in	r24, 0x39	; 57
 2b2:	80 61       	ori	r24, 0x10	; 16
 2b4:	89 bf       	out	0x39, r24	; 57

        //external interrupt int5 enable
        //int5 pin falling edge활성화
        EICRB &= ~(1 << ISC50); //clear
 2b6:	8a b7       	in	r24, 0x3a	; 58
 2b8:	8b 7f       	andi	r24, 0xFB	; 251
 2ba:	8a bf       	out	0x3a, r24	; 58
        EICRB |= 1 << ISC51;    //set
 2bc:	8a b7       	in	r24, 0x3a	; 58
 2be:	88 60       	ori	r24, 0x08	; 8
 2c0:	8a bf       	out	0x3a, r24	; 58
        //enable external interrupt 5
        EIMSK |= 1 << INT5;
 2c2:	89 b7       	in	r24, 0x39	; 57
 2c4:	80 62       	ori	r24, 0x20	; 32
 2c6:	89 bf       	out	0x39, r24	; 57
 2c8:	08 95       	ret

000002ca <__vector_6>:
}

ISR(INT5_vect){
 2ca:	1f 92       	push	r1
 2cc:	0f 92       	push	r0
 2ce:	0f b6       	in	r0, 0x3f	; 63
 2d0:	0f 92       	push	r0
 2d2:	11 24       	eor	r1, r1
 2d4:	8f 93       	push	r24
 2d6:	9f 93       	push	r25
	
    state = STATE_RUNNING;
 2d8:	81 e0       	ldi	r24, 0x01	; 1
 2da:	90 e0       	ldi	r25, 0x00	; 0
 2dc:	90 93 1f 01 	sts	0x011F, r25	; 0x80011f <state+0x1>
 2e0:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <state>
	
}
 2e4:	9f 91       	pop	r25
 2e6:	8f 91       	pop	r24
 2e8:	0f 90       	pop	r0
 2ea:	0f be       	out	0x3f, r0	; 63
 2ec:	0f 90       	pop	r0
 2ee:	1f 90       	pop	r1
 2f0:	18 95       	reti

000002f2 <__vector_5>:
ISR(INT4_vect){
 2f2:	1f 92       	push	r1
 2f4:	0f 92       	push	r0
 2f6:	0f b6       	in	r0, 0x3f	; 63
 2f8:	0f 92       	push	r0
 2fa:	11 24       	eor	r1, r1
 2fc:	8f 93       	push	r24
 2fe:	9f 93       	push	r25
	//when interrupt 4 excu, increase num
	timeNum = OCR0;
 300:	81 b7       	in	r24, 0x31	; 49
	timeNum--;
 302:	90 e0       	ldi	r25, 0x00	; 0
 304:	01 97       	sbiw	r24, 0x01	; 1
	if (timeNum<50){
 306:	82 33       	cpi	r24, 0x32	; 50
 308:	91 05       	cpc	r25, r1
 30a:	28 f0       	brcs	.+10     	; 0x316 <__vector_5+0x24>
	
}
ISR(INT4_vect){
	//when interrupt 4 excu, increase num
	timeNum = OCR0;
	timeNum--;
 30c:	90 93 1d 01 	sts	0x011D, r25	; 0x80011d <timeNum+0x1>
 310:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <timeNum>
 314:	06 c0       	rjmp	.+12     	; 0x322 <__vector_5+0x30>
	if (timeNum<50){
		timeNum = 100;
 316:	84 e6       	ldi	r24, 0x64	; 100
 318:	90 e0       	ldi	r25, 0x00	; 0
 31a:	90 93 1d 01 	sts	0x011D, r25	; 0x80011d <timeNum+0x1>
 31e:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <timeNum>
	}
	OCR0 = timeNum;
 322:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <timeNum>
 326:	81 bf       	out	0x31, r24	; 49
}
 328:	9f 91       	pop	r25
 32a:	8f 91       	pop	r24
 32c:	0f 90       	pop	r0
 32e:	0f be       	out	0x3f, r0	; 63
 330:	0f 90       	pop	r0
 332:	1f 90       	pop	r1
 334:	18 95       	reti

00000336 <initTimerInterrupt>:



void initTimerInterrupt()
{
    TCCR0 = 0x0e; //0d00001110//CTC mode and 256 prescaling
 336:	8e e0       	ldi	r24, 0x0E	; 14
 338:	83 bf       	out	0x33, r24	; 51
    TCNT0 = 0x00; //clear count value register. TCNT0 increase count from 0, clear on 63
 33a:	12 be       	out	0x32, r1	; 50
    TIMSK = 0x02; //enable Timer/Counter0 compare match interrupt, disable overflow interrupt
 33c:	82 e0       	ldi	r24, 0x02	; 2
 33e:	87 bf       	out	0x37, r24	; 55
    TIFR = 0xff;  //write logic 1 on flag for clear register
 340:	8f ef       	ldi	r24, 0xFF	; 255
 342:	86 bf       	out	0x36, r24	; 54
    OCR0 = 0x64;  //compare 63
 344:	84 e6       	ldi	r24, 0x64	; 100
 346:	81 bf       	out	0x31, r24	; 49
 348:	08 95       	ret

0000034a <motor>:
}


void motor(char direction){

	switch(direction){
 34a:	81 30       	cpi	r24, 0x01	; 1
 34c:	51 f0       	breq	.+20     	; 0x362 <motor+0x18>
 34e:	18 f0       	brcs	.+6      	; 0x356 <motor+0xc>
 350:	82 30       	cpi	r24, 0x02	; 2
 352:	71 f0       	breq	.+28     	; 0x370 <motor+0x26>
 354:	13 c0       	rjmp	.+38     	; 0x37c <motor+0x32>
		case STRAIGHT :stepRight = RIGHTmotorOneClock(stepRight, 1);
 356:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 35a:	61 e0       	ldi	r22, 0x01	; 1
 35c:	3a df       	rcall	.-396    	; 0x1d2 <RIGHTmotorOneClock>
 35e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
		case RIGHT : stepLeft = LEFTmotorOneClock(stepLeft, 0);
 362:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <stepLeft>
 366:	60 e0       	ldi	r22, 0x00	; 0
 368:	fb de       	rcall	.-522    	; 0x160 <LEFTmotorOneClock>
 36a:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <stepLeft>
			break;
 36e:	06 c0       	rjmp	.+12     	; 0x37c <motor+0x32>
		case LEFT  : stepRight = RIGHTmotorOneClock(stepRight, 1);
 370:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 374:	61 e0       	ldi	r22, 0x01	; 1
 376:	2d df       	rcall	.-422    	; 0x1d2 <RIGHTmotorOneClock>
 378:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
			break;
	}
	MOTOR_PORT = stepLeft|stepRight;
 37c:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <stepLeft>
 380:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 384:	89 2b       	or	r24, r25
 386:	82 bb       	out	0x12, r24	; 18
 388:	08 95       	ret

0000038a <sensorScan>:
}

void sensorScan(int sensor){
    switch(sensor){
 38a:	80 31       	cpi	r24, 0x10	; 16
 38c:	91 05       	cpc	r25, r1
 38e:	b0 f5       	brcc	.+108    	; 0x3fc <sensorScan+0x72>
 390:	fc 01       	movw	r30, r24
 392:	e2 5a       	subi	r30, 0xA2	; 162
 394:	ff 4f       	sbci	r31, 0xFF	; 255
 396:	14 c1       	rjmp	.+552    	; 0x5c0 <__tablejump2__>
        case 0x0f:{  //1111 - 걸리는거없음 직진
			if(stopSign==1){
 398:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <stopSign>
 39c:	81 30       	cpi	r24, 0x01	; 1
 39e:	71 f4       	brne	.+28     	; 0x3bc <sensorScan+0x32>
                stopSign=0;
 3a0:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <stopSign>
                countStopSign++;
 3a4:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <countStopSign>
 3a8:	8f 5f       	subi	r24, 0xFF	; 255
 3aa:	80 93 1b 01 	sts	0x011B, r24	; 0x80011b <countStopSign>

                if(countStopSign >2){//stopsign 3번 나오면 종료
 3ae:	83 30       	cpi	r24, 0x03	; 3
 3b0:	28 f0       	brcs	.+10     	; 0x3bc <sensorScan+0x32>
                    state = STATE_INIT;
 3b2:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <state+0x1>
 3b6:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <state>
                    return;
 3ba:	08 95       	ret
                }
            }
            motor(STRAIGHT);
 3bc:	80 e0       	ldi	r24, 0x00	; 0
 3be:	c5 cf       	rjmp	.-118    	; 0x34a <motor>
			break;
		}
        case 0x0b:{  //1011 --하나걸림 좌회전
            motor(LEFT);
 3c0:	08 95       	ret
 3c2:	82 e0       	ldi	r24, 0x02	; 2
			break;
 3c4:	c2 cf       	rjmp	.-124    	; 0x34a <motor>
		}
        case 0x0d:{  //1101 --하나걸림 -우회전
            motor(RIGHT);
 3c6:	08 95       	ret
 3c8:	81 e0       	ldi	r24, 0x01	; 1
 3ca:	bf cf       	rjmp	.-130    	; 0x34a <motor>
            break;
 3cc:	08 95       	ret
		}
        case 0x07:{  //0111--좌회전 신호
            state=STATE_FORCE_LEFT;
 3ce:	83 e0       	ldi	r24, 0x03	; 3
 3d0:	90 e0       	ldi	r25, 0x00	; 0
 3d2:	90 93 1f 01 	sts	0x011F, r25	; 0x80011f <state+0x1>
 3d6:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <state>
			
			//motor(STRAIGHT);
            break;
 3da:	08 95       	ret
		}
        case 0x0e:{  //1110--우회전 신호
            state=STATE_FORCE_RIGHT;
 3dc:	82 e0       	ldi	r24, 0x02	; 2
 3de:	90 e0       	ldi	r25, 0x00	; 0
 3e0:	90 93 1f 01 	sts	0x011F, r25	; 0x80011f <state+0x1>
 3e4:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <state>
			
			//motor(STRAIGHT);
            break;
 3e8:	08 95       	ret
		}
		case 0x06:{  //0110--정지 신호
            stopSign=1;
 3ea:	81 e0       	ldi	r24, 0x01	; 1
 3ec:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <stopSign>
			motor(STRAIGHT);
 3f0:	80 e0       	ldi	r24, 0x00	; 0
		}
		case 0x01:
		case 0x08:
		case 0x00:{  //0000 -- 네개 다 찍힘
            
            motor(STRAIGHT);
 3f2:	ab cf       	rjmp	.-170    	; 0x34a <motor>
 3f4:	08 95       	ret
 3f6:	80 e0       	ldi	r24, 0x00	; 0
            break;
 3f8:	a8 cf       	rjmp	.-176    	; 0x34a <motor>
		}
        default: {   
            motor(STRAIGHT);
 3fa:	08 95       	ret
 3fc:	80 e0       	ldi	r24, 0x00	; 0
 3fe:	a5 cf       	rjmp	.-182    	; 0x34a <motor>
 400:	08 95       	ret

00000402 <__vector_15>:
		}
    }
}

ISR(TIMER0_COMP_vect)  
{
 402:	1f 92       	push	r1
 404:	0f 92       	push	r0
 406:	0f b6       	in	r0, 0x3f	; 63
 408:	0f 92       	push	r0
 40a:	11 24       	eor	r1, r1
 40c:	0b b6       	in	r0, 0x3b	; 59
 40e:	0f 92       	push	r0
 410:	2f 93       	push	r18
 412:	3f 93       	push	r19
 414:	4f 93       	push	r20
 416:	5f 93       	push	r21
 418:	6f 93       	push	r22
 41a:	7f 93       	push	r23
 41c:	8f 93       	push	r24
 41e:	9f 93       	push	r25
 420:	af 93       	push	r26
 422:	bf 93       	push	r27
 424:	ef 93       	push	r30
 426:	ff 93       	push	r31
    if(state == STATE_FORCE_RIGHT){
 428:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <state>
 42c:	90 91 1f 01 	lds	r25, 0x011F	; 0x80011f <state+0x1>
 430:	82 30       	cpi	r24, 0x02	; 2
 432:	91 05       	cpc	r25, r1
 434:	71 f5       	brne	.+92     	; 0x492 <__vector_15+0x90>
		if(forceExcuNum<360){
 436:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
 43a:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <__data_end+0x1>
 43e:	88 36       	cpi	r24, 0x68	; 104
 440:	21 e0       	ldi	r18, 0x01	; 1
 442:	92 07       	cpc	r25, r18
 444:	64 f4       	brge	.+24     	; 0x45e <__vector_15+0x5c>
			motor(STRAIGHT);
 446:	80 e0       	ldi	r24, 0x00	; 0
 448:	80 df       	rcall	.-256    	; 0x34a <motor>
			forceExcuNum++;
 44a:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
 44e:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <__data_end+0x1>
 452:	01 96       	adiw	r24, 0x01	; 1
 454:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <__data_end+0x1>
 458:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
 45c:	51 c0       	rjmp	.+162    	; 0x500 <__vector_15+0xfe>
		}else if(forceExcuNum < 630){
 45e:	86 37       	cpi	r24, 0x76	; 118
 460:	92 40       	sbci	r25, 0x02	; 2
 462:	64 f4       	brge	.+24     	; 0x47c <__vector_15+0x7a>
			motor(RIGHT);
 464:	81 e0       	ldi	r24, 0x01	; 1
 466:	71 df       	rcall	.-286    	; 0x34a <motor>
			forceExcuNum++;
 468:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
 46c:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <__data_end+0x1>
 470:	01 96       	adiw	r24, 0x01	; 1
 472:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <__data_end+0x1>
 476:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
 47a:	42 c0       	rjmp	.+132    	; 0x500 <__vector_15+0xfe>
			
		}else{
			forceExcuNum=0;
 47c:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <__data_end+0x1>
 480:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <__data_end>
			state = STATE_RUNNING;
 484:	81 e0       	ldi	r24, 0x01	; 1
 486:	90 e0       	ldi	r25, 0x00	; 0
 488:	90 93 1f 01 	sts	0x011F, r25	; 0x80011f <state+0x1>
 48c:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <state>
 490:	37 c0       	rjmp	.+110    	; 0x500 <__vector_15+0xfe>
		}
		
		
	}else if(state == STATE_FORCE_LEFT){
 492:	83 30       	cpi	r24, 0x03	; 3
 494:	91 05       	cpc	r25, r1
 496:	71 f5       	brne	.+92     	; 0x4f4 <__vector_15+0xf2>
		if(forceExcuNum<360){
 498:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
 49c:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <__data_end+0x1>
 4a0:	88 36       	cpi	r24, 0x68	; 104
 4a2:	21 e0       	ldi	r18, 0x01	; 1
 4a4:	92 07       	cpc	r25, r18
			motor(STRAIGHT);
 4a6:	64 f4       	brge	.+24     	; 0x4c0 <__vector_15+0xbe>
 4a8:	80 e0       	ldi	r24, 0x00	; 0
 4aa:	4f df       	rcall	.-354    	; 0x34a <motor>
			forceExcuNum++;
 4ac:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
 4b0:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <__data_end+0x1>
 4b4:	01 96       	adiw	r24, 0x01	; 1
 4b6:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <__data_end+0x1>
 4ba:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
 4be:	20 c0       	rjmp	.+64     	; 0x500 <__vector_15+0xfe>
			}else if(forceExcuNum < 630){
 4c0:	86 37       	cpi	r24, 0x76	; 118
 4c2:	92 40       	sbci	r25, 0x02	; 2
			motor(LEFT);
 4c4:	64 f4       	brge	.+24     	; 0x4de <__vector_15+0xdc>
 4c6:	82 e0       	ldi	r24, 0x02	; 2
 4c8:	40 df       	rcall	.-384    	; 0x34a <motor>
			forceExcuNum++;
 4ca:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
 4ce:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <__data_end+0x1>
 4d2:	01 96       	adiw	r24, 0x01	; 1
 4d4:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <__data_end+0x1>
 4d8:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
 4dc:	11 c0       	rjmp	.+34     	; 0x500 <__vector_15+0xfe>
			
			}else{
			forceExcuNum=0;
 4de:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <__data_end+0x1>
 4e2:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <__data_end>
			state = STATE_RUNNING;
 4e6:	81 e0       	ldi	r24, 0x01	; 1
 4e8:	90 e0       	ldi	r25, 0x00	; 0
 4ea:	90 93 1f 01 	sts	0x011F, r25	; 0x80011f <state+0x1>
 4ee:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <state>
 4f2:	06 c0       	rjmp	.+12     	; 0x500 <__vector_15+0xfe>
		}
		
	}else if(state==STATE_RUNNING){
 4f4:	01 97       	sbiw	r24, 0x01	; 1
		int sensor = SENSOR_PORT & 0x0F;
 4f6:	21 f4       	brne	.+8      	; 0x500 <__vector_15+0xfe>
		sensorScan(sensor);
 4f8:	83 b3       	in	r24, 0x13	; 19
 4fa:	8f 70       	andi	r24, 0x0F	; 15
 4fc:	90 e0       	ldi	r25, 0x00	; 0
 4fe:	45 df       	rcall	.-374    	; 0x38a <sensorScan>
	}
}
 500:	ff 91       	pop	r31
 502:	ef 91       	pop	r30
 504:	bf 91       	pop	r27
 506:	af 91       	pop	r26
 508:	9f 91       	pop	r25
 50a:	8f 91       	pop	r24
 50c:	7f 91       	pop	r23
 50e:	6f 91       	pop	r22
 510:	5f 91       	pop	r21
 512:	4f 91       	pop	r20
 514:	3f 91       	pop	r19
 516:	2f 91       	pop	r18
 518:	0f 90       	pop	r0
 51a:	0b be       	out	0x3b, r0	; 59
 51c:	0f 90       	pop	r0
 51e:	0f be       	out	0x3f, r0	; 63
 520:	0f 90       	pop	r0
 522:	1f 90       	pop	r1
 524:	18 95       	reti

00000526 <main>:
///////////////////interrupt service routine end////////////////////////

int main(void){

    //initialize port and interrupt
    initDevices();
 526:	0d de       	rcall	.-998    	; 0x142 <initDevices>
	initSegment();
 528:	b4 de       	rcall	.-664    	; 0x292 <initSegment>
    initInterrupt();
 52a:	bc de       	rcall	.-648    	; 0x2a4 <initInterrupt>
 52c:	04 df       	rcall	.-504    	; 0x336 <initTimerInterrupt>
    initTimerInterrupt();
 52e:	8f ef       	ldi	r24, 0xFF	; 255
 530:	81 bb       	out	0x11, r24	; 17
	
	MOTOR_PORT_DDR = 0xff;
 532:	78 94       	sei
 534:	81 b7       	in	r24, 0x31	; 49
    //Global Interrupt Enable
    sei();
 536:	90 e0       	ldi	r25, 0x00	; 0
    //main function
    //print 7segment by global variable timeNum
    //timeNum variable is increase by time interrupt
    while (1){
        timeNum = (int)OCR0;
 538:	90 93 1d 01 	sts	0x011D, r25	; 0x80011d <timeNum+0x1>
 53c:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <timeNum>
 540:	02 e0       	ldi	r16, 0x02	; 2
 542:	11 e0       	ldi	r17, 0x01	; 1
 544:	c3 e0       	ldi	r28, 0x03	; 3
 546:	d0 e0       	ldi	r29, 0x00	; 0
 548:	f8 01       	movw	r30, r16
 54a:	61 91       	ld	r22, Z+
        //segment print
        for(int i = 0; i < 4; i++){
            printSeg((timeNum/exp10[i])%10,3-i);
 54c:	71 91       	ld	r23, Z+
 54e:	8f 01       	movw	r16, r30
 550:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <timeNum>
 554:	90 91 1d 01 	lds	r25, 0x011D	; 0x80011d <timeNum+0x1>
 558:	1f d0       	rcall	.+62     	; 0x598 <__udivmodhi4>
 55a:	ab 01       	movw	r20, r22
 55c:	9b 01       	movw	r18, r22
 55e:	ad ec       	ldi	r26, 0xCD	; 205
 560:	bc ec       	ldi	r27, 0xCC	; 204
 562:	37 d0       	rcall	.+110    	; 0x5d2 <__umulhisi3>
 564:	96 95       	lsr	r25
 566:	87 95       	ror	r24
 568:	96 95       	lsr	r25
 56a:	87 95       	ror	r24
 56c:	96 95       	lsr	r25
 56e:	87 95       	ror	r24
 570:	9c 01       	movw	r18, r24
 572:	22 0f       	add	r18, r18
 574:	33 1f       	adc	r19, r19
 576:	88 0f       	add	r24, r24
 578:	99 1f       	adc	r25, r25
 57a:	88 0f       	add	r24, r24
 57c:	99 1f       	adc	r25, r25
 57e:	88 0f       	add	r24, r24
 580:	99 1f       	adc	r25, r25
 582:	82 0f       	add	r24, r18
 584:	93 1f       	adc	r25, r19
 586:	be 01       	movw	r22, r28
 588:	9a 01       	movw	r18, r20
 58a:	28 1b       	sub	r18, r24
 58c:	39 0b       	sbc	r19, r25
 58e:	c9 01       	movw	r24, r18
 590:	71 de       	rcall	.-798    	; 0x274 <printSeg>
 592:	21 97       	sbiw	r28, 0x01	; 1
 594:	c8 f6       	brcc	.-78     	; 0x548 <main+0x22>
 596:	ce cf       	rjmp	.-100    	; 0x534 <main+0xe>

00000598 <__udivmodhi4>:
 598:	aa 1b       	sub	r26, r26
 59a:	bb 1b       	sub	r27, r27
 59c:	51 e1       	ldi	r21, 0x11	; 17
 59e:	07 c0       	rjmp	.+14     	; 0x5ae <__udivmodhi4_ep>

000005a0 <__udivmodhi4_loop>:
 5a0:	aa 1f       	adc	r26, r26
 5a2:	bb 1f       	adc	r27, r27
 5a4:	a6 17       	cp	r26, r22
 5a6:	b7 07       	cpc	r27, r23
 5a8:	10 f0       	brcs	.+4      	; 0x5ae <__udivmodhi4_ep>
 5aa:	a6 1b       	sub	r26, r22
 5ac:	b7 0b       	sbc	r27, r23

000005ae <__udivmodhi4_ep>:
 5ae:	88 1f       	adc	r24, r24
 5b0:	99 1f       	adc	r25, r25
 5b2:	5a 95       	dec	r21
 5b4:	a9 f7       	brne	.-22     	; 0x5a0 <__udivmodhi4_loop>
 5b6:	80 95       	com	r24
 5b8:	90 95       	com	r25
 5ba:	bc 01       	movw	r22, r24
 5bc:	cd 01       	movw	r24, r26
 5be:	08 95       	ret

000005c0 <__tablejump2__>:
 5c0:	ee 0f       	add	r30, r30
 5c2:	ff 1f       	adc	r31, r31
 5c4:	00 24       	eor	r0, r0
 5c6:	00 1c       	adc	r0, r0
 5c8:	0b be       	out	0x3b, r0	; 59
 5ca:	07 90       	elpm	r0, Z+
 5cc:	f6 91       	elpm	r31, Z
 5ce:	e0 2d       	mov	r30, r0
 5d0:	09 94       	ijmp

000005d2 <__umulhisi3>:
 5d2:	a2 9f       	mul	r26, r18
 5d4:	b0 01       	movw	r22, r0
 5d6:	b3 9f       	mul	r27, r19
 5d8:	c0 01       	movw	r24, r0
 5da:	a3 9f       	mul	r26, r19
 5dc:	70 0d       	add	r23, r0
 5de:	81 1d       	adc	r24, r1
 5e0:	11 24       	eor	r1, r1
 5e2:	91 1d       	adc	r25, r1
 5e4:	b2 9f       	mul	r27, r18
 5e6:	70 0d       	add	r23, r0
 5e8:	81 1d       	adc	r24, r1
 5ea:	11 24       	eor	r1, r1
 5ec:	91 1d       	adc	r25, r1
 5ee:	08 95       	ret

000005f0 <_exit>:
 5f0:	f8 94       	cli

000005f2 <__stop_program>:
 5f2:	ff cf       	rjmp	.-2      	; 0x5f2 <__stop_program>
