#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Apr 27 16:25:43 2024
# Process ID: 22608
# Current directory: D:/CLP/tp_final/sintesis/TP_Final.runs/synth_1
# Command line: vivado.exe -log phase_accum_VIO_ILA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source phase_accum_VIO_ILA.tcl
# Log file: D:/CLP/tp_final/sintesis/TP_Final.runs/synth_1/phase_accum_VIO_ILA.vds
# Journal file: D:/CLP/tp_final/sintesis/TP_Final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source phase_accum_VIO_ILA.tcl -notrace
Command: synth_design -top phase_accum_VIO_ILA -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 410.582 ; gain = 97.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'phase_accum_VIO_ILA' [D:/CLP/tp_final/fuentes/phase_accum_VIO_ILA.vhd:15]
INFO: [Synth 8-3491] module 'phase_accum' declared at 'D:/CLP/tp_final/fuentes/phase_accum.vhd:8' bound to instance 'phase_accum_inst' of component 'phase_accum' [D:/CLP/tp_final/fuentes/phase_accum_VIO_ILA.vhd:62]
INFO: [Synth 8-638] synthesizing module 'phase_accum' [D:/CLP/tp_final/fuentes/phase_accum.vhd:25]
INFO: [Synth 8-3491] module 'sine_rom' declared at 'D:/CLP/tp_final/fuentes/sine_rom.vhd:8' bound to instance 'lut' of component 'sine_rom' [D:/CLP/tp_final/fuentes/phase_accum.vhd:74]
INFO: [Synth 8-638] synthesizing module 'sine_rom' [D:/CLP/tp_final/fuentes/sine_rom.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'sine_rom' (1#1) [D:/CLP/tp_final/fuentes/sine_rom.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'phase_accum' (2#1) [D:/CLP/tp_final/fuentes/phase_accum.vhd:25]
INFO: [Synth 8-3491] module 'vio' declared at 'D:/CLP/tp_final/sintesis/TP_Final.runs/synth_1/.Xil/Vivado-22608-CEO-LT3/realtime/vio_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio' [D:/CLP/tp_final/fuentes/phase_accum_VIO_ILA.vhd:72]
INFO: [Synth 8-638] synthesizing module 'vio' [D:/CLP/tp_final/sintesis/TP_Final.runs/synth_1/.Xil/Vivado-22608-CEO-LT3/realtime/vio_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ila' declared at 'D:/CLP/tp_final/sintesis/TP_Final.runs/synth_1/.Xil/Vivado-22608-CEO-LT3/realtime/ila_stub.vhdl:5' bound to instance 'ila_inst' of component 'ila' [D:/CLP/tp_final/fuentes/phase_accum_VIO_ILA.vhd:80]
INFO: [Synth 8-638] synthesizing module 'ila' [D:/CLP/tp_final/sintesis/TP_Final.runs/synth_1/.Xil/Vivado-22608-CEO-LT3/realtime/ila_stub.vhdl:14]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'phase_accum_inst'. This will prevent further optimization [D:/CLP/tp_final/fuentes/phase_accum_VIO_ILA.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'phase_accum_VIO_ILA' (3#1) [D:/CLP/tp_final/fuentes/phase_accum_VIO_ILA.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.578 ; gain = 152.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.578 ; gain = 152.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 465.578 ; gain = 152.188
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/CLP/tp_final/sintesis/TP_Final.srcs/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [d:/CLP/tp_final/sintesis/TP_Final.srcs/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [d:/CLP/tp_final/sintesis/TP_Final.srcs/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ila_inst'
Finished Parsing XDC File [d:/CLP/tp_final/sintesis/TP_Final.srcs/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ila_inst'
Parsing XDC File [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'b_i[0]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'b_i[1]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'co_o'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 's_o[0]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 's_o[1]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 's_o[2]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 's_o[3]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'a_i[0]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'a_i[1]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'a_i[2]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'a_i[3]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'b_i[2]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'b_i[3]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ci_i'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'TMDS_clk_n'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_n[0]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_p[0]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_n[1]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_p[1]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_n[2]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'TMDS_data_p[2]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'hdmi_hpd_tri_o[0]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'DDC_scl_io'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'DDC_sda_io'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'TMDS_1_clk_n'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'TMDS_1_clk_p'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'TMDS_1_data_n[0]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'TMDS_1_data_p[0]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'TMDS_1_data_n[1]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'TMDS_1_data_p[1]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'TMDS_1_data_n[2]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'TMDS_1_data_p[2]'. [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc:95]
Finished Parsing XDC File [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/phase_accum_VIO_ILA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CLP/tp_final/fuentes/ArtyZ7_10_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/phase_accum_VIO_ILA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/phase_accum_VIO_ILA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 796.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element sine_out_reg was removed.  [D:/CLP/tp_final/fuentes/sine_rom.vhd:549]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sine_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module phase_accum 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element lut/sine_out_reg was removed.  [D:/CLP/tp_final/fuentes/sine_rom.vhd:549]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|sine_rom    | sine_out_reg     | 4096x12       | Block RAM      | 
|phase_accum | lut/sine_out_reg | 4096x12       | Block RAM      | 
+------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance phase_accum_inst/i_1/lut/sine_out_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phase_accum_inst/i_1/lut/sine_out_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance phase_accum_inst/lut/sine_out_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance phase_accum_inst/lut/sine_out_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio           |         1|
|2     |ila           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |ila_bbox_1 |     1|
|2     |vio_bbox_0 |     1|
|3     |BUFG       |     1|
|4     |CARRY4     |     6|
|5     |LUT1       |     1|
|6     |LUT2       |    24|
|7     |RAMB18E1   |     1|
|8     |RAMB36E1   |     1|
|9     |FDCE       |    24|
|10    |FDRE       |    12|
|11    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+------------+------+
|      |Instance           |Module      |Cells |
+------+-------------------+------------+------+
|1     |top                |            |    85|
|2     |  phase_accum_inst |phase_accum |    69|
|3     |    lut            |sine_rom    |     2|
+------+-------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 796.168 ; gain = 482.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 796.168 ; gain = 152.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 796.168 ; gain = 482.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 802.008 ; gain = 490.352
INFO: [Common 17-1381] The checkpoint 'D:/CLP/tp_final/sintesis/TP_Final.runs/synth_1/phase_accum_VIO_ILA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file phase_accum_VIO_ILA_utilization_synth.rpt -pb phase_accum_VIO_ILA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 802.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 16:26:37 2024...
