#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\pds\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: 王凯的r9000p
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed Jun  5 16:40:42 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {q[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[0]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {q[1]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[1]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {q[2]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {q[2]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=J14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {clk} LOC=J14 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {reset} LOC=K15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/r9000/project/project/device_map/jishuqi.pcf(line number: 7)] Object 'reset' is dangling, which has no connection. it will be ignored.
Executing : def_port {reset} LOC=K15 VCCIO=3.3 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 996905
Wirelength after clock region global placement is 127.
1st GP placement takes 0.70 sec.

Phase 1.2 Clock placement started.
E: Place-0084: GLOBAL_CLOCK: the driver clk_ibuf/opit_1 fixed at IOL_151_209 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Program Error Out.
Action pnr: Real time elapsed is 0h:0m:10s
Action pnr: CPU time elapsed is 0h:0m:8s
Action pnr: Process CPU time elapsed is 0h:0m:8s
Current time: Wed Jun  5 16:40:50 2024
Action pnr: Peak memory pool usage is 860 MB
