# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_4.srcs/sources_1/ip/sign_multiplier/sim/sign_multiplier.vhd" \
"../../../../project_4.srcs/sources_1/ip/unsign_multiplier/sim/unsign_multiplier.vhd" \

# Do not sort compile order
nosort
