$date
	Sun Oct 23 06:09:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#447322
b11 &
b11 %
1$
b11 !
1"
#447323
0"
#447326
b1010 &
b1010 %
#447330
b101 &
b101 %
#447334
b10000 &
b10000 %
#447338
b1000 &
b1000 %
#447342
b100 &
b100 %
#447346
b10 &
b10 %
#447350
b1 &
1#
b1 %
#447354
b0 &
b0 %
0#
0$
#1389596
b10 !
1"
#1389598
b10 &
b10 %
1$
#1389599
0"
#1389602
b1 &
b1 %
1#
#1389606
b0 &
0#
b0 %
0$
#2362929
b1110 !
1"
#2362930
b1110 &
b1110 %
1$
#2362931
0"
#2362934
b111 &
b111 %
#2362938
b10110 &
b10110 %
#2362942
b1011 &
b1011 %
#2362946
b100010 &
b100010 %
#2362950
b10001 &
b10001 %
#2362954
b110100 &
b110100 %
#2362958
b11010 &
b11010 %
#2362962
b1101 &
b1101 %
#2362966
b101000 &
b101000 %
#2362970
b10100 &
b10100 %
#2362974
b1010 &
b1010 %
#2362978
b101 &
b101 %
#2362982
b10000 &
b10000 %
#2362986
b1000 &
b1000 %
#2362990
b100 &
b100 %
#2362994
b10 &
b10 %
#2362998
b1 &
1#
b1 %
#2363002
b0 &
b0 %
0#
0$
#4500012
