Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 30 13:25:13 2021
| Host         : QuitStealingMyPaper running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file digitalFilterDemo_control_sets_placed.rpt
| Design       : digitalFilterDemo
| Device       : xc7a200t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             159 |           51 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |              44 |           13 |
| Yes          | No                    | No                     |             265 |           67 |
| Yes          | No                    | Yes                    |             174 |           35 |
| Yes          | Yes                   | No                     |             127 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                             Enable Signal                             |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  Audio_Codec/audiocodec_master_clock/inst/clk_out2 | Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0 |                                                           |                3 |              4 |
|  Audio_Codec/audiocodec_master_clock/inst/clk_out2 | Audio_Codec/initialize_audio/twi_controller/E[0]                      | right_filter_lpf300/SR[0]                                 |                2 |              4 |
|  clk_IBUF_BUFG                                     |                                                                       | Audio_Codec/audio_inout/Cnt_Bclk[4]_i_1_n_0               |                1 |              5 |
|  clk_IBUF_BUFG                                     | Audio_Codec/audio_inout/BCLK_Fall_int                                 | right_filter_lpf300/SR[0]                                 |                1 |              5 |
|  Audio_Codec/audiocodec_master_clock/inst/clk_out2 |                                                                       | Audio_Codec/initialize_audio/twi_controller/busFreeCnt0_1 |                3 |              7 |
|  Audio_Codec/audiocodec_master_clock/inst/clk_out2 | Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_2_n_0         | Audio_Codec/initialize_audio/twi_controller/sclCnt0_0     |                2 |              7 |
|  Audio_Codec/audiocodec_master_clock/inst/clk_out2 | Audio_Codec/initialize_audio/twi_controller/initEn_reg[0]             | right_filter_lpf300/SR[0]                                 |                3 |              7 |
|  clk_IBUF_BUFG                                     |                                                                       |                                                           |                3 |              7 |
|  Audio_Codec/audiocodec_master_clock/inst/clk_out2 | Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0       |                                                           |                3 |              8 |
|  clk_IBUF_BUFG                                     |                                                                       | right_filter_lpf300/SR[0]                                 |                4 |              8 |
|  Audio_Codec/audiocodec_master_clock/inst/clk_out2 | reset_n_IBUF                                                          |                                                           |                4 |             10 |
|  Audio_Codec/audiocodec_master_clock/inst/clk_out2 |                                                                       |                                                           |                8 |             18 |
|  Audio_Codec/audiocodec_master_clock/inst/clk_out2 | Audio_Codec/initialize_audio/initWord[30]_i_1_n_0                     |                                                           |                5 |             18 |
|  clk_IBUF_BUFG                                     | Audio_Codec/audio_inout/D_R_O_int[23]_i_1_n_0                         | right_filter_lpf300/SR[0]                                 |                4 |             18 |
|  clk_IBUF_BUFG                                     | Audio_Codec/audio_inout/D_L_O_int                                     | right_filter_lpf300/SR[0]                                 |                5 |             18 |
|  clk_IBUF_BUFG                                     | left_filter_lpf1000/trunc_out                                         |                                                           |                3 |             18 |
|  clk_IBUF_BUFG                                     | left_filter_lpf1000/sum_stg_a                                         |                                                           |                5 |             18 |
|  clk_IBUF_BUFG                                     | right_filter_lpf300/trunc_out                                         |                                                           |                3 |             18 |
|  clk_IBUF_BUFG                                     | right_filter_lpf300/sum_stg_a                                         |                                                           |                5 |             18 |
|  clk_IBUF_BUFG                                     | Audio_Codec/audio_inout/Data_Out_int[31]_i_1_n_0                      |                                                           |                6 |             19 |
|  Audio_Codec/audiocodec_master_clock/inst/clk_out2 |                                                                       | Audio_Codec/initialize_audio/delaycnt0                    |                9 |             32 |
|  clk_IBUF_BUFG                                     | Audio_Codec/audio_inout/p_17_in                                       | Audio_Codec/audio_inout/Data_In_int[31]_i_1_n_0           |                4 |             32 |
|  mul_coefs_0                                       |                                                                       |                                                           |               19 |             61 |
|  clk_IBUF_BUFG                                     | right_filter_lpf300/trunc_prods                                       |                                                           |               15 |             61 |
|  clk_IBUF_BUFG                                     | left_filter_lpf1000/trunc_prods                                       |                                                           |               15 |             73 |
|  mul_coefs                                         |                                                                       |                                                           |               21 |             73 |
|  clk_IBUF_BUFG                                     | Audio_Codec/ready                                                     | right_filter_lpf300/SR[0]                                 |               42 |            210 |
+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


