v 20111231 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 22000 17900 15 8 1 0 0 4 1
11
T 20000 17900 15 8 1 0 0 4 1
10
T 18000 17900 15 8 1 0 0 4 1
9
T 16000 17900 15 8 1 0 0 4 1
8
T 14000 17900 15 8 1 0 0 4 1
7
T 12000 17900 15 8 1 0 0 4 1
6
T 10000 17900 15 8 1 0 0 4 1
5
T 8000 17900 15 8 1 0 0 4 1
4
T 6000 17900 15 8 1 0 0 4 1
3
T 4000 17900 15 8 1 0 0 4 1
2
T 2000 17900 15 8 1 0 0 4 1
1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 3000 18000 3000 17800 15 0 0 0 -1 -1
T 18000 1100 15 8 1 0 0 4 1
9
T 20000 1100 15 8 1 0 0 4 1
10
T 22000 1100 15 8 1 0 0 4 1
11
L 19000 1200 19000 1000 15 0 0 0 -1 -1
L 21000 1200 21000 1000 15 0 0 0 -1 -1
T 22900 2000 15 8 1 0 0 4 1
A
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 17500 15 8 1 0 0 4 1
I
L 23000 3000 22800 3000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 17000 22800 17000 15 0 0 0 -1 -1
T 1100 17500 15 8 1 0 0 4 1
I
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 12000 15 8 1 0 0 4 1
F
L 1200 17000 1000 17000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 13000 1000 13000 15 0 0 0 -1 -1
T 16000 1100 15 8 1 0 0 4 1
8
T 14000 1100 15 8 1 0 0 4 1
7
T 12000 1100 15 8 1 0 0 4 1
6
T 10000 1100 15 8 1 0 0 4 1
5
T 8000 1100 15 8 1 0 0 4 1
4
T 6000 1100 15 8 1 0 0 4 1
3
T 4000 1100 15 8 1 0 0 4 1
2
T 2000 1100 15 8 1 0 0 4 1
1
T 1100 2000 15 8 1 0 0 4 1
A
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 10000 15 8 1 0 0 4 1
E
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15300 1900 15 8 1 0 0 0 1
TITLE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 15300 1600 15 8 1 0 0 0 1
FILE:
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 19800 1300 5 10 1 1 0 0 1
author=Eric Brombaugh
T 15900 1600 5 10 1 1 0 0 1
file=stbone_pg1.sch
}
T 15900 1300 9 10 1 0 0 0 1
1
T 17400 1300 9 10 1 0 0 0 1
3
T 19800 1600 9 10 1 0 0 0 1
-
T 16000 2000 9 10 1 0 0 0 1
stbone V0.1: Power and BBB connectors
C 4000 6000 1 0 0 EMBEDDED5V-plus-1.sym
[
P 4200 6000 4200 6200 1 0 0
{
T 4250 6050 5 6 0 1 0 0 1
pinnumber=1
T 4250 6050 5 6 0 0 0 0 1
pinseq=1
T 4250 6050 5 6 0 1 0 0 1
pinlabel=1
T 4250 6050 5 6 0 1 0 0 1
pintype=pwr
}
L 4050 6200 4350 6200 3 0 0 0 -1 -1
T 4075 6250 9 8 1 0 0 0 1
+5V
T 4300 6000 8 8 0 0 0 0 1
net=+5V:1
]
N 4200 5900 4200 6000 4
T 4600 17000 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P8
C 14700 15800 1 0 0 EMBEDDED5V-plus-1.sym
[
T 15000 15800 8 8 0 0 0 0 1
net=+5V:1
T 14775 16050 9 8 1 0 0 0 1
+5V
L 14750 16000 15050 16000 3 0 0 0 -1 -1
P 14900 15800 14900 16000 1 0 0
{
T 14950 15850 5 6 0 1 0 0 1
pinnumber=1
T 14950 15850 5 6 0 0 0 0 1
pinseq=1
T 14950 15850 5 6 0 1 0 0 1
pinlabel=1
T 14950 15850 5 6 0 1 0 0 1
pintype=pwr
}
]
C 6200 16800 1 180 0 EMBEDDEDheader46-1.sym
[
T 4600 12200 8 10 0 0 180 0 1
device=HEADER46
T 4600 12000 8 10 0 0 180 0 1
class=IO
T 4600 11800 8 10 0 0 180 0 1
pins=34
P 5100 16600 4800 16600 1 0 1
{
T 4950 16550 5 8 1 1 180 0 1
pinnumber=1
T 4950 16550 5 8 0 0 180 0 1
pinseq=1
T 4950 16550 5 8 0 1 180 0 1
pinlabel=1
T 4950 16550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 16600 5900 16600 1 0 0
{
T 6000 16550 5 8 1 1 180 6 1
pinnumber=2
T 6000 16550 5 8 0 0 180 6 1
pinseq=2
T 6000 16550 5 8 0 1 180 6 1
pinlabel=2
T 6000 16550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 16200 4800 16200 1 0 1
{
T 4950 16150 5 8 1 1 180 0 1
pinnumber=3
T 4950 16150 5 8 0 0 180 0 1
pinseq=3
T 4950 16150 5 8 0 1 180 0 1
pinlabel=3
T 4950 16150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 16200 5900 16200 1 0 0
{
T 6000 16150 5 8 1 1 180 6 1
pinnumber=4
T 6000 16150 5 8 0 0 180 6 1
pinseq=4
T 6000 16150 5 8 0 1 180 6 1
pinlabel=4
T 6000 16150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15800 4800 15800 1 0 1
{
T 4950 15750 5 8 1 1 180 0 1
pinnumber=5
T 4950 15750 5 8 0 0 180 0 1
pinseq=5
T 4950 15750 5 8 0 1 180 0 1
pinlabel=5
T 4950 15750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15800 5900 15800 1 0 0
{
T 6000 15750 5 8 1 1 180 6 1
pinnumber=6
T 6000 15750 5 8 0 0 180 6 1
pinseq=6
T 6000 15750 5 8 0 1 180 6 1
pinlabel=6
T 6000 15750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15400 4800 15400 1 0 1
{
T 4950 15350 5 8 1 1 180 0 1
pinnumber=7
T 4950 15350 5 8 0 0 180 0 1
pinseq=7
T 4950 15350 5 8 0 1 180 0 1
pinlabel=7
T 4950 15350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15400 5900 15400 1 0 0
{
T 6000 15350 5 8 1 1 180 6 1
pinnumber=8
T 6000 15350 5 8 0 0 180 6 1
pinseq=8
T 6000 15350 5 8 0 1 180 6 1
pinlabel=8
T 6000 15350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15000 4800 15000 1 0 1
{
T 4950 14950 5 8 1 1 180 0 1
pinnumber=9
T 4950 14950 5 8 0 0 180 0 1
pinseq=9
T 4950 14950 5 8 0 1 180 0 1
pinlabel=9
T 4950 14950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15000 5900 15000 1 0 0
{
T 6000 14950 5 8 1 1 180 6 1
pinnumber=10
T 6000 14950 5 8 0 0 180 6 1
pinseq=10
T 6000 14950 5 8 0 1 180 6 1
pinlabel=10
T 6000 14950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 14600 4800 14600 1 0 1
{
T 4950 14550 5 8 1 1 180 0 1
pinnumber=11
T 4950 14550 5 8 0 0 180 0 1
pinseq=11
T 4950 14550 5 8 0 1 180 0 1
pinlabel=11
T 4950 14550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 14600 5900 14600 1 0 0
{
T 6000 14550 5 8 1 1 180 6 1
pinnumber=12
T 6000 14550 5 8 0 0 180 6 1
pinseq=12
T 6000 14550 5 8 0 1 180 6 1
pinlabel=12
T 6000 14550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 14200 4800 14200 1 0 1
{
T 4950 14150 5 8 1 1 180 0 1
pinnumber=13
T 4950 14150 5 8 0 0 180 0 1
pinseq=13
T 4950 14150 5 8 0 1 180 0 1
pinlabel=13
T 4950 14150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 14200 5900 14200 1 0 0
{
T 6000 14150 5 8 1 1 180 6 1
pinnumber=14
T 6000 14150 5 8 0 0 180 6 1
pinseq=14
T 6000 14150 5 8 0 1 180 6 1
pinlabel=14
T 6000 14150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13800 4800 13800 1 0 1
{
T 4950 13750 5 8 1 1 180 0 1
pinnumber=15
T 4950 13750 5 8 0 0 180 0 1
pinseq=15
T 4950 13750 5 8 0 1 180 0 1
pinlabel=15
T 4950 13750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13800 5900 13800 1 0 0
{
T 6000 13750 5 8 1 1 180 6 1
pinnumber=16
T 6000 13750 5 8 0 0 180 6 1
pinseq=16
T 6000 13750 5 8 0 1 180 6 1
pinlabel=16
T 6000 13750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13400 4800 13400 1 0 1
{
T 4950 13350 5 8 1 1 180 0 1
pinnumber=17
T 4950 13350 5 8 0 0 180 0 1
pinseq=17
T 4950 13350 5 8 0 1 180 0 1
pinlabel=17
T 4950 13350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13400 5900 13400 1 0 0
{
T 6000 13350 5 8 1 1 180 6 1
pinnumber=18
T 6000 13350 5 8 0 0 180 6 1
pinseq=18
T 6000 13350 5 8 0 1 180 6 1
pinlabel=18
T 6000 13350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13000 4800 13000 1 0 1
{
T 4950 12950 5 8 1 1 180 0 1
pinnumber=19
T 4950 12950 5 8 0 0 180 0 1
pinseq=19
T 4950 12950 5 8 0 1 180 0 1
pinlabel=19
T 4950 12950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13000 5900 13000 1 0 0
{
T 6000 12950 5 8 1 1 180 6 1
pinnumber=20
T 6000 12950 5 8 0 0 180 6 1
pinseq=20
T 6000 12950 5 8 0 1 180 6 1
pinlabel=20
T 6000 12950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 12600 4800 12600 1 0 1
{
T 4950 12550 5 8 1 1 180 0 1
pinnumber=21
T 4950 12550 5 8 0 0 180 0 1
pinseq=21
T 4950 12550 5 8 0 1 180 0 1
pinlabel=21
T 4950 12550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 12600 5900 12600 1 0 0
{
T 6000 12550 5 8 1 1 180 6 1
pinnumber=22
T 6000 12550 5 8 0 0 180 6 1
pinseq=22
T 6000 12550 5 8 0 1 180 6 1
pinlabel=22
T 6000 12550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 12200 4800 12200 1 0 1
{
T 4950 12150 5 8 1 1 180 0 1
pinnumber=23
T 4950 12150 5 8 0 0 180 0 1
pinseq=23
T 4950 12150 5 8 0 1 180 0 1
pinlabel=23
T 4950 12150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 12200 5900 12200 1 0 0
{
T 6000 12150 5 8 1 1 180 6 1
pinnumber=24
T 6000 12150 5 8 0 0 180 6 1
pinseq=24
T 6000 12150 5 8 0 1 180 6 1
pinlabel=24
T 6000 12150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 11800 4800 11800 1 0 1
{
T 4950 11750 5 8 1 1 180 0 1
pinnumber=25
T 4950 11750 5 8 0 0 180 0 1
pinseq=25
T 4950 11750 5 8 0 1 180 0 1
pinlabel=25
T 4950 11750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 11800 5900 11800 1 0 0
{
T 6000 11750 5 8 1 1 180 6 1
pinnumber=26
T 6000 11750 5 8 0 0 180 6 1
pinseq=26
T 6000 11750 5 8 0 1 180 6 1
pinlabel=26
T 6000 11750 5 8 0 1 180 6 1
pintype=pas
}
B 5100 7600 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 5900 14400 5100 14400 3 0 0 0 -1 -1
L 5500 7600 5500 16800 3 0 0 0 -1 -1
L 5900 16400 5100 16400 3 0 0 0 -1 -1
L 5900 15200 5100 15200 3 0 0 0 -1 -1
L 5900 15600 5100 15600 3 0 0 0 -1 -1
L 5900 14800 5100 14800 3 0 0 0 -1 -1
L 5900 16000 5100 16000 3 0 0 0 -1 -1
L 5900 13200 5100 13200 3 0 0 0 -1 -1
L 5900 13600 5100 13600 3 0 0 0 -1 -1
L 5900 12800 5100 12800 3 0 0 0 -1 -1
L 5900 12000 5100 12000 3 0 0 0 -1 -1
L 5900 12400 5100 12400 3 0 0 0 -1 -1
L 5900 14000 5100 14000 3 0 0 0 -1 -1
P 5100 11400 4800 11400 1 0 1
{
T 4950 11350 5 8 1 1 180 0 1
pinnumber=27
T 4950 11350 5 8 0 0 180 0 1
pinseq=27
T 4950 11350 5 8 0 1 180 0 1
pinlabel=27
T 4950 11350 5 8 0 1 180 0 1
pintype=pas
}
L 5900 11200 5100 11200 3 0 0 0 -1 -1
P 6200 11400 5900 11400 1 0 0
{
T 6000 11350 5 8 1 1 180 6 1
pinnumber=28
T 6000 11350 5 8 0 0 180 6 1
pinseq=28
T 6000 11350 5 8 0 1 180 6 1
pinlabel=28
T 6000 11350 5 8 0 1 180 6 1
pintype=pas
}
L 5900 11600 5100 11600 3 0 0 0 -1 -1
L 5900 11600 5100 11600 3 0 0 0 -1 -1
P 5100 11000 4800 11000 1 0 1
{
T 4950 10950 5 8 1 1 180 0 1
pinnumber=29
T 4950 10950 5 8 0 0 180 0 1
pinseq=29
T 4950 10950 5 8 0 1 180 0 1
pinlabel=29
T 4950 10950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 11000 5900 11000 1 0 0
{
T 6000 10950 5 8 1 1 180 6 1
pinnumber=30
T 6000 10950 5 8 0 0 180 6 1
pinseq=30
T 6000 10950 5 8 0 1 180 6 1
pinlabel=30
T 6000 10950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 10600 4800 10600 1 0 1
{
T 4950 10550 5 8 1 1 180 0 1
pinnumber=31
T 4950 10550 5 8 0 0 180 0 1
pinseq=31
T 4950 10550 5 8 0 1 180 0 1
pinlabel=31
T 4950 10550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 10600 5900 10600 1 0 0
{
T 6000 10550 5 8 1 1 180 6 1
pinnumber=32
T 6000 10550 5 8 0 0 180 6 1
pinseq=32
T 6000 10550 5 8 0 1 180 6 1
pinlabel=32
T 6000 10550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 10200 4800 10200 1 0 1
{
T 4950 10150 5 8 1 1 180 0 1
pinnumber=33
T 4950 10150 5 8 0 0 180 0 1
pinseq=33
T 4950 10150 5 8 0 1 180 0 1
pinlabel=33
T 4950 10150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 10200 5900 10200 1 0 0
{
T 6000 10150 5 8 1 1 180 6 1
pinnumber=34
T 6000 10150 5 8 0 0 180 6 1
pinseq=16
T 6000 10150 5 8 0 1 180 6 1
pinlabel=16
T 6000 10150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9800 4800 9800 1 0 1
{
T 4950 9750 5 8 1 1 180 0 1
pinnumber=35
T 4950 9750 5 8 0 0 180 0 1
pinseq=35
T 4950 9750 5 8 0 1 180 0 1
pinlabel=35
T 4950 9750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9800 5900 9800 1 0 0
{
T 6000 9750 5 8 1 1 180 6 1
pinnumber=36
T 6000 9750 5 8 0 0 180 6 1
pinseq=36
T 6000 9750 5 8 0 1 180 6 1
pinlabel=36
T 6000 9750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9400 4800 9400 1 0 1
{
T 4950 9350 5 8 1 1 180 0 1
pinnumber=37
T 4950 9350 5 8 0 0 180 0 1
pinseq=37
T 4950 9350 5 8 0 1 180 0 1
pinlabel=37
T 4950 9350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9400 5900 9400 1 0 0
{
T 6000 9350 5 8 1 1 180 6 1
pinnumber=38
T 6000 9350 5 8 0 0 180 6 1
pinseq=38
T 6000 9350 5 8 0 1 180 6 1
pinlabel=38
T 6000 9350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9000 4800 9000 1 0 1
{
T 4950 8950 5 8 1 1 180 0 1
pinnumber=39
T 4950 8950 5 8 0 0 180 0 1
pinseq=39
T 4950 8950 5 8 0 1 180 0 1
pinlabel=39
T 4950 8950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9000 5900 9000 1 0 0
{
T 6000 8950 5 8 1 1 180 6 1
pinnumber=40
T 6000 8950 5 8 0 0 180 6 1
pinseq=40
T 6000 8950 5 8 0 1 180 6 1
pinlabel=40
T 6000 8950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 8600 4800 8600 1 0 1
{
T 4950 8550 5 8 1 1 180 0 1
pinnumber=41
T 4950 8550 5 8 0 0 180 0 1
pinseq=23
T 4950 8550 5 8 0 1 180 0 1
pinlabel=23
T 4950 8550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 8600 5900 8600 1 0 0
{
T 6000 8550 5 8 1 1 180 6 1
pinnumber=42
T 6000 8550 5 8 0 0 180 6 1
pinseq=42
T 6000 8550 5 8 0 1 180 6 1
pinlabel=42
T 6000 8550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 8200 4800 8200 1 0 1
{
T 4950 8150 5 8 1 1 180 0 1
pinnumber=43
T 4950 8150 5 8 0 0 180 0 1
pinseq=43
T 4950 8150 5 8 0 1 180 0 1
pinlabel=43
T 4950 8150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 8200 5900 8200 1 0 0
{
T 6000 8150 5 8 1 1 180 6 1
pinnumber=44
T 6000 8150 5 8 0 0 180 6 1
pinseq=44
T 6000 8150 5 8 0 1 180 6 1
pinlabel=44
T 6000 8150 5 8 0 1 180 6 1
pintype=pas
}
L 5900 10800 5100 10800 3 0 0 0 -1 -1
L 5900 9600 5100 9600 3 0 0 0 -1 -1
L 5900 10000 5100 10000 3 0 0 0 -1 -1
L 5900 9200 5100 9200 3 0 0 0 -1 -1
L 5900 8400 5100 8400 3 0 0 0 -1 -1
L 5900 8800 5100 8800 3 0 0 0 -1 -1
L 5900 10400 5100 10400 3 0 0 0 -1 -1
P 5100 7800 4800 7800 1 0 1
{
T 4950 7750 5 8 1 1 180 0 1
pinnumber=45
T 4950 7750 5 8 0 0 180 0 1
pinseq=45
T 4950 7750 5 8 0 1 180 0 1
pinlabel=45
T 4950 7750 5 8 0 1 180 0 1
pintype=pas
}
L 5900 7600 5100 7600 3 0 0 0 -1 -1
P 6200 7800 5900 7800 1 0 0
{
T 6000 7750 5 8 1 1 180 6 1
pinnumber=46
T 6000 7750 5 8 0 0 180 6 1
pinseq=46
T 6000 7750 5 8 0 1 180 6 1
pinlabel=46
T 6000 7750 5 8 0 1 180 6 1
pintype=pas
}
L 5900 8000 5100 8000 3 0 0 0 -1 -1
L 5900 8000 5100 8000 3 0 0 0 -1 -1
T 5600 7500 8 10 0 1 180 0 1
refdes=J?
]
{
T 4600 12200 5 10 0 0 180 0 1
device=HEADER46
T 5600 7500 5 10 1 1 180 0 1
refdes=J102
T 6200 16800 5 10 0 0 0 0 1
footprint=HEADER46_2
}
C 16600 16800 1 180 0 EMBEDDEDheader46-1.sym
[
T 15000 12200 8 10 0 0 180 0 1
device=HEADER46
T 15000 12000 8 10 0 0 180 0 1
class=IO
T 15000 11800 8 10 0 0 180 0 1
pins=34
P 15500 16600 15200 16600 1 0 1
{
T 15350 16550 5 8 1 1 180 0 1
pinnumber=1
T 15350 16550 5 8 0 0 180 0 1
pinseq=1
T 15350 16550 5 8 0 1 180 0 1
pinlabel=1
T 15350 16550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 16600 16300 16600 1 0 0
{
T 16400 16550 5 8 1 1 180 6 1
pinnumber=2
T 16400 16550 5 8 0 0 180 6 1
pinseq=2
T 16400 16550 5 8 0 1 180 6 1
pinlabel=2
T 16400 16550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 16200 15200 16200 1 0 1
{
T 15350 16150 5 8 1 1 180 0 1
pinnumber=3
T 15350 16150 5 8 0 0 180 0 1
pinseq=3
T 15350 16150 5 8 0 1 180 0 1
pinlabel=3
T 15350 16150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 16200 16300 16200 1 0 0
{
T 16400 16150 5 8 1 1 180 6 1
pinnumber=4
T 16400 16150 5 8 0 0 180 6 1
pinseq=4
T 16400 16150 5 8 0 1 180 6 1
pinlabel=4
T 16400 16150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15800 15200 15800 1 0 1
{
T 15350 15750 5 8 1 1 180 0 1
pinnumber=5
T 15350 15750 5 8 0 0 180 0 1
pinseq=5
T 15350 15750 5 8 0 1 180 0 1
pinlabel=5
T 15350 15750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15800 16300 15800 1 0 0
{
T 16400 15750 5 8 1 1 180 6 1
pinnumber=6
T 16400 15750 5 8 0 0 180 6 1
pinseq=6
T 16400 15750 5 8 0 1 180 6 1
pinlabel=6
T 16400 15750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15400 15200 15400 1 0 1
{
T 15350 15350 5 8 1 1 180 0 1
pinnumber=7
T 15350 15350 5 8 0 0 180 0 1
pinseq=7
T 15350 15350 5 8 0 1 180 0 1
pinlabel=7
T 15350 15350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15400 16300 15400 1 0 0
{
T 16400 15350 5 8 1 1 180 6 1
pinnumber=8
T 16400 15350 5 8 0 0 180 6 1
pinseq=8
T 16400 15350 5 8 0 1 180 6 1
pinlabel=8
T 16400 15350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15000 15200 15000 1 0 1
{
T 15350 14950 5 8 1 1 180 0 1
pinnumber=9
T 15350 14950 5 8 0 0 180 0 1
pinseq=9
T 15350 14950 5 8 0 1 180 0 1
pinlabel=9
T 15350 14950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15000 16300 15000 1 0 0
{
T 16400 14950 5 8 1 1 180 6 1
pinnumber=10
T 16400 14950 5 8 0 0 180 6 1
pinseq=10
T 16400 14950 5 8 0 1 180 6 1
pinlabel=10
T 16400 14950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 14600 15200 14600 1 0 1
{
T 15350 14550 5 8 1 1 180 0 1
pinnumber=11
T 15350 14550 5 8 0 0 180 0 1
pinseq=11
T 15350 14550 5 8 0 1 180 0 1
pinlabel=11
T 15350 14550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 14600 16300 14600 1 0 0
{
T 16400 14550 5 8 1 1 180 6 1
pinnumber=12
T 16400 14550 5 8 0 0 180 6 1
pinseq=12
T 16400 14550 5 8 0 1 180 6 1
pinlabel=12
T 16400 14550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 14200 15200 14200 1 0 1
{
T 15350 14150 5 8 1 1 180 0 1
pinnumber=13
T 15350 14150 5 8 0 0 180 0 1
pinseq=13
T 15350 14150 5 8 0 1 180 0 1
pinlabel=13
T 15350 14150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 14200 16300 14200 1 0 0
{
T 16400 14150 5 8 1 1 180 6 1
pinnumber=14
T 16400 14150 5 8 0 0 180 6 1
pinseq=14
T 16400 14150 5 8 0 1 180 6 1
pinlabel=14
T 16400 14150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13800 15200 13800 1 0 1
{
T 15350 13750 5 8 1 1 180 0 1
pinnumber=15
T 15350 13750 5 8 0 0 180 0 1
pinseq=15
T 15350 13750 5 8 0 1 180 0 1
pinlabel=15
T 15350 13750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13800 16300 13800 1 0 0
{
T 16400 13750 5 8 1 1 180 6 1
pinnumber=16
T 16400 13750 5 8 0 0 180 6 1
pinseq=16
T 16400 13750 5 8 0 1 180 6 1
pinlabel=16
T 16400 13750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13400 15200 13400 1 0 1
{
T 15350 13350 5 8 1 1 180 0 1
pinnumber=17
T 15350 13350 5 8 0 0 180 0 1
pinseq=17
T 15350 13350 5 8 0 1 180 0 1
pinlabel=17
T 15350 13350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13400 16300 13400 1 0 0
{
T 16400 13350 5 8 1 1 180 6 1
pinnumber=18
T 16400 13350 5 8 0 0 180 6 1
pinseq=18
T 16400 13350 5 8 0 1 180 6 1
pinlabel=18
T 16400 13350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13000 15200 13000 1 0 1
{
T 15350 12950 5 8 1 1 180 0 1
pinnumber=19
T 15350 12950 5 8 0 0 180 0 1
pinseq=19
T 15350 12950 5 8 0 1 180 0 1
pinlabel=19
T 15350 12950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13000 16300 13000 1 0 0
{
T 16400 12950 5 8 1 1 180 6 1
pinnumber=20
T 16400 12950 5 8 0 0 180 6 1
pinseq=20
T 16400 12950 5 8 0 1 180 6 1
pinlabel=20
T 16400 12950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 12600 15200 12600 1 0 1
{
T 15350 12550 5 8 1 1 180 0 1
pinnumber=21
T 15350 12550 5 8 0 0 180 0 1
pinseq=21
T 15350 12550 5 8 0 1 180 0 1
pinlabel=21
T 15350 12550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 12600 16300 12600 1 0 0
{
T 16400 12550 5 8 1 1 180 6 1
pinnumber=22
T 16400 12550 5 8 0 0 180 6 1
pinseq=22
T 16400 12550 5 8 0 1 180 6 1
pinlabel=22
T 16400 12550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 12200 15200 12200 1 0 1
{
T 15350 12150 5 8 1 1 180 0 1
pinnumber=23
T 15350 12150 5 8 0 0 180 0 1
pinseq=23
T 15350 12150 5 8 0 1 180 0 1
pinlabel=23
T 15350 12150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 12200 16300 12200 1 0 0
{
T 16400 12150 5 8 1 1 180 6 1
pinnumber=24
T 16400 12150 5 8 0 0 180 6 1
pinseq=24
T 16400 12150 5 8 0 1 180 6 1
pinlabel=24
T 16400 12150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 11800 15200 11800 1 0 1
{
T 15350 11750 5 8 1 1 180 0 1
pinnumber=25
T 15350 11750 5 8 0 0 180 0 1
pinseq=25
T 15350 11750 5 8 0 1 180 0 1
pinlabel=25
T 15350 11750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 11800 16300 11800 1 0 0
{
T 16400 11750 5 8 1 1 180 6 1
pinnumber=26
T 16400 11750 5 8 0 0 180 6 1
pinseq=26
T 16400 11750 5 8 0 1 180 6 1
pinlabel=26
T 16400 11750 5 8 0 1 180 6 1
pintype=pas
}
B 15500 7600 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 16300 14400 15500 14400 3 0 0 0 -1 -1
L 15900 7600 15900 16800 3 0 0 0 -1 -1
L 16300 16400 15500 16400 3 0 0 0 -1 -1
L 16300 15200 15500 15200 3 0 0 0 -1 -1
L 16300 15600 15500 15600 3 0 0 0 -1 -1
L 16300 14800 15500 14800 3 0 0 0 -1 -1
L 16300 16000 15500 16000 3 0 0 0 -1 -1
L 16300 13200 15500 13200 3 0 0 0 -1 -1
L 16300 13600 15500 13600 3 0 0 0 -1 -1
L 16300 12800 15500 12800 3 0 0 0 -1 -1
L 16300 12000 15500 12000 3 0 0 0 -1 -1
L 16300 12400 15500 12400 3 0 0 0 -1 -1
L 16300 14000 15500 14000 3 0 0 0 -1 -1
P 15500 11400 15200 11400 1 0 1
{
T 15350 11350 5 8 1 1 180 0 1
pinnumber=27
T 15350 11350 5 8 0 0 180 0 1
pinseq=27
T 15350 11350 5 8 0 1 180 0 1
pinlabel=27
T 15350 11350 5 8 0 1 180 0 1
pintype=pas
}
L 16300 11200 15500 11200 3 0 0 0 -1 -1
P 16600 11400 16300 11400 1 0 0
{
T 16400 11350 5 8 1 1 180 6 1
pinnumber=28
T 16400 11350 5 8 0 0 180 6 1
pinseq=28
T 16400 11350 5 8 0 1 180 6 1
pinlabel=28
T 16400 11350 5 8 0 1 180 6 1
pintype=pas
}
L 16300 11600 15500 11600 3 0 0 0 -1 -1
L 16300 11600 15500 11600 3 0 0 0 -1 -1
P 15500 11000 15200 11000 1 0 1
{
T 15350 10950 5 8 1 1 180 0 1
pinnumber=29
T 15350 10950 5 8 0 0 180 0 1
pinseq=29
T 15350 10950 5 8 0 1 180 0 1
pinlabel=29
T 15350 10950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 11000 16300 11000 1 0 0
{
T 16400 10950 5 8 1 1 180 6 1
pinnumber=30
T 16400 10950 5 8 0 0 180 6 1
pinseq=30
T 16400 10950 5 8 0 1 180 6 1
pinlabel=30
T 16400 10950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 10600 15200 10600 1 0 1
{
T 15350 10550 5 8 1 1 180 0 1
pinnumber=31
T 15350 10550 5 8 0 0 180 0 1
pinseq=31
T 15350 10550 5 8 0 1 180 0 1
pinlabel=31
T 15350 10550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 10600 16300 10600 1 0 0
{
T 16400 10550 5 8 1 1 180 6 1
pinnumber=32
T 16400 10550 5 8 0 0 180 6 1
pinseq=32
T 16400 10550 5 8 0 1 180 6 1
pinlabel=32
T 16400 10550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 10200 15200 10200 1 0 1
{
T 15350 10150 5 8 1 1 180 0 1
pinnumber=33
T 15350 10150 5 8 0 0 180 0 1
pinseq=33
T 15350 10150 5 8 0 1 180 0 1
pinlabel=33
T 15350 10150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 10200 16300 10200 1 0 0
{
T 16400 10150 5 8 1 1 180 6 1
pinnumber=34
T 16400 10150 5 8 0 0 180 6 1
pinseq=16
T 16400 10150 5 8 0 1 180 6 1
pinlabel=16
T 16400 10150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9800 15200 9800 1 0 1
{
T 15350 9750 5 8 1 1 180 0 1
pinnumber=35
T 15350 9750 5 8 0 0 180 0 1
pinseq=35
T 15350 9750 5 8 0 1 180 0 1
pinlabel=35
T 15350 9750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9800 16300 9800 1 0 0
{
T 16400 9750 5 8 1 1 180 6 1
pinnumber=36
T 16400 9750 5 8 0 0 180 6 1
pinseq=36
T 16400 9750 5 8 0 1 180 6 1
pinlabel=36
T 16400 9750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9400 15200 9400 1 0 1
{
T 15350 9350 5 8 1 1 180 0 1
pinnumber=37
T 15350 9350 5 8 0 0 180 0 1
pinseq=37
T 15350 9350 5 8 0 1 180 0 1
pinlabel=37
T 15350 9350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9400 16300 9400 1 0 0
{
T 16400 9350 5 8 1 1 180 6 1
pinnumber=38
T 16400 9350 5 8 0 0 180 6 1
pinseq=38
T 16400 9350 5 8 0 1 180 6 1
pinlabel=38
T 16400 9350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9000 15200 9000 1 0 1
{
T 15350 8950 5 8 1 1 180 0 1
pinnumber=39
T 15350 8950 5 8 0 0 180 0 1
pinseq=39
T 15350 8950 5 8 0 1 180 0 1
pinlabel=39
T 15350 8950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9000 16300 9000 1 0 0
{
T 16400 8950 5 8 1 1 180 6 1
pinnumber=40
T 16400 8950 5 8 0 0 180 6 1
pinseq=40
T 16400 8950 5 8 0 1 180 6 1
pinlabel=40
T 16400 8950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 8600 15200 8600 1 0 1
{
T 15350 8550 5 8 1 1 180 0 1
pinnumber=41
T 15350 8550 5 8 0 0 180 0 1
pinseq=23
T 15350 8550 5 8 0 1 180 0 1
pinlabel=23
T 15350 8550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 8600 16300 8600 1 0 0
{
T 16400 8550 5 8 1 1 180 6 1
pinnumber=42
T 16400 8550 5 8 0 0 180 6 1
pinseq=42
T 16400 8550 5 8 0 1 180 6 1
pinlabel=42
T 16400 8550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 8200 15200 8200 1 0 1
{
T 15350 8150 5 8 1 1 180 0 1
pinnumber=43
T 15350 8150 5 8 0 0 180 0 1
pinseq=43
T 15350 8150 5 8 0 1 180 0 1
pinlabel=43
T 15350 8150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 8200 16300 8200 1 0 0
{
T 16400 8150 5 8 1 1 180 6 1
pinnumber=44
T 16400 8150 5 8 0 0 180 6 1
pinseq=44
T 16400 8150 5 8 0 1 180 6 1
pinlabel=44
T 16400 8150 5 8 0 1 180 6 1
pintype=pas
}
L 16300 10800 15500 10800 3 0 0 0 -1 -1
L 16300 9600 15500 9600 3 0 0 0 -1 -1
L 16300 10000 15500 10000 3 0 0 0 -1 -1
L 16300 9200 15500 9200 3 0 0 0 -1 -1
L 16300 8400 15500 8400 3 0 0 0 -1 -1
L 16300 8800 15500 8800 3 0 0 0 -1 -1
L 16300 10400 15500 10400 3 0 0 0 -1 -1
P 15500 7800 15200 7800 1 0 1
{
T 15350 7750 5 8 1 1 180 0 1
pinnumber=45
T 15350 7750 5 8 0 0 180 0 1
pinseq=45
T 15350 7750 5 8 0 1 180 0 1
pinlabel=45
T 15350 7750 5 8 0 1 180 0 1
pintype=pas
}
L 16300 7600 15500 7600 3 0 0 0 -1 -1
P 16600 7800 16300 7800 1 0 0
{
T 16400 7750 5 8 1 1 180 6 1
pinnumber=46
T 16400 7750 5 8 0 0 180 6 1
pinseq=46
T 16400 7750 5 8 0 1 180 6 1
pinlabel=46
T 16400 7750 5 8 0 1 180 6 1
pintype=pas
}
L 16300 8000 15500 8000 3 0 0 0 -1 -1
L 16300 8000 15500 8000 3 0 0 0 -1 -1
T 16000 7500 8 10 0 1 180 0 1
refdes=J?
]
{
T 15000 12200 5 10 0 0 180 0 1
device=HEADER46
T 16000 7500 5 10 1 1 180 0 1
refdes=J103
T 16600 16800 5 10 0 0 0 0 1
footprint=HEADER46_2
}
T 15000 17000 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P9
C 4400 16300 1 0 0 EMBEDDEDgnd-1.sym
[
L 4480 16310 4520 16310 3 0 0 0 -1 -1
L 4455 16350 4545 16350 3 0 0 0 -1 -1
L 4400 16400 4600 16400 3 0 0 0 -1 -1
P 4500 16400 4500 16600 1 0 1
{
T 4558 16461 5 4 0 1 0 0 1
pinnumber=1
T 4558 16461 5 4 0 0 0 0 1
pinseq=1
T 4558 16461 5 4 0 1 0 0 1
pinlabel=1
T 4558 16461 5 4 0 1 0 0 1
pintype=pwr
}
T 4700 16350 8 10 0 0 0 0 1
net=GND:1
]
N 4500 16600 4800 16600 4
C 6400 16300 1 0 0 EMBEDDEDgnd-1.sym
[
P 6500 16400 6500 16600 1 0 1
{
T 6558 16461 5 4 0 1 0 0 1
pintype=pwr
T 6558 16461 5 4 0 1 0 0 1
pinlabel=1
T 6558 16461 5 4 0 0 0 0 1
pinseq=1
T 6558 16461 5 4 0 1 0 0 1
pinnumber=1
}
L 6400 16400 6600 16400 3 0 0 0 -1 -1
L 6455 16350 6545 16350 3 0 0 0 -1 -1
L 6480 16310 6520 16310 3 0 0 0 -1 -1
T 6700 16350 8 10 0 0 0 0 1
net=GND:1
]
N 6200 16600 6500 16600 4
N 4500 16200 4800 16200 4
N 4500 15800 4800 15800 4
N 4500 15400 4800 15400 4
N 4500 15000 4800 15000 4
N 4500 14600 4800 14600 4
N 4500 14200 4800 14200 4
N 4500 13800 4800 13800 4
N 4500 13400 4800 13400 4
N 4500 13000 4800 13000 4
N 4500 12600 4800 12600 4
N 4500 12200 4800 12200 4
N 4500 11800 4800 11800 4
N 6200 16200 6500 16200 4
N 6200 15800 6500 15800 4
N 6200 15400 6500 15400 4
N 6200 15000 6500 15000 4
N 6200 14600 6500 14600 4
N 6200 14200 6500 14200 4
N 6200 13800 6500 13800 4
N 6200 13400 6500 13400 4
N 6200 13000 6500 13000 4
N 6200 12600 6500 12600 4
N 6200 12200 6500 12200 4
N 6200 11800 6500 11800 4
N 14900 15800 15200 15800 4
N 16600 15800 16900 15800 4
C 16700 15800 1 0 0 EMBEDDED5V-plus-1.sym
[
T 16775 16050 9 8 1 0 0 0 1
+5V
T 17000 15800 8 8 0 0 0 0 1
net=+5V:1
P 16900 15800 16900 16000 1 0 0
{
T 16950 15850 5 6 0 1 0 0 1
pinnumber=1
T 16950 15850 5 6 0 0 0 0 1
pinseq=1
T 16950 15850 5 6 0 1 0 0 1
pinlabel=1
T 16950 15850 5 6 0 1 0 0 1
pintype=pwr
}
L 16750 16000 17050 16000 3 0 0 0 -1 -1
]
C 14800 16300 1 0 0 EMBEDDEDgnd-1.sym
[
T 15100 16350 8 10 0 0 0 0 1
net=GND:1
L 14880 16310 14920 16310 3 0 0 0 -1 -1
L 14855 16350 14945 16350 3 0 0 0 -1 -1
L 14800 16400 15000 16400 3 0 0 0 -1 -1
P 14900 16400 14900 16600 1 0 1
{
T 14958 16461 5 4 0 1 0 0 1
pintype=pwr
T 14958 16461 5 4 0 1 0 0 1
pinlabel=1
T 14958 16461 5 4 0 0 0 0 1
pinseq=1
T 14958 16461 5 4 0 1 0 0 1
pinnumber=1
}
]
C 16800 16300 1 0 0 EMBEDDEDgnd-1.sym
[
T 17100 16350 8 10 0 0 0 0 1
net=GND:1
L 16880 16310 16920 16310 3 0 0 0 -1 -1
L 16855 16350 16945 16350 3 0 0 0 -1 -1
L 16800 16400 17000 16400 3 0 0 0 -1 -1
P 16900 16400 16900 16600 1 0 1
{
T 16958 16461 5 4 0 1 0 0 1
pintype=pwr
T 16958 16461 5 4 0 1 0 0 1
pinlabel=1
T 16958 16461 5 4 0 0 0 0 1
pinseq=1
T 16958 16461 5 4 0 1 0 0 1
pinnumber=1
}
]
N 14900 16600 15200 16600 4
N 16600 16600 16900 16600 4
C 14800 7500 1 0 0 EMBEDDEDgnd-1.sym
[
T 15100 7550 8 10 0 0 0 0 1
net=GND:1
P 14900 7600 14900 7800 1 0 1
{
T 14958 7661 5 4 0 1 0 0 1
pinnumber=1
T 14958 7661 5 4 0 0 0 0 1
pinseq=1
T 14958 7661 5 4 0 1 0 0 1
pinlabel=1
T 14958 7661 5 4 0 1 0 0 1
pintype=pwr
}
L 14800 7600 15000 7600 3 0 0 0 -1 -1
L 14855 7550 14945 7550 3 0 0 0 -1 -1
L 14880 7510 14920 7510 3 0 0 0 -1 -1
]
C 16800 7500 1 0 0 EMBEDDEDgnd-1.sym
[
T 17100 7550 8 10 0 0 0 0 1
net=GND:1
L 16880 7510 16920 7510 3 0 0 0 -1 -1
L 16855 7550 16945 7550 3 0 0 0 -1 -1
L 16800 7600 17000 7600 3 0 0 0 -1 -1
P 16900 7600 16900 7800 1 0 1
{
T 16958 7661 5 4 0 1 0 0 1
pintype=pwr
T 16958 7661 5 4 0 1 0 0 1
pinlabel=1
T 16958 7661 5 4 0 0 0 0 1
pinseq=1
T 16958 7661 5 4 0 1 0 0 1
pinnumber=1
}
]
N 15200 8200 14900 8200 4
N 14900 8200 14900 7800 4
N 16600 8200 16900 8200 4
N 16900 7800 16900 10200 4
N 15200 7800 14900 7800 4
N 16900 7800 16600 7800 4
N 16600 13000 17500 13000 4
N 14300 13000 15200 13000 4
N 14300 13400 15200 13400 4
N 16600 13400 17500 13400 4
N 14300 12600 15200 12600 4
N 16600 12600 17500 12600 4
N 14300 8600 15200 8600 4
N 4500 9000 4800 9000 4
N 4500 8600 4800 8600 4
N 4500 8200 4800 8200 4
N 4500 7800 4800 7800 4
N 6200 9000 6500 9000 4
N 6200 8600 6500 8600 4
N 6200 8200 6500 8200 4
N 6200 7800 6500 7800 4
C 17500 14900 1 0 0 EMBEDDEDoutput-1.sym
[
P 17500 15000 17700 15000 1 0 0
{
T 17750 14950 5 6 0 0 0 0 1
pinseq=1
T 17750 14950 5 6 0 1 0 0 1
pinnumber=1
}
L 17700 15100 17700 14900 3 0 0 0 -1 -1
L 17700 15100 18200 15100 3 0 0 0 -1 -1
L 18200 15100 18300 15000 3 0 0 0 -1 -1
L 18300 15000 18200 14900 3 0 0 0 -1 -1
L 18200 14900 17700 14900 3 0 0 0 -1 -1
T 17600 15200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 17600 15200 5 10 0 0 0 0 1
device=OUTPUT
T 18400 14900 5 10 1 1 0 0 1
value=SYS_RESETn
T 17500 14900 5 10 0 1 180 0 1
net=SYS_RESETn:1
}
N 16600 15000 17500 15000 4
N 16600 11000 17500 11000 4
N 16600 11400 17500 11400 4
N 16600 11800 17500 11800 4
N 16600 12200 17500 12200 4
N 14300 10600 15200 10600 4
N 14300 11000 15200 11000 4
N 14300 11800 15200 11800 4
N 14300 11400 15200 11400 4
N 16600 10200 16900 10200 4
N 16600 8600 17500 8600 4
N 14300 14600 15200 14600 4
N 16600 14600 17500 14600 4
N 4500 11400 4800 11400 4
N 4500 11000 4800 11000 4
N 6200 11400 6500 11400 4
N 6200 11000 6500 11000 4
C 2000 5600 1 0 0 EMBEDDEDcui-pj-002a.sym
[
T 1200 5100 5 10 0 0 0 0 1
device=PJ-002A-SMT
P 2600 5700 2900 5700 1 0 1
{
T 2050 5650 5 8 1 1 0 0 1
pinnumber=2
T 2050 5650 5 8 0 0 0 0 1
pinseq=2
T 2050 5650 5 8 0 1 0 0 1
pinlabel=2
T 2050 5650 5 8 0 1 0 0 1
pintype=pas
}
P 2600 5900 2900 5900 1 0 1
{
T 2050 5850 5 8 1 1 0 0 1
pinnumber=1
T 2050 5850 5 8 0 0 0 0 1
pinseq=1
T 2050 5850 5 8 0 1 0 0 1
pinlabel=1
T 2050 5850 5 8 0 1 0 0 1
pintype=pas
}
L 2400 5700 2300 5800 3 0 0 0 -1 -1
L 2300 5800 2200 5700 3 0 0 0 -1 -1
L 2400 5700 2600 5700 3 0 0 0 -1 -1
L 2200 5900 2600 5900 3 0 0 0 -1 -1
B 2000 5600 600 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2000 6100 8 10 0 1 0 0 1
refdes=J?
P 2600 5800 2900 5800 1 0 1
{
T 2050 5750 5 8 1 1 0 0 1
pinnumber=3
T 2050 5750 5 8 0 0 0 0 1
pinseq=3
T 2050 5750 5 8 0 1 0 0 1
pinlabel=3
T 2050 5750 5 8 0 1 0 0 1
pintype=pas
}
L 2600 5800 2500 5800 3 0 0 0 -1 -1
L 2500 5800 2500 5700 3 0 0 0 -1 -1
L 2450 5750 2500 5700 3 0 0 0 -1 -1
L 2550 5750 2500 5700 3 0 0 0 -1 -1
L 2550 5750 2450 5750 3 0 0 0 -1 -1
]
{
T 1200 5100 5 10 0 0 0 0 1
device=PJ-002A-SMT
T 2000 6100 5 10 1 1 0 0 1
refdes=J101
T 2000 5600 5 10 0 0 0 0 1
footprint=cui-pj-002a
}
C 2800 5200 1 0 0 EMBEDDEDgnd-1.sym
[
P 2900 5300 2900 5500 1 0 1
{
T 2958 5361 5 4 0 1 0 0 1
pinnumber=1
T 2958 5361 5 4 0 0 0 0 1
pinseq=1
T 2958 5361 5 4 0 1 0 0 1
pinlabel=1
T 2958 5361 5 4 0 1 0 0 1
pintype=pwr
}
L 2800 5300 3000 5300 3 0 0 0 -1 -1
L 2855 5250 2945 5250 3 0 0 0 -1 -1
L 2880 5210 2920 5210 3 0 0 0 -1 -1
T 3100 5250 8 10 0 0 0 0 1
net=GND:1
]
N 2900 5900 5500 5900 4
N 2900 5500 2900 5700 4
N 15200 16200 14300 16200 4
N 16600 16200 17600 16200 4
N 3500 5800 3500 5900 4
C 3600 4900 1 90 0 EMBEDDEDresistor-1.sym
[
L 3400 5500 3600 5400 3 0 0 0 -1 -1
L 3600 5400 3400 5300 3 0 0 0 -1 -1
L 3400 5300 3600 5200 3 0 0 0 -1 -1
L 3600 5200 3400 5100 3 0 0 0 -1 -1
L 3400 5500 3600 5600 3 0 0 0 -1 -1
L 3600 5600 3500 5650 3 0 0 0 -1 -1
P 3500 5800 3500 5650 1 0 0
{
T 3450 5700 5 8 0 1 90 0 1
pinnumber=2
T 3450 5700 5 8 0 0 90 0 1
pinseq=2
T 3450 5700 5 8 0 1 90 0 1
pinlabel=2
T 3450 5700 5 8 0 1 90 0 1
pintype=pas
}
P 3500 4900 3500 5052 1 0 0
{
T 3450 5000 5 8 0 1 90 0 1
pinnumber=1
T 3450 5000 5 8 0 0 90 0 1
pinseq=1
T 3450 5000 5 8 0 1 90 0 1
pinlabel=1
T 3450 5000 5 8 0 1 90 0 1
pintype=pas
}
L 3400 5101 3500 5050 3 0 0 0 -1 -1
T 3200 5200 5 10 0 0 90 0 1
device=RESISTOR
T 3300 5100 8 10 0 1 90 0 1
refdes=R?
T 3600 4900 8 10 0 1 90 0 1
pins=2
T 3600 4900 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 3200 5200 5 10 0 0 90 0 1
device=RESISTOR
T 3600 4900 5 10 0 1 0 0 1
footprint=0603
T 3700 5200 5 10 1 1 0 0 1
value=330
T 3700 5400 5 10 1 1 0 0 1
refdes=R110
}
N 3500 3900 3500 4000 4
C 3300 4000 1 270 1 EMBEDDEDled-3.sym
[
L 3800 4400 3775 4450 3 0 0 0 -1 -1
L 3800 4400 3750 4425 3 0 0 0 -1 -1
L 3800 4300 3775 4350 3 0 0 0 -1 -1
L 3800 4300 3750 4325 3 0 0 0 -1 -1
L 3700 4400 3800 4300 3 0 0 0 -1 -1
L 3700 4500 3800 4400 3 0 0 0 -1 -1
L 3500 4600 3500 4700 3 0 0 0 -1 -1
L 3500 4200 3500 4300 3 0 0 0 -1 -1
P 3500 4900 3500 4700 1 0 0
{
T 3550 5000 5 8 0 0 90 2 1
pinseq=2
T 3650 5000 5 8 0 0 90 2 1
pintype=pas
T 3450 5400 9 8 0 1 90 6 1
pinlabel=ANODE
T 3450 4800 5 8 0 1 90 6 1
pinnumber=2
}
P 3500 4000 3500 4200 1 0 0
{
T 4250 4600 5 8 0 0 90 6 1
pinseq=1
T 4150 4900 5 8 0 0 90 6 1
pintype=pas
T 3950 4800 9 8 0 1 90 6 1
pinlabel=CATHODE
T 3450 4200 5 8 0 1 90 6 1
pinnumber=1
}
L 3300 4300 3700 4300 3 0 0 0 -1 -1
L 3500 4300 3700 4600 3 0 0 0 -1 -1
L 3300 4600 3500 4300 3 0 0 0 -1 -1
L 3300 4600 3700 4600 3 0 0 0 -1 -1
T 3750 4950 5 10 0 0 270 6 1
numslots=0
T 3850 4950 5 10 0 0 270 6 1
description=Generic LED
T 3850 4450 8 10 0 1 270 6 1
refdes=D?
T 3950 4950 5 10 0 0 270 6 1
device=LED
]
{
T 3950 4950 5 10 0 0 270 6 1
device=LED
T 3300 4000 5 10 0 0 270 0 1
footprint=805_pol
T 4450 4550 5 10 1 1 0 6 1
refdes=LED101
}
T 3800 4200 9 10 1 0 0 0 1
PWR
C 3400 3600 1 0 0 EMBEDDEDgnd-1.sym
[
P 3500 3700 3500 3900 1 0 1
{
T 3558 3761 5 4 0 1 0 0 1
pinnumber=1
T 3558 3761 5 4 0 0 0 0 1
pinseq=1
T 3558 3761 5 4 0 1 0 0 1
pinlabel=1
T 3558 3761 5 4 0 1 0 0 1
pintype=pwr
}
L 3400 3700 3600 3700 3 0 0 0 -1 -1
L 3455 3650 3545 3650 3 0 0 0 -1 -1
L 3480 3610 3520 3610 3 0 0 0 -1 -1
T 3700 3650 8 10 0 0 0 0 1
net=GND:1
]
C 14300 12900 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 13200 5 10 0 0 0 6 1
device=OUTPUT
P 14300 13000 14100 13000 1 0 0
{
T 14050 12950 5 6 0 0 0 6 1
pinseq=1
T 14050 12950 5 6 0 1 0 6 1
pinnumber=1
}
L 14100 13100 14100 12900 3 0 0 0 -1 -1
L 14100 13100 13600 13100 3 0 0 0 -1 -1
L 13600 13100 13500 13000 3 0 0 0 -1 -1
L 13500 13000 13600 12900 3 0 0 0 -1 -1
L 13600 12900 14100 12900 3 0 0 0 -1 -1
]
{
T 14200 13200 5 10 0 0 0 6 1
device=OUTPUT
T 12600 13100 5 10 1 1 180 6 1
value=I2C1_SCL
T 14300 12900 5 10 0 1 180 6 1
net=I2C1_SCL:1
}
C 17500 12900 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 13200 5 10 0 0 0 0 1
device=OUTPUT
P 17500 13000 17700 13000 1 0 0
{
T 17750 12950 5 6 0 0 0 0 1
pinseq=1
T 17750 12950 5 6 0 1 0 0 1
pinnumber=1
}
L 17700 13100 17700 12900 3 0 0 0 -1 -1
L 17700 13100 18200 13100 3 0 0 0 -1 -1
L 18200 13100 18300 13000 3 0 0 0 -1 -1
L 18300 13000 18200 12900 3 0 0 0 -1 -1
L 18200 12900 17700 12900 3 0 0 0 -1 -1
]
{
T 17600 13200 5 10 0 0 0 0 1
device=OUTPUT
T 18400 12900 5 10 1 1 0 0 1
value=I2C1_SDA
T 17500 12900 5 10 0 1 180 0 1
net=I2C1_SDA:1
}
C 17500 12700 1 180 1 EMBEDDEDoutput-1.sym
[
T 17600 12400 5 10 0 0 180 6 1
device=OUTPUT
P 17500 12600 17700 12600 1 0 0
{
T 17750 12650 5 6 0 1 180 6 1
pinnumber=1
T 17750 12650 5 6 0 0 180 6 1
pinseq=1
}
L 17700 12500 17700 12700 3 0 0 0 -1 -1
L 17700 12500 18200 12500 3 0 0 0 -1 -1
L 18200 12500 18300 12600 3 0 0 0 -1 -1
L 18300 12600 18200 12700 3 0 0 0 -1 -1
L 18200 12700 17700 12700 3 0 0 0 -1 -1
]
{
T 17600 12400 5 10 0 0 180 6 1
device=OUTPUT
T 17500 12700 5 10 0 1 0 6 1
net=SPI1_SCK:1
T 18400 12700 5 10 1 1 180 6 1
value=SPI1_SCK
}
C 14300 12500 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 12800 5 10 0 0 0 6 1
device=OUTPUT
P 14300 12600 14100 12600 1 0 0
{
T 14050 12550 5 6 0 1 0 6 1
pinnumber=1
T 14050 12550 5 6 0 0 0 6 1
pinseq=1
}
L 14100 12700 14100 12500 3 0 0 0 -1 -1
L 14100 12700 13600 12700 3 0 0 0 -1 -1
L 13600 12700 13500 12600 3 0 0 0 -1 -1
L 13500 12600 13600 12500 3 0 0 0 -1 -1
L 13600 12500 14100 12500 3 0 0 0 -1 -1
]
{
T 14200 12800 5 10 0 0 0 6 1
device=OUTPUT
T 14300 12500 5 10 0 1 180 6 1
net=SPI1_MISO:1
T 12400 12700 5 10 1 1 180 6 1
value=SPI1_MISO
}
C 14300 14500 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 14800 5 10 0 0 0 6 1
device=OUTPUT
P 14300 14600 14100 14600 1 0 0
{
T 14050 14550 5 6 0 1 0 6 1
pinnumber=1
T 14050 14550 5 6 0 0 0 6 1
pinseq=1
}
L 14100 14700 14100 14500 3 0 0 0 -1 -1
L 14100 14700 13600 14700 3 0 0 0 -1 -1
L 13600 14700 13500 14600 3 0 0 0 -1 -1
L 13500 14600 13600 14500 3 0 0 0 -1 -1
L 13600 14500 14100 14500 3 0 0 0 -1 -1
]
{
T 14200 14800 5 10 0 0 0 6 1
device=OUTPUT
T 14300 14500 5 10 0 1 180 6 1
net=FSMC_NWAIT:1
T 12200 14700 5 10 1 1 180 6 1
value=FSMC_NWAIT
}
C 6500 11700 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 12000 5 10 0 0 0 0 1
device=OUTPUT
P 6500 11800 6700 11800 1 0 0
{
T 6750 11750 5 6 0 1 0 0 1
pinnumber=1
T 6750 11750 5 6 0 0 0 0 1
pinseq=1
}
L 6700 11900 6700 11700 3 0 0 0 -1 -1
L 6700 11900 7200 11900 3 0 0 0 -1 -1
L 7200 11900 7300 11800 3 0 0 0 -1 -1
L 7300 11800 7200 11700 3 0 0 0 -1 -1
L 7200 11700 6700 11700 3 0 0 0 -1 -1
]
{
T 6600 12000 5 10 0 0 0 0 1
device=OUTPUT
T 6500 11700 5 10 0 1 180 0 1
net=FSMC_NE1:1
T 8400 11900 5 10 1 1 180 0 1
value=FSMC_NE1
}
C 6500 13500 1 180 1 EMBEDDEDoutput-1.sym
[
T 6600 13200 5 10 0 0 180 6 1
device=OUTPUT
P 6500 13400 6700 13400 1 0 0
{
T 6750 13450 5 6 0 1 180 6 1
pinnumber=1
T 6750 13450 5 6 0 0 180 6 1
pinseq=1
}
L 6700 13300 6700 13500 3 0 0 0 -1 -1
L 6700 13300 7200 13300 3 0 0 0 -1 -1
L 7200 13300 7300 13400 3 0 0 0 -1 -1
L 7300 13400 7200 13500 3 0 0 0 -1 -1
L 7200 13500 6700 13500 3 0 0 0 -1 -1
]
{
T 6600 13200 5 10 0 0 180 6 1
device=OUTPUT
T 6500 13500 5 10 0 1 0 6 1
net=FSMC_CLK:1
T 8400 13300 5 10 1 1 0 6 1
value=FSMC_CLK
}
C 4500 15700 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 16000 5 10 0 0 0 6 1
device=OUTPUT
P 4500 15800 4300 15800 1 0 0
{
T 4250 15750 5 6 0 1 0 6 1
pinnumber=1
T 4250 15750 5 6 0 0 0 6 1
pinseq=1
}
L 4300 15900 4300 15700 3 0 0 0 -1 -1
L 4300 15900 3800 15900 3 0 0 0 -1 -1
L 3800 15900 3700 15800 3 0 0 0 -1 -1
L 3700 15800 3800 15700 3 0 0 0 -1 -1
L 3800 15700 4300 15700 3 0 0 0 -1 -1
]
{
T 4400 16000 5 10 0 0 0 6 1
device=OUTPUT
T 4500 15700 5 10 0 1 180 6 1
net=FSMC_DA2:1
T 2700 15900 5 10 1 1 180 6 1
value=FSMC_DA2
}
C 6500 15900 1 180 1 EMBEDDEDoutput-1.sym
[
T 6600 15600 5 10 0 0 180 6 1
device=OUTPUT
P 6500 15800 6700 15800 1 0 0
{
T 6750 15850 5 6 0 1 180 6 1
pinnumber=1
T 6750 15850 5 6 0 0 180 6 1
pinseq=1
}
L 6700 15700 6700 15900 3 0 0 0 -1 -1
L 6700 15700 7200 15700 3 0 0 0 -1 -1
L 7200 15700 7300 15800 3 0 0 0 -1 -1
L 7300 15800 7200 15900 3 0 0 0 -1 -1
L 7200 15900 6700 15900 3 0 0 0 -1 -1
]
{
T 6600 15600 5 10 0 0 180 6 1
device=OUTPUT
T 6500 15900 5 10 0 1 0 6 1
net=FSMC_DA3:1
T 8400 15700 5 10 1 1 0 6 1
value=FSMC_DA3
}
C 4500 14700 1 180 0 EMBEDDEDoutput-1.sym
[
T 4400 14400 5 10 0 0 180 0 1
device=OUTPUT
P 4500 14600 4300 14600 1 0 0
{
T 4250 14650 5 6 0 1 180 0 1
pinnumber=1
T 4250 14650 5 6 0 0 180 0 1
pinseq=1
}
L 4300 14500 4300 14700 3 0 0 0 -1 -1
L 4300 14500 3800 14500 3 0 0 0 -1 -1
L 3800 14500 3700 14600 3 0 0 0 -1 -1
L 3700 14600 3800 14700 3 0 0 0 -1 -1
L 3800 14700 4300 14700 3 0 0 0 -1 -1
]
{
T 4400 14400 5 10 0 0 180 0 1
device=OUTPUT
T 4500 14700 5 10 0 1 0 0 1
net=FSMC_DA13:1
T 3600 14700 5 10 1 1 180 0 1
value=FSMC_DA13
}
C 6500 13900 1 180 1 EMBEDDEDoutput-1.sym
[
T 6600 13600 5 10 0 0 180 6 1
device=OUTPUT
P 6500 13800 6700 13800 1 0 0
{
T 6750 13850 5 6 0 1 180 6 1
pinnumber=1
T 6750 13850 5 6 0 0 180 6 1
pinseq=1
}
L 6700 13700 6700 13900 3 0 0 0 -1 -1
L 6700 13700 7200 13700 3 0 0 0 -1 -1
L 7200 13700 7300 13800 3 0 0 0 -1 -1
L 7300 13800 7200 13900 3 0 0 0 -1 -1
L 7200 13900 6700 13900 3 0 0 0 -1 -1
]
{
T 6600 13600 5 10 0 0 180 6 1
device=OUTPUT
T 6500 13900 5 10 0 1 0 6 1
net=FSMC_DA14:1
T 7400 13900 5 10 1 1 180 6 1
value=FSMC_DA14
}
C 4500 13900 1 180 0 EMBEDDEDoutput-1.sym
[
T 4400 13600 5 10 0 0 180 0 1
device=OUTPUT
P 4500 13800 4300 13800 1 0 0
{
T 4250 13850 5 6 0 1 180 0 1
pinnumber=1
T 4250 13850 5 6 0 0 180 0 1
pinseq=1
}
L 4300 13700 4300 13900 3 0 0 0 -1 -1
L 4300 13700 3800 13700 3 0 0 0 -1 -1
L 3800 13700 3700 13800 3 0 0 0 -1 -1
L 3700 13800 3800 13900 3 0 0 0 -1 -1
L 3800 13900 4300 13900 3 0 0 0 -1 -1
]
{
T 4400 13600 5 10 0 0 180 0 1
device=OUTPUT
T 4500 13900 5 10 0 1 0 0 1
net=FSMC_DA15:1
T 3600 13900 5 10 1 1 180 0 1
value=FSMC_DA15
}
C 4500 11900 1 180 0 EMBEDDEDoutput-1.sym
[
T 4400 11600 5 10 0 0 180 0 1
device=OUTPUT
P 4500 11800 4300 11800 1 0 0
{
T 4250 11850 5 6 0 1 180 0 1
pinnumber=1
T 4250 11850 5 6 0 0 180 0 1
pinseq=1
}
L 4300 11700 4300 11900 3 0 0 0 -1 -1
L 4300 11700 3800 11700 3 0 0 0 -1 -1
L 3800 11700 3700 11800 3 0 0 0 -1 -1
L 3700 11800 3800 11900 3 0 0 0 -1 -1
L 3800 11900 4300 11900 3 0 0 0 -1 -1
]
{
T 4400 11600 5 10 0 0 180 0 1
device=OUTPUT
T 4500 11900 5 10 0 1 0 0 1
net=FSMC_DA0:1
T 3600 11900 5 10 1 1 180 0 1
value=FSMC_DA0
}
C 6500 12300 1 180 1 EMBEDDEDoutput-1.sym
[
T 6600 12000 5 10 0 0 180 6 1
device=OUTPUT
P 6500 12200 6700 12200 1 0 0
{
T 6750 12250 5 6 0 1 180 6 1
pinnumber=1
T 6750 12250 5 6 0 0 180 6 1
pinseq=1
}
L 6700 12100 6700 12300 3 0 0 0 -1 -1
L 6700 12100 7200 12100 3 0 0 0 -1 -1
L 7200 12100 7300 12200 3 0 0 0 -1 -1
L 7300 12200 7200 12300 3 0 0 0 -1 -1
L 7200 12300 6700 12300 3 0 0 0 -1 -1
]
{
T 6600 12000 5 10 0 0 180 6 1
device=OUTPUT
T 6500 12300 5 10 0 1 0 6 1
net=FSMC_DA1:1
T 7400 12300 5 10 1 1 180 6 1
value=FSMC_DA1
}
C 4500 12300 1 180 0 EMBEDDEDoutput-1.sym
[
T 4400 12000 5 10 0 0 180 0 1
device=OUTPUT
P 4500 12200 4300 12200 1 0 0
{
T 4250 12250 5 6 0 1 180 0 1
pinnumber=1
T 4250 12250 5 6 0 0 180 0 1
pinseq=1
}
L 4300 12100 4300 12300 3 0 0 0 -1 -1
L 4300 12100 3800 12100 3 0 0 0 -1 -1
L 3800 12100 3700 12200 3 0 0 0 -1 -1
L 3700 12200 3800 12300 3 0 0 0 -1 -1
L 3800 12300 4300 12300 3 0 0 0 -1 -1
]
{
T 4400 12000 5 10 0 0 180 0 1
device=OUTPUT
T 4500 12300 5 10 0 1 0 0 1
net=FSMC_DA4:1
T 3600 12300 5 10 1 1 180 0 1
value=FSMC_DA4
}
C 6500 12700 1 180 1 EMBEDDEDoutput-1.sym
[
T 6600 12400 5 10 0 0 180 6 1
device=OUTPUT
P 6500 12600 6700 12600 1 0 0
{
T 6750 12650 5 6 0 1 180 6 1
pinnumber=1
T 6750 12650 5 6 0 0 180 6 1
pinseq=1
}
L 6700 12500 6700 12700 3 0 0 0 -1 -1
L 6700 12500 7200 12500 3 0 0 0 -1 -1
L 7200 12500 7300 12600 3 0 0 0 -1 -1
L 7300 12600 7200 12700 3 0 0 0 -1 -1
L 7200 12700 6700 12700 3 0 0 0 -1 -1
]
{
T 6600 12400 5 10 0 0 180 6 1
device=OUTPUT
T 6500 12700 5 10 0 1 0 6 1
net=FSMC_DA5:1
T 7400 12700 5 10 1 1 180 6 1
value=FSMC_DA5
}
C 4500 16100 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 16400 5 10 0 0 0 6 1
device=OUTPUT
P 4500 16200 4300 16200 1 0 0
{
T 4250 16150 5 6 0 1 0 6 1
pinnumber=1
T 4250 16150 5 6 0 0 0 6 1
pinseq=1
}
L 4300 16300 4300 16100 3 0 0 0 -1 -1
L 4300 16300 3800 16300 3 0 0 0 -1 -1
L 3800 16300 3700 16200 3 0 0 0 -1 -1
L 3700 16200 3800 16100 3 0 0 0 -1 -1
L 3800 16100 4300 16100 3 0 0 0 -1 -1
]
{
T 4400 16400 5 10 0 0 0 6 1
device=OUTPUT
T 4500 16100 5 10 0 1 180 6 1
net=FSMC_DA6:1
T 3600 16100 5 10 1 1 0 6 1
value=FSMC_DA6
}
C 6500 16300 1 180 1 EMBEDDEDoutput-1.sym
[
T 6600 16000 5 10 0 0 180 6 1
device=OUTPUT
P 6500 16200 6700 16200 1 0 0
{
T 6750 16250 5 6 0 1 180 6 1
pinnumber=1
T 6750 16250 5 6 0 0 180 6 1
pinseq=1
}
L 6700 16100 6700 16300 3 0 0 0 -1 -1
L 6700 16100 7200 16100 3 0 0 0 -1 -1
L 7200 16100 7300 16200 3 0 0 0 -1 -1
L 7300 16200 7200 16300 3 0 0 0 -1 -1
L 7200 16300 6700 16300 3 0 0 0 -1 -1
]
{
T 6600 16000 5 10 0 0 180 6 1
device=OUTPUT
T 6500 16300 5 10 0 1 0 6 1
net=FSMC_DA7:1
T 7400 16300 5 10 1 1 180 6 1
value=FSMC_DA7
}
C 4500 13100 1 180 0 EMBEDDEDoutput-1.sym
[
T 4400 12800 5 10 0 0 180 0 1
device=OUTPUT
P 4500 13000 4300 13000 1 0 0
{
T 4250 13050 5 6 0 1 180 0 1
pinnumber=1
T 4250 13050 5 6 0 0 180 0 1
pinseq=1
}
L 4300 12900 4300 13100 3 0 0 0 -1 -1
L 4300 12900 3800 12900 3 0 0 0 -1 -1
L 3800 12900 3700 13000 3 0 0 0 -1 -1
L 3700 13000 3800 13100 3 0 0 0 -1 -1
L 3800 13100 4300 13100 3 0 0 0 -1 -1
]
{
T 4400 12800 5 10 0 0 180 0 1
device=OUTPUT
T 4500 13100 5 10 0 1 0 0 1
net=FSMC_DA8:1
T 3600 13100 5 10 1 1 180 0 1
value=FSMC_DA8
}
C 4500 14300 1 180 0 EMBEDDEDoutput-1.sym
[
T 4400 14000 5 10 0 0 180 0 1
device=OUTPUT
P 4500 14200 4300 14200 1 0 0
{
T 4250 14250 5 6 0 1 180 0 1
pinnumber=1
T 4250 14250 5 6 0 0 180 0 1
pinseq=1
}
L 4300 14100 4300 14300 3 0 0 0 -1 -1
L 4300 14100 3800 14100 3 0 0 0 -1 -1
L 3800 14100 3700 14200 3 0 0 0 -1 -1
L 3700 14200 3800 14300 3 0 0 0 -1 -1
L 3800 14300 4300 14300 3 0 0 0 -1 -1
]
{
T 4400 14000 5 10 0 0 180 0 1
device=OUTPUT
T 4500 14300 5 10 0 1 0 0 1
net=FSMC_DA9:1
T 3600 14300 5 10 1 1 180 0 1
value=FSMC_DA9
}
C 6500 14300 1 180 1 EMBEDDEDoutput-1.sym
[
T 6600 14000 5 10 0 0 180 6 1
device=OUTPUT
P 6500 14200 6700 14200 1 0 0
{
T 6750 14250 5 6 0 1 180 6 1
pinnumber=1
T 6750 14250 5 6 0 0 180 6 1
pinseq=1
}
L 6700 14100 6700 14300 3 0 0 0 -1 -1
L 6700 14100 7200 14100 3 0 0 0 -1 -1
L 7200 14100 7300 14200 3 0 0 0 -1 -1
L 7300 14200 7200 14300 3 0 0 0 -1 -1
L 7200 14300 6700 14300 3 0 0 0 -1 -1
]
{
T 6600 14000 5 10 0 0 180 6 1
device=OUTPUT
T 6500 14300 5 10 0 1 0 6 1
net=FSMC_DA10:1
T 7400 14300 5 10 1 1 180 6 1
value=FSMC_DA10
}
C 4500 13500 1 180 0 EMBEDDEDoutput-1.sym
[
T 4400 13200 5 10 0 0 180 0 1
device=OUTPUT
P 4500 13400 4300 13400 1 0 0
{
T 4250 13450 5 6 0 1 180 0 1
pinnumber=1
T 4250 13450 5 6 0 0 180 0 1
pinseq=1
}
L 4300 13300 4300 13500 3 0 0 0 -1 -1
L 4300 13300 3800 13300 3 0 0 0 -1 -1
L 3800 13300 3700 13400 3 0 0 0 -1 -1
L 3700 13400 3800 13500 3 0 0 0 -1 -1
L 3800 13500 4300 13500 3 0 0 0 -1 -1
]
{
T 4400 13200 5 10 0 0 180 0 1
device=OUTPUT
T 4500 13500 5 10 0 1 0 0 1
net=FSMC_DA11:1
T 3600 13500 5 10 1 1 180 0 1
value=FSMC_DA11
}
C 6500 14700 1 180 1 EMBEDDEDoutput-1.sym
[
T 6600 14400 5 10 0 0 180 6 1
device=OUTPUT
P 6500 14600 6700 14600 1 0 0
{
T 6750 14650 5 6 0 1 180 6 1
pinnumber=1
T 6750 14650 5 6 0 0 180 6 1
pinseq=1
}
L 6700 14500 6700 14700 3 0 0 0 -1 -1
L 6700 14500 7200 14500 3 0 0 0 -1 -1
L 7200 14500 7300 14600 3 0 0 0 -1 -1
L 7300 14600 7200 14700 3 0 0 0 -1 -1
L 7200 14700 6700 14700 3 0 0 0 -1 -1
]
{
T 6600 14400 5 10 0 0 180 6 1
device=OUTPUT
T 6500 14700 5 10 0 1 0 6 1
net=FSMC_DA12:1
T 7400 14700 5 10 1 1 180 6 1
value=FSMC_DA12
}
C 17500 11100 1 180 1 EMBEDDEDoutput-1.sym
[
P 17500 11000 17700 11000 1 0 0
{
T 17750 11050 5 6 0 1 180 6 1
pinnumber=1
T 17750 11050 5 6 0 0 180 6 1
pinseq=1
}
L 17700 10900 17700 11100 3 0 0 0 -1 -1
L 17700 10900 18200 10900 3 0 0 0 -1 -1
L 18200 10900 18300 11000 3 0 0 0 -1 -1
L 18300 11000 18200 11100 3 0 0 0 -1 -1
L 18200 11100 17700 11100 3 0 0 0 -1 -1
T 17600 10800 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 17600 10800 5 10 0 0 180 6 1
device=OUTPUT
T 17500 11100 5 10 0 1 0 6 1
net=SAI1_SD_B:1
T 18400 11100 5 10 1 1 180 6 1
value=SAI1_SD_B
}
C 17500 11500 1 180 1 EMBEDDEDoutput-1.sym
[
P 17500 11400 17700 11400 1 0 0
{
T 17750 11450 5 6 0 1 180 6 1
pinnumber=1
T 17750 11450 5 6 0 0 180 6 1
pinseq=1
}
L 17700 11300 17700 11500 3 0 0 0 -1 -1
L 17700 11300 18200 11300 3 0 0 0 -1 -1
L 18200 11300 18300 11400 3 0 0 0 -1 -1
L 18300 11400 18200 11500 3 0 0 0 -1 -1
L 18200 11500 17700 11500 3 0 0 0 -1 -1
T 17600 11200 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 17600 11200 5 10 0 0 180 6 1
device=OUTPUT
T 17500 11500 5 10 0 1 0 6 1
net=SAI1_SD_A:1
T 18400 11500 5 10 1 1 180 6 1
value=SAI1_SD_A
}
C 14300 11700 1 0 1 EMBEDDEDoutput-1.sym
[
P 14300 11800 14100 11800 1 0 0
{
T 14050 11750 5 6 0 1 0 6 1
pinnumber=1
T 14050 11750 5 6 0 0 0 6 1
pinseq=1
}
L 14100 11900 14100 11700 3 0 0 0 -1 -1
L 14100 11900 13600 11900 3 0 0 0 -1 -1
L 13600 11900 13500 11800 3 0 0 0 -1 -1
L 13500 11800 13600 11700 3 0 0 0 -1 -1
L 13600 11700 14100 11700 3 0 0 0 -1 -1
T 14200 12000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14200 12000 5 10 0 0 0 6 1
device=OUTPUT
T 14300 11700 5 10 0 1 180 6 1
net=SAI1_MCLK_A:1
T 13400 11700 5 10 1 1 0 6 1
value=SAI1_MCLK_A
}
C 14300 10700 1 180 0 EMBEDDEDoutput-1.sym
[
P 14300 10600 14100 10600 1 0 0
{
T 14050 10650 5 6 0 1 180 0 1
pinnumber=1
T 14050 10650 5 6 0 0 180 0 1
pinseq=1
}
L 14100 10500 14100 10700 3 0 0 0 -1 -1
L 14100 10500 13600 10500 3 0 0 0 -1 -1
L 13600 10500 13500 10600 3 0 0 0 -1 -1
L 13500 10600 13600 10700 3 0 0 0 -1 -1
L 13600 10700 14100 10700 3 0 0 0 -1 -1
T 14200 10400 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 14200 10400 5 10 0 0 180 0 1
device=OUTPUT
T 14300 10700 5 10 0 1 0 0 1
net=SAI2_SCK_A:1
T 12400 10500 5 10 1 1 0 0 1
value=SAI2_SCK_A
}
C 14300 11100 1 180 0 EMBEDDEDoutput-1.sym
[
P 14300 11000 14100 11000 1 0 0
{
T 14050 11050 5 6 0 1 180 0 1
pinnumber=1
T 14050 11050 5 6 0 0 180 0 1
pinseq=1
}
L 14100 10900 14100 11100 3 0 0 0 -1 -1
L 14100 10900 13600 10900 3 0 0 0 -1 -1
L 13600 10900 13500 11000 3 0 0 0 -1 -1
L 13500 11000 13600 11100 3 0 0 0 -1 -1
L 13600 11100 14100 11100 3 0 0 0 -1 -1
T 14200 10800 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 14200 10800 5 10 0 0 180 0 1
device=OUTPUT
T 14300 11100 5 10 0 1 0 0 1
net=SAI1_FS_A:1
T 12400 10900 5 10 1 1 0 0 1
value=SAI1_FS_A
}
C 4500 15100 1 180 0 EMBEDDEDoutput-1.sym
[
P 4500 15000 4300 15000 1 0 0
{
T 4250 15050 5 6 0 1 180 0 1
pinnumber=1
T 4250 15050 5 6 0 0 180 0 1
pinseq=1
}
L 4300 14900 4300 15100 3 0 0 0 -1 -1
L 4300 14900 3800 14900 3 0 0 0 -1 -1
L 3800 14900 3700 15000 3 0 0 0 -1 -1
L 3700 15000 3800 15100 3 0 0 0 -1 -1
L 3800 15100 4300 15100 3 0 0 0 -1 -1
T 4400 14800 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 4400 14800 5 10 0 0 180 0 1
device=OUTPUT
T 4500 15100 5 10 0 1 0 0 1
net=FSMC_NBL0:1
T 2600 14900 5 10 1 1 0 0 1
value=FSMC_NBL0
}
C 17500 14700 1 180 1 EMBEDDEDoutput-1.sym
[
P 17500 14600 17700 14600 1 0 0
{
T 17750 14650 5 6 0 1 180 6 1
pinnumber=1
T 17750 14650 5 6 0 0 180 6 1
pinseq=1
}
L 17700 14500 17700 14700 3 0 0 0 -1 -1
L 17700 14500 18200 14500 3 0 0 0 -1 -1
L 18200 14500 18300 14600 3 0 0 0 -1 -1
L 18300 14600 18200 14700 3 0 0 0 -1 -1
L 18200 14700 17700 14700 3 0 0 0 -1 -1
T 17600 14400 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 17600 14400 5 10 0 0 180 6 1
device=OUTPUT
T 17500 14700 5 10 0 1 0 6 1
net=FSMC_NBL1:1
T 19500 14500 5 10 1 1 0 6 1
value=FSMC_NBL1
}
C 4500 15500 1 180 0 EMBEDDEDoutput-1.sym
[
P 4500 15400 4300 15400 1 0 0
{
T 4250 15450 5 6 0 1 180 0 1
pinnumber=1
T 4250 15450 5 6 0 0 180 0 1
pinseq=1
}
L 4300 15300 4300 15500 3 0 0 0 -1 -1
L 4300 15300 3800 15300 3 0 0 0 -1 -1
L 3800 15300 3700 15400 3 0 0 0 -1 -1
L 3700 15400 3800 15500 3 0 0 0 -1 -1
L 3800 15500 4300 15500 3 0 0 0 -1 -1
T 4400 15200 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 4400 15200 5 10 0 0 180 0 1
device=OUTPUT
T 4500 15500 5 10 0 1 0 0 1
net=FSMC_NL:1
T 2800 15300 5 10 1 1 0 0 1
value=FSMC_NL
}
C 6500 15100 1 180 1 EMBEDDEDoutput-1.sym
[
P 6500 15000 6700 15000 1 0 0
{
T 6750 15050 5 6 0 0 180 6 1
pinseq=1
T 6750 15050 5 6 0 1 180 6 1
pinnumber=1
}
L 6700 14900 6700 15100 3 0 0 0 -1 -1
L 6700 14900 7200 14900 3 0 0 0 -1 -1
L 7200 14900 7300 15000 3 0 0 0 -1 -1
L 7300 15000 7200 15100 3 0 0 0 -1 -1
L 7200 15100 6700 15100 3 0 0 0 -1 -1
T 6600 14800 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 6600 14800 5 10 0 0 180 6 1
device=OUTPUT
T 6500 15100 5 10 0 1 0 6 1
net=FSMC_NWE:1
T 8400 14900 5 10 1 1 0 6 1
value=FSMC_NWE
}
C 6500 15500 1 180 1 EMBEDDEDoutput-1.sym
[
P 6500 15400 6700 15400 1 0 0
{
T 6750 15450 5 6 0 0 180 6 1
pinseq=1
T 6750 15450 5 6 0 1 180 6 1
pinnumber=1
}
L 6700 15300 6700 15500 3 0 0 0 -1 -1
L 6700 15300 7200 15300 3 0 0 0 -1 -1
L 7200 15300 7300 15400 3 0 0 0 -1 -1
L 7300 15400 7200 15500 3 0 0 0 -1 -1
L 7200 15500 6700 15500 3 0 0 0 -1 -1
T 6600 15200 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 6600 15200 5 10 0 0 180 6 1
device=OUTPUT
T 6500 15500 5 10 0 1 0 6 1
net=FSMC_NOE:1
T 8400 15300 5 10 1 1 0 6 1
value=FSMC_NOE
}
C 17500 13500 1 180 1 EMBEDDEDoutput-1.sym
[
T 17600 13200 5 10 0 0 180 6 1
device=OUTPUT
P 17500 13400 17700 13400 1 0 0
{
T 17750 13450 5 6 0 1 180 6 1
pinnumber=1
T 17750 13450 5 6 0 0 180 6 1
pinseq=1
}
L 17700 13300 17700 13500 3 0 0 0 -1 -1
L 17700 13300 18200 13300 3 0 0 0 -1 -1
L 18200 13300 18300 13400 3 0 0 0 -1 -1
L 18300 13400 18200 13500 3 0 0 0 -1 -1
L 18200 13500 17700 13500 3 0 0 0 -1 -1
]
{
T 17600 13200 5 10 0 0 180 6 1
device=OUTPUT
T 17500 13500 5 10 0 1 0 6 1
net=SPI1_MOSI:1
T 19400 13300 5 10 1 1 0 6 1
value=SPI1_MOSI
}
C 14300 10100 1 0 1 EMBEDDEDoutput-1.sym
[
L 13600 10100 14100 10100 3 0 0 0 -1 -1
L 13500 10200 13600 10100 3 0 0 0 -1 -1
L 13600 10300 13500 10200 3 0 0 0 -1 -1
L 14100 10300 13600 10300 3 0 0 0 -1 -1
L 14100 10300 14100 10100 3 0 0 0 -1 -1
P 14300 10200 14100 10200 1 0 0
{
T 14050 10150 5 6 0 1 0 6 1
pinnumber=1
T 14050 10150 5 6 0 0 0 6 1
pinseq=1
}
T 14200 10400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14200 10400 5 10 0 0 0 6 1
device=OUTPUT
T 14300 10100 5 10 0 1 180 6 1
net=GPIO_PA0:1
T 13400 10100 5 10 1 1 0 6 1
value=GPIO_PA0
}
C 14300 9700 1 0 1 EMBEDDEDoutput-1.sym
[
L 13600 9700 14100 9700 3 0 0 0 -1 -1
L 13500 9800 13600 9700 3 0 0 0 -1 -1
L 13600 9900 13500 9800 3 0 0 0 -1 -1
L 14100 9900 13600 9900 3 0 0 0 -1 -1
L 14100 9900 14100 9700 3 0 0 0 -1 -1
P 14300 9800 14100 9800 1 0 0
{
T 14050 9750 5 6 0 1 0 6 1
pinnumber=1
T 14050 9750 5 6 0 0 0 6 1
pinseq=1
}
T 14200 10000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14200 10000 5 10 0 0 0 6 1
device=OUTPUT
T 14300 9700 5 10 0 1 180 6 1
net=GPIO_PA3:1
T 13400 9700 5 10 1 1 0 6 1
value=GPIO_PA3
}
C 17500 9900 1 180 1 EMBEDDEDoutput-1.sym
[
L 18200 9900 17700 9900 3 0 0 0 -1 -1
L 18300 9800 18200 9900 3 0 0 0 -1 -1
L 18200 9700 18300 9800 3 0 0 0 -1 -1
L 17700 9700 18200 9700 3 0 0 0 -1 -1
L 17700 9700 17700 9900 3 0 0 0 -1 -1
P 17500 9800 17700 9800 1 0 0
{
T 17750 9850 5 6 0 1 180 6 1
pinnumber=1
T 17750 9850 5 6 0 0 180 6 1
pinseq=1
}
T 17600 9600 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 17600 9600 5 10 0 0 180 6 1
device=OUTPUT
T 17500 9900 5 10 0 1 0 6 1
net=GPIO_PA4:1
T 18400 9900 5 10 1 1 180 6 1
value=GPIO_PA4
}
C 14300 9300 1 0 1 EMBEDDEDoutput-1.sym
[
L 13600 9300 14100 9300 3 0 0 0 -1 -1
L 13500 9400 13600 9300 3 0 0 0 -1 -1
L 13600 9500 13500 9400 3 0 0 0 -1 -1
L 14100 9500 13600 9500 3 0 0 0 -1 -1
L 14100 9500 14100 9300 3 0 0 0 -1 -1
P 14300 9400 14100 9400 1 0 0
{
T 14050 9350 5 6 0 1 0 6 1
pinnumber=1
T 14050 9350 5 6 0 0 0 6 1
pinseq=1
}
T 14200 9600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14200 9600 5 10 0 0 0 6 1
device=OUTPUT
T 14300 9300 5 10 0 1 180 6 1
net=GPIO_PB0:1
T 13400 9300 5 10 1 1 0 6 1
value=GPIO_PB0
}
C 17500 9500 1 180 1 EMBEDDEDoutput-1.sym
[
L 18200 9500 17700 9500 3 0 0 0 -1 -1
L 18300 9400 18200 9500 3 0 0 0 -1 -1
L 18200 9300 18300 9400 3 0 0 0 -1 -1
L 17700 9300 18200 9300 3 0 0 0 -1 -1
L 17700 9300 17700 9500 3 0 0 0 -1 -1
P 17500 9400 17700 9400 1 0 0
{
T 17750 9450 5 6 0 1 180 6 1
pinnumber=1
T 17750 9450 5 6 0 0 180 6 1
pinseq=1
}
T 17600 9200 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 17600 9200 5 10 0 0 180 6 1
device=OUTPUT
T 17500 9500 5 10 0 1 0 6 1
net=GPIO_PB1:1
T 18400 9500 5 10 1 1 180 6 1
value=GPIO_PB1
}
C 6500 13100 1 180 1 EMBEDDEDoutput-1.sym
[
L 7200 13100 6700 13100 3 0 0 0 -1 -1
L 7300 13000 7200 13100 3 0 0 0 -1 -1
L 7200 12900 7300 13000 3 0 0 0 -1 -1
L 6700 12900 7200 12900 3 0 0 0 -1 -1
L 6700 12900 6700 13100 3 0 0 0 -1 -1
P 6500 13000 6700 13000 1 0 0
{
T 6750 13050 5 6 0 1 180 6 1
pinnumber=1
T 6750 13050 5 6 0 0 180 6 1
pinseq=1
}
T 6600 12800 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 6600 12800 5 10 0 0 180 6 1
device=OUTPUT
T 6500 13100 5 10 0 1 0 6 1
net=GPIO_PB10:1
T 7400 13100 5 10 1 1 180 6 1
value=GPIO_PB10
}
C 14300 8500 1 0 1 EMBEDDEDoutput-1.sym
[
L 13600 8500 14100 8500 3 0 0 0 -1 -1
L 13500 8600 13600 8500 3 0 0 0 -1 -1
L 13600 8700 13500 8600 3 0 0 0 -1 -1
L 14100 8700 13600 8700 3 0 0 0 -1 -1
L 14100 8700 14100 8500 3 0 0 0 -1 -1
P 14300 8600 14100 8600 1 0 0
{
T 14050 8550 5 6 0 1 0 6 1
pinnumber=1
T 14050 8550 5 6 0 0 0 6 1
pinseq=1
}
T 14200 8800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14200 8800 5 10 0 0 0 6 1
device=OUTPUT
T 14300 8500 5 10 0 1 180 6 1
net=GPIO_PB14:1
T 13400 8500 5 10 1 1 0 6 1
value=GPIO_PB14
}
C 17500 8700 1 180 1 EMBEDDEDoutput-1.sym
[
L 18200 8700 17700 8700 3 0 0 0 -1 -1
L 18300 8600 18200 8700 3 0 0 0 -1 -1
L 18200 8500 18300 8600 3 0 0 0 -1 -1
L 17700 8500 18200 8500 3 0 0 0 -1 -1
L 17700 8500 17700 8700 3 0 0 0 -1 -1
P 17500 8600 17700 8600 1 0 0
{
T 17750 8650 5 6 0 1 180 6 1
pinnumber=1
T 17750 8650 5 6 0 0 180 6 1
pinseq=1
}
T 17600 8400 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 17600 8400 5 10 0 0 180 6 1
device=OUTPUT
T 17500 8700 5 10 0 1 0 6 1
net=GPIO_PB15:1
T 18400 8700 5 10 1 1 180 6 1
value=GPIO_PB15
}
C 14300 13500 1 180 0 EMBEDDEDoutput-1.sym
[
L 13600 13500 14100 13500 3 0 0 0 -1 -1
L 13500 13400 13600 13500 3 0 0 0 -1 -1
L 13600 13300 13500 13400 3 0 0 0 -1 -1
L 14100 13300 13600 13300 3 0 0 0 -1 -1
L 14100 13300 14100 13500 3 0 0 0 -1 -1
P 14300 13400 14100 13400 1 0 0
{
T 14050 13450 5 6 0 1 180 0 1
pinnumber=1
T 14050 13450 5 6 0 0 180 0 1
pinseq=1
}
T 14200 13200 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 14200 13200 5 10 0 0 180 0 1
device=OUTPUT
T 14300 13500 5 10 0 1 0 0 1
net=GPIO_PB4:1
T 12500 13300 5 10 1 1 0 0 1
value=GPIO_PB4
}
T 11600 13300 9 10 1 0 0 0 1
SPI1_CS0
C 17500 11900 1 180 1 EMBEDDEDoutput-1.sym
[
L 18200 11900 17700 11900 3 0 0 0 -1 -1
L 18300 11800 18200 11900 3 0 0 0 -1 -1
L 18200 11700 18300 11800 3 0 0 0 -1 -1
L 17700 11700 18200 11700 3 0 0 0 -1 -1
L 17700 11700 17700 11900 3 0 0 0 -1 -1
P 17500 11800 17700 11800 1 0 0
{
T 17750 11850 5 6 0 0 180 6 1
pinseq=1
T 17750 11850 5 6 0 1 180 6 1
pinnumber=1
}
T 17600 11600 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 17600 11600 5 10 0 0 180 6 1
device=OUTPUT
T 17500 11900 5 10 0 1 0 6 1
net=USART6_RX:1
T 18400 11900 5 10 1 1 180 6 1
value=USART6_RX
}
C 17500 12300 1 180 1 EMBEDDEDoutput-1.sym
[
L 18200 12300 17700 12300 3 0 0 0 -1 -1
L 18300 12200 18200 12300 3 0 0 0 -1 -1
L 18200 12100 18300 12200 3 0 0 0 -1 -1
L 17700 12100 18200 12100 3 0 0 0 -1 -1
L 17700 12100 17700 12300 3 0 0 0 -1 -1
P 17500 12200 17700 12200 1 0 0
{
T 17750 12250 5 6 0 0 180 6 1
pinseq=1
T 17750 12250 5 6 0 1 180 6 1
pinnumber=1
}
T 17600 12000 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 17600 12000 5 10 0 0 180 6 1
device=OUTPUT
T 17500 12300 5 10 0 1 0 6 1
net=USART6_TX:1
T 18400 12300 5 10 1 1 180 6 1
value=USART6_TX
}
N 16600 10600 17500 10600 4
C 17500 10700 1 180 1 EMBEDDEDoutput-1.sym
[
L 18200 10700 17700 10700 3 0 0 0 -1 -1
L 18300 10600 18200 10700 3 0 0 0 -1 -1
L 18200 10500 18300 10600 3 0 0 0 -1 -1
L 17700 10500 18200 10500 3 0 0 0 -1 -1
L 17700 10500 17700 10700 3 0 0 0 -1 -1
P 17500 10600 17700 10600 1 0 0
{
T 17750 10650 5 6 0 0 180 6 1
pinseq=1
T 17750 10650 5 6 0 1 180 6 1
pinnumber=1
}
T 17600 10400 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 17600 10400 5 10 0 0 180 6 1
device=OUTPUT
T 17500 10700 5 10 0 1 0 6 1
net=AVDD:1
T 18400 10700 5 10 1 1 180 6 1
value=AVDD
}
N 14300 10200 15200 10200 4
N 14300 9800 15200 9800 4
N 16600 9800 17500 9800 4
T 10900 10100 9 10 1 0 0 0 1
GPIO or Analog In
T 10900 9700 9 10 1 0 0 0 1
GPIO or Analog In
T 19500 9700 9 10 1 0 0 0 1
GPIO or Analog In/Out
N 14300 9400 15200 9400 4
N 16600 9400 17500 9400 4
T 10900 9300 9 10 1 0 0 0 1
GPIO or Analog In
T 19500 9300 9 10 1 0 0 0 1
GPIO or Analog In
C 6500 8900 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 8900 6700 8900 3 0 0 0 -1 -1
L 7300 9000 7200 8900 3 0 0 0 -1 -1
L 7200 9100 7300 9000 3 0 0 0 -1 -1
L 6700 9100 7200 9100 3 0 0 0 -1 -1
L 6700 9100 6700 8900 3 0 0 0 -1 -1
P 6500 9000 6700 9000 1 0 0
{
T 6750 8950 5 6 0 1 0 0 1
pinnumber=1
T 6750 8950 5 6 0 0 0 0 1
pinseq=1
}
T 6600 9200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 9200 5 10 0 0 0 0 1
device=OUTPUT
T 6500 8900 5 10 0 1 180 0 1
net=GPIO_PC3:1
T 7400 8900 5 10 1 1 0 0 1
value=GPIO_PC3
}
C 4500 9100 1 180 0 EMBEDDEDoutput-1.sym
[
L 3800 9100 4300 9100 3 0 0 0 -1 -1
L 3700 9000 3800 9100 3 0 0 0 -1 -1
L 3800 8900 3700 9000 3 0 0 0 -1 -1
L 4300 8900 3800 8900 3 0 0 0 -1 -1
L 4300 8900 4300 9100 3 0 0 0 -1 -1
P 4500 9000 4300 9000 1 0 0
{
T 4250 9050 5 6 0 1 180 0 1
pinnumber=1
T 4250 9050 5 6 0 0 180 0 1
pinseq=1
}
T 4400 8800 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 4400 8800 5 10 0 0 180 0 1
device=OUTPUT
T 4500 9100 5 10 0 1 0 0 1
net=GPIO_PC2:1
T 3600 9100 5 10 1 1 180 0 1
value=GPIO_PC2
}
C 14300 11500 1 180 0 EMBEDDEDoutput-1.sym
[
P 14300 11400 14100 11400 1 0 0
{
T 14050 11450 5 6 0 1 180 0 1
pinnumber=1
T 14050 11450 5 6 0 0 180 0 1
pinseq=1
}
L 14100 11300 14100 11500 3 0 0 0 -1 -1
L 14100 11300 13600 11300 3 0 0 0 -1 -1
L 13600 11300 13500 11400 3 0 0 0 -1 -1
L 13500 11400 13600 11500 3 0 0 0 -1 -1
L 13600 11500 14100 11500 3 0 0 0 -1 -1
T 14200 11200 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 14200 11200 5 10 0 0 180 0 1
device=OUTPUT
T 14300 11500 5 10 0 1 0 0 1
net=GPIO_PD13:1
T 13400 11500 5 10 1 1 180 0 1
value=GPIO_PD13
}
C 7400 6300 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 7600 6300 7600 6500 1 0 0
{
T 7650 6350 5 6 0 1 0 0 1
pinnumber=1
T 7650 6350 5 6 0 0 0 0 1
pinseq=1
T 7650 6350 5 6 0 1 0 0 1
pinlabel=1
T 7650 6350 5 6 0 1 0 0 1
pintype=pwr
}
L 7450 6500 7750 6500 3 0 0 0 -1 -1
T 7475 6550 9 8 1 0 0 0 1
+3.3V
T 7700 6300 8 8 0 0 0 0 1
net=+3.3V:1
]
C 5000 3900 1 0 0 EMBEDDEDgnd-1.sym
[
P 5100 4000 5100 4200 1 0 1
{
T 5158 4061 5 4 0 1 0 0 1
pinnumber=1
T 5158 4061 5 4 0 0 0 0 1
pinseq=1
T 5158 4061 5 4 0 1 0 0 1
pinlabel=1
T 5158 4061 5 4 0 1 0 0 1
pintype=pwr
}
L 5000 4000 5200 4000 3 0 0 0 -1 -1
L 5055 3950 5145 3950 3 0 0 0 -1 -1
L 5080 3910 5120 3910 3 0 0 0 -1 -1
T 5300 3950 8 10 0 0 0 0 1
net=GND:1
]
N 5100 4200 7600 4200 4
N 7600 5100 7600 6300 4
N 6300 4200 6300 5300 4
N 7100 5900 7600 5900 4
C 5500 5300 1 0 0 EMBEDDEDlm1117-1.sym
[
B 5800 5600 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5800 5900 5500 5900 1 0 1
{
T 5600 5950 5 8 1 1 0 0 1
pinnumber=3
T 5600 5950 5 8 0 0 0 0 1
pinseq=3
T 5800 5900 5 10 1 1 0 0 1
value=IN
}
P 6300 5300 6300 5600 1 0 0
{
T 6200 5400 5 8 1 1 0 0 1
pinnumber=1
T 6200 5400 5 8 0 0 0 0 1
pinseq=1
T 6100 5700 5 10 1 1 0 0 1
value=GND
}
P 6800 5900 7100 5900 1 0 1
{
T 6930 5950 5 8 1 1 0 0 1
pinnumber=2
T 6930 5950 5 8 0 0 0 0 1
pinseq=2
T 6400 5900 5 10 1 1 0 0 1
value=OUT
}
T 7100 6600 5 10 0 0 0 0 1
device=1117
T 6900 6300 8 10 0 1 0 6 1
refdes=U?
T 7100 6400 5 10 0 0 0 0 1
pins=3
T 5495 5295 8 10 0 1 0 0 1
footprint=TO220
]
{
T 5495 5295 5 10 0 1 0 0 1
footprint=SOT223
T 6100 6300 5 10 1 1 0 0 1
device=LD1117S33CDT
T 5900 6300 5 10 1 1 0 6 1
refdes=U101
T 6900 5600 5 10 1 1 0 0 1
value=3.3V
}
C 7800 4200 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 7600 4200 7600 4400 1 0 0
{
T 7550 4350 5 8 0 1 90 6 1
pinnumber=1
T 7650 4350 5 8 0 1 90 8 1
pinseq=1
T 7600 4400 9 8 0 1 90 0 1
pinlabel=1
T 7600 4400 5 8 0 1 90 2 1
pintype=pas
}
P 7600 5100 7600 4900 1 0 0
{
T 7550 4950 5 8 0 1 90 0 1
pinnumber=2
T 7650 4950 5 8 0 1 90 2 1
pinseq=2
T 7600 4900 9 8 0 1 90 6 1
pinlabel=2
T 7600 4900 5 8 0 1 90 8 1
pintype=pas
}
L 7400 4600 7800 4600 3 0 0 0 -1 -1
L 7400 4700 7800 4700 3 0 0 0 -1 -1
L 7600 4900 7600 4700 3 0 0 0 -1 -1
L 7600 4600 7600 4400 3 0 0 0 -1 -1
T 7100 4400 5 10 0 0 90 0 1
device=CAPACITOR
T 7300 4400 8 10 0 1 90 0 1
refdes=C?
T 6500 4400 5 10 0 0 90 0 1
description=capacitor
T 6700 4400 5 10 0 0 90 0 1
numslots=0
T 6900 4400 5 10 0 0 90 0 1
symversion=0.1
]
{
T 7100 4400 5 10 0 0 90 0 1
device=CAPACITOR
T 6900 4400 5 10 0 0 90 0 1
symversion=0.1
T 7800 4200 5 10 0 1 0 0 1
footprint=my_0805
T 8300 4800 5 10 1 1 180 0 1
refdes=C102
T 7900 4400 5 10 1 1 0 0 1
value=10uF 25V
}
C 5300 4200 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 5100 4200 5100 4400 1 0 0
{
T 5050 4350 5 8 0 1 90 6 1
pinnumber=1
T 5150 4350 5 8 0 1 90 8 1
pinseq=1
T 5100 4400 9 8 0 1 90 0 1
pinlabel=1
T 5100 4400 5 8 0 1 90 2 1
pintype=pas
}
P 5100 5100 5100 4900 1 0 0
{
T 5050 4950 5 8 0 1 90 0 1
pinnumber=2
T 5150 4950 5 8 0 1 90 2 1
pinseq=2
T 5100 4900 9 8 0 1 90 6 1
pinlabel=2
T 5100 4900 5 8 0 1 90 8 1
pintype=pas
}
L 4900 4600 5300 4600 3 0 0 0 -1 -1
L 4900 4700 5300 4700 3 0 0 0 -1 -1
L 5100 4900 5100 4700 3 0 0 0 -1 -1
L 5100 4600 5100 4400 3 0 0 0 -1 -1
T 4600 4400 5 10 0 0 90 0 1
device=CAPACITOR
T 4800 4400 8 10 0 1 90 0 1
refdes=C?
T 4000 4400 5 10 0 0 90 0 1
description=capacitor
T 4200 4400 5 10 0 0 90 0 1
numslots=0
T 4400 4400 5 10 0 0 90 0 1
symversion=0.1
]
{
T 4600 4400 5 10 0 0 90 0 1
device=CAPACITOR
T 4400 4400 5 10 0 0 90 0 1
symversion=0.1
T 5300 4200 5 10 0 1 0 0 1
footprint=my_0805
T 5800 4800 5 10 1 1 180 0 1
refdes=C101
T 5400 4400 5 10 1 1 0 0 1
value=10uF 25V
}
N 5100 5100 5100 5900 4
C 14100 16200 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 14300 16200 14300 16400 1 0 0
{
T 14350 16250 5 6 0 1 0 0 1
pinnumber=1
T 14350 16250 5 6 0 0 0 0 1
pinseq=1
T 14350 16250 5 6 0 1 0 0 1
pinlabel=1
T 14350 16250 5 6 0 1 0 0 1
pintype=pwr
}
L 14150 16400 14450 16400 3 0 0 0 -1 -1
T 14175 16450 9 8 1 0 0 0 1
+3.3V
T 14400 16200 8 8 0 0 0 0 1
net=+3.3V:1
]
C 17400 16200 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 17600 16200 17600 16400 1 0 0
{
T 17650 16250 5 6 0 1 0 0 1
pinnumber=1
T 17650 16250 5 6 0 0 0 0 1
pinseq=1
T 17650 16250 5 6 0 1 0 0 1
pinlabel=1
T 17650 16250 5 6 0 1 0 0 1
pintype=pwr
}
L 17450 16400 17750 16400 3 0 0 0 -1 -1
T 17475 16450 9 8 1 0 0 0 1
+3.3V
T 17700 16200 8 8 0 0 0 0 1
net=+3.3V:1
]
