# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Gambling_Tec_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/josee/CE3201_PF {C:/Users/josee/CE3201_PF/Rom_tile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:41 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/CE3201_PF" C:/Users/josee/CE3201_PF/Rom_tile.sv 
# -- Compiling module Rom_tile
# 
# Top level modules:
# 	Rom_tile
# End time: 00:06:41 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/josee/CE3201_PF {C:/Users/josee/CE3201_PF/tb_Rom_tile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:41 on Jun 15,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/josee/CE3201_PF" C:/Users/josee/CE3201_PF/tb_Rom_tile.sv 
# -- Compiling module tb_Rom_tile
# 
# Top level modules:
# 	tb_Rom_tile
# End time: 00:06:41 on Jun 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_Rom_tile
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_Rom_tile 
# Start time: 00:06:41 on Jun 15,2025
# Loading sv_std.std
# Loading work.tb_Rom_tile
# Loading work.Rom_tile
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ---- Testbench para Rom_tile ----
#  Q_X | Q_Y | Visible |   R   G   B
#  418 |  158 |    0    |   0   0   0
#  418 |  159 |    0    |   0   0   0
#  418 |  160 |    0    |   0   0   0
#  418 |  161 |    0    |   0   0   0
#  418 |  162 |    0    |   0   0   0
#  419 |  158 |    0    |   0   0   0
#  419 |  159 |    0    |   0   0   0
#  419 |  160 |    0    |   0   0   0
#  419 |  161 |    0    |   0   0   0
#  419 |  162 |    0    |   0   0   0
#  420 |  158 |    0    |   0   0   0
#  420 |  159 |    0    |   0   0   0
#  420 |  160 |    0    |   0   0   0
#  420 |  161 |    0    |   0   0   0
#  420 |  162 |    0    |   0   0   0
#  421 |  158 |    0    |   0   0   0
#  421 |  159 |    0    |   0   0   0
#  421 |  160 |    0    |   0   0   0
#  421 |  161 |    1    |   0   0   0
#  421 |  162 |    1    |   0   0   0
#  422 |  158 |    0    |   0   0   0
#  422 |  159 |    0    |   0   0   0
#  422 |  160 |    0    |   0   0   0
#  422 |  161 |    1    |   0   0   0
#  422 |  162 |    1    |   0   0   0
#  423 |  158 |    0    |   0   0   0
#  423 |  159 |    0    |   0   0   0
#  423 |  160 |    0    |   0   0   0
#  423 |  161 |    1    |   0   0   0
#  423 |  162 |    1    |   0   0   0
#  424 |  158 |    0    |   0   0   0
#  424 |  159 |    0    |   0   0   0
#  424 |  160 |    0    |   0   0   0
#  424 |  161 |    1    |   0   0   0
#  424 |  162 |    1    |   0   0   0
#  425 |  158 |    0    |   0   0   0
#  425 |  159 |    0    |   0   0   0
#  425 |  160 |    0    |   0   0   0
#  425 |  161 |    1    | 255 255   0
#  425 |  162 |    1    |   0   0   0
#  426 |  158 |    0    |   0   0   0
#  426 |  159 |    0    |   0   0   0
#  426 |  160 |    0    |   0   0   0
#  426 |  161 |    1    |   0   0   0
#  426 |  162 |    1    |   0   0   0
#  427 |  158 |    0    |   0   0   0
#  427 |  159 |    0    |   0   0   0
#  427 |  160 |    0    |   0   0   0
#  427 |  161 |    1    |   0   0 255
#  427 |  162 |    1    |   0   0   0
#  428 |  158 |    0    |   0   0   0
#  428 |  159 |    0    |   0   0   0
#  428 |  160 |    0    |   0   0   0
#  428 |  161 |    1    |   0   0   0
#  428 |  162 |    1    |   0   0   0
#  429 |  158 |    0    |   0   0   0
#  429 |  159 |    0    |   0   0   0
#  429 |  160 |    0    |   0   0   0
#  429 |  161 |    1    |   0   0 255
#  429 |  162 |    1    |   0   0   0
#  430 |  158 |    0    |   0   0   0
#  430 |  159 |    0    |   0   0   0
#  430 |  160 |    0    |   0   0   0
#  430 |  161 |    1    |   0   0 255
#  430 |  162 |    1    |   0   0   0
#  431 |  158 |    0    |   0   0   0
#  431 |  159 |    0    |   0   0   0
#  431 |  160 |    0    |   0   0   0
#  431 |  161 |    1    |   0   0 255
#  431 |  162 |    1    |   0   0   0
#  432 |  158 |    0    |   0   0   0
#  432 |  159 |    0    |   0   0   0
#  432 |  160 |    0    |   0   0   0
#  432 |  161 |    1    |   0   0   0
#  432 |  162 |    1    |   0   0   0
#  433 |  158 |    0    |   0   0   0
#  433 |  159 |    0    |   0   0   0
#  433 |  160 |    0    |   0   0   0
#  433 |  161 |    1    |   0   0 255
#  433 |  162 |    1    |   0   0   0
#  434 |  158 |    0    |   0   0   0
#  434 |  159 |    0    |   0   0   0
#  434 |  160 |    0    |   0   0   0
#  434 |  161 |    1    |   0   0   0
#  434 |  162 |    1    |   0   0   0
#  435 |  158 |    0    |   0   0   0
#  435 |  159 |    0    |   0   0   0
#  435 |  160 |    0    |   0   0   0
#  435 |  161 |    1    |   0   0   0
#  435 |  162 |    1    |   0   0   0
#  436 |  158 |    0    |   0   0   0
#  436 |  159 |    0    |   0   0   0
#  436 |  160 |    0    |   0   0   0
#  436 |  161 |    1    | 255 255   0
#  436 |  162 |    1    |   0   0   0
#  437 |  158 |    0    |   0   0   0
#  437 |  159 |    0    |   0   0   0
#  437 |  160 |    0    |   0   0   0
#  437 |  161 |    1    |   0   0   0
#  437 |  162 |    1    |   0   0   0
#  438 |  158 |    0    |   0   0   0
#  438 |  159 |    0    |   0   0   0
#  438 |  160 |    0    |   0   0   0
#  438 |  161 |    1    |   0   0   0
#  438 |  162 |    1    |   0   0   0
#  439 |  158 |    0    |   0   0   0
#  439 |  159 |    0    |   0   0   0
#  439 |  160 |    0    |   0   0   0
#  439 |  161 |    1    | 255 255   0
#  439 |  162 |    1    |   0   0   0
#  440 |  158 |    0    |   0   0   0
#  440 |  159 |    0    |   0   0   0
#  440 |  160 |    0    |   0   0   0
#  440 |  161 |    0    |   0   0   0
#  440 |  162 |    0    |   0   0   0
#  441 |  158 |    0    |   0   0   0
#  441 |  159 |    0    |   0   0   0
#  441 |  160 |    0    |   0   0   0
#  441 |  161 |    0    |   0   0   0
#  441 |  162 |    0    |   0   0   0
#  442 |  158 |    0    |   0   0   0
#  442 |  159 |    0    |   0   0   0
#  442 |  160 |    0    |   0   0   0
#  442 |  161 |    0    |   0   0   0
#  442 |  162 |    0    |   0   0   0
# ** Note: $finish    : C:/Users/josee/CE3201_PF/tb_Rom_tile.sv(38)
#    Time: 125 ns  Iteration: 0  Instance: /tb_Rom_tile
# 1
# Break in Module tb_Rom_tile at C:/Users/josee/CE3201_PF/tb_Rom_tile.sv line 38
# End time: 00:10:12 on Jun 15,2025, Elapsed time: 0:03:31
# Errors: 0, Warnings: 0
