// Seed: 2414886495
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout reg id_1;
  assign module_1.id_14 = 0;
  wire id_6;
  ;
  always @(negedge {id_6{(id_1)}}) begin : LABEL_0
    #1 id_1 = -1;
  end
  wire id_7, id_8;
endmodule
module module_1 (
    input supply1 id_0[-1 : -1],
    input supply1 id_1,
    input supply0 id_2,
    output wire id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    input tri id_7,
    input wand id_8,
    input supply0 id_9,
    output wire id_10,
    input uwire id_11,
    output tri0 id_12,
    input wand id_13
    , id_17,
    input wor id_14,
    output tri1 id_15
);
  logic id_18;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_18,
      id_18,
      id_18
  );
  assign id_15 = 1;
  assign id_17 = id_14 ? -1 : -1 & -1;
  initial id_17 <= 1'd0;
  wire id_19[(  1 'b0 ) : -1];
  assign id_3 = id_17;
  localparam id_20 = 1;
endmodule
