Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 30 12:15:48 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.608ns (20.661%)  route 2.335ns (79.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X43Y93         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.646     3.075    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.152     3.227 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/i_no_versal_es1_workaround.DSP_i_37/O
                         net (fo=1, routed)           0.689     3.916    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[3]
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -5.698     5.191    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 4.608ns (53.451%)  route 4.013ns (46.549%))
  Logic Levels:           20  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y16          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/P[2]
                         net (fo=2, routed)           1.567     2.974    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2_n_103
    SLICE_X26Y36         LUT3 (Prop_lut3_I0_O)        0.146     3.120 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_161/O
                         net (fo=2, routed)           0.454     3.574    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_161_n_0
    SLICE_X26Y36         LUT4 (Prop_lut4_I3_O)        0.328     3.902 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_165/O
                         net (fo=1, routed)           0.000     3.902    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_165_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.435 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.435    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_144_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.552    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_131_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_117/CO[3]
                         net (fo=1, routed)           0.000     4.669    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_117_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_103/CO[3]
                         net (fo=1, routed)           0.000     4.786    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_103_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_89/CO[3]
                         net (fo=1, routed)           0.000     4.903    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_89_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.020    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_74_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.137    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_58_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.254    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_44_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.371    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_30_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_20_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.834 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.788     6.622    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y52         LUT6 (Prop_lut6_I5_O)        0.310     6.932 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.593     7.525    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y53         LUT5 (Prop_lut5_I4_O)        0.150     7.675 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.611     8.286    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.328     8.614 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.614    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.146 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.146    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.260 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.594 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.594    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[127]
    SLICE_X27Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[127]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.606ns (21.466%)  route 2.217ns (78.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X43Y93         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.528     2.957    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X36Y90         LUT2 (Prop_lut2_I0_O)        0.150     3.107 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/i_no_versal_es1_workaround.DSP_i_34/O
                         net (fo=1, routed)           0.689     3.796    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[6]
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -5.705     5.184    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.184    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.608ns (21.680%)  route 2.196ns (78.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X43Y93         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.207     2.636    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.152     2.788 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_20__0/O
                         net (fo=2, routed)           0.990     3.777    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[20]
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -5.698     5.191    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.642ns (21.954%)  route 2.282ns (78.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X46Y85         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.267     2.758    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.882 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           1.015     3.897    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y32          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 4.513ns (52.932%)  route 4.013ns (47.067%))
  Logic Levels:           20  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y16          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/P[2]
                         net (fo=2, routed)           1.567     2.974    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2_n_103
    SLICE_X26Y36         LUT3 (Prop_lut3_I0_O)        0.146     3.120 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_161/O
                         net (fo=2, routed)           0.454     3.574    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_161_n_0
    SLICE_X26Y36         LUT4 (Prop_lut4_I3_O)        0.328     3.902 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_165/O
                         net (fo=1, routed)           0.000     3.902    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_165_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.435 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.435    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_144_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.552    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_131_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_117/CO[3]
                         net (fo=1, routed)           0.000     4.669    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_117_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_103/CO[3]
                         net (fo=1, routed)           0.000     4.786    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_103_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_89/CO[3]
                         net (fo=1, routed)           0.000     4.903    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_89_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.020    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_74_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.137    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_58_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.254    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_44_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.371    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_30_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_20_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.834 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.788     6.622    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y52         LUT6 (Prop_lut6_I5_O)        0.310     6.932 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.593     7.525    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y53         LUT5 (Prop_lut5_I4_O)        0.150     7.675 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.611     8.286    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.328     8.614 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.614    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.146 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.146    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.260 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.499 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.499    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[128]
    SLICE_X27Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 4.497ns (52.844%)  route 4.013ns (47.156%))
  Logic Levels:           20  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y16          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/P[2]
                         net (fo=2, routed)           1.567     2.974    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2_n_103
    SLICE_X26Y36         LUT3 (Prop_lut3_I0_O)        0.146     3.120 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_161/O
                         net (fo=2, routed)           0.454     3.574    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_161_n_0
    SLICE_X26Y36         LUT4 (Prop_lut4_I3_O)        0.328     3.902 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_165/O
                         net (fo=1, routed)           0.000     3.902    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_165_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.435 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.435    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_144_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.552    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_131_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_117/CO[3]
                         net (fo=1, routed)           0.000     4.669    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_117_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_103/CO[3]
                         net (fo=1, routed)           0.000     4.786    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_103_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_89/CO[3]
                         net (fo=1, routed)           0.000     4.903    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_89_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.020    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_74_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.137    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_58_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.254    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_44_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.371    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_30_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_20_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.834 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.788     6.622    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y52         LUT6 (Prop_lut6_I5_O)        0.310     6.932 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.593     7.525    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y53         LUT5 (Prop_lut5_I4_O)        0.150     7.675 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.611     8.286    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.328     8.614 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.614    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.146 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.146    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.260 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.260    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.483 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.483    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[126]
    SLICE_X27Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[126]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 4.494ns (52.827%)  route 4.013ns (47.173%))
  Logic Levels:           19  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y16          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/P[2]
                         net (fo=2, routed)           1.567     2.974    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2_n_103
    SLICE_X26Y36         LUT3 (Prop_lut3_I0_O)        0.146     3.120 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_161/O
                         net (fo=2, routed)           0.454     3.574    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_161_n_0
    SLICE_X26Y36         LUT4 (Prop_lut4_I3_O)        0.328     3.902 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_165/O
                         net (fo=1, routed)           0.000     3.902    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_165_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.435 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.435    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_144_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.552    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_131_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_117/CO[3]
                         net (fo=1, routed)           0.000     4.669    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_117_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_103/CO[3]
                         net (fo=1, routed)           0.000     4.786    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_103_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_89/CO[3]
                         net (fo=1, routed)           0.000     4.903    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_89_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.020    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_74_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.137    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_58_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.254    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_44_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.371    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_30_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_20_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.834 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.788     6.622    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y52         LUT6 (Prop_lut6_I5_O)        0.310     6.932 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.593     7.525    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y53         LUT5 (Prop_lut5_I4_O)        0.150     7.675 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.611     8.286    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.328     8.614 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.614    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.146 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.146    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.480 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.480    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[123]
    SLICE_X27Y54         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y54         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[123]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 4.473ns (52.711%)  route 4.013ns (47.289%))
  Logic Levels:           19  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/ap_clk
    DSP48_X2Y16          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2/P[2]
                         net (fo=2, routed)           1.567     2.974    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__2_n_103
    SLICE_X26Y36         LUT3 (Prop_lut3_I0_O)        0.146     3.120 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_161/O
                         net (fo=2, routed)           0.454     3.574    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_161_n_0
    SLICE_X26Y36         LUT4 (Prop_lut4_I3_O)        0.328     3.902 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_165/O
                         net (fo=1, routed)           0.000     3.902    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[93]_i_165_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.435 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.435    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_144_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.552 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.552    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_131_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_117/CO[3]
                         net (fo=1, routed)           0.000     4.669    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_117_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_103/CO[3]
                         net (fo=1, routed)           0.000     4.786    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_103_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_89/CO[3]
                         net (fo=1, routed)           0.000     4.903    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_89_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.020 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.020    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_74_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.137 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.137    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_58_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.254 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.254    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_44_n_0
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.371 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.371    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_30_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.488 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.488    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[93]_i_20_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.605 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.605    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[97]_i_10_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.834 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7/CO[2]
                         net (fo=83, routed)          0.788     6.622    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[128]_i_7_n_1
    SLICE_X26Y52         LUT6 (Prop_lut6_I5_O)        0.310     6.932 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10/O
                         net (fo=2, routed)           0.593     7.525    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_10_n_0
    SLICE_X26Y53         LUT5 (Prop_lut5_I4_O)        0.150     7.675 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5/O
                         net (fo=2, routed)           0.611     8.286    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_5_n_0
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.328     8.614 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9/O
                         net (fo=1, routed)           0.000     8.614    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2[121]_i_9_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.146 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.146    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[121]_i_1_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.459 r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.459    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff1_reg__5[125]
    SLICE_X27Y54         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/ap_clk
    SLICE_X27Y54         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_2_U/buff2_reg[125]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.580ns (20.242%)  route 2.285ns (79.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X39Y95         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.362     2.791    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[2]
    SLICE_X38Y92         LUT6 (Prop_lut6_I2_O)        0.124     2.915 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.924     3.838    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2438, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y36          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U2/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                  1.494    




