Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\zdrag\Documents\GitHub\JuliaSetVisualizer\jsv.qsys --synthesis=VERILOG --output-directory=C:\Users\zdrag\Documents\GitHub\JuliaSetVisualizer\jsv\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading JuliaSetVisualizer/jsv.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding color [altera_avalon_pio 19.1]
Progress: Parameterizing module color
Progress: Adding hex_digits_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module hex_digits_pio
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 19.1]
Progress: Parameterizing module key
Progress: Adding keycode [altera_avalon_pio 19.1]
Progress: Parameterizing module keycode
Progress: Adding leds_pio [altera_avalon_pio 19.1]
Progress: Parameterizing module leds_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 19.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding shortreal_val [altera_avalon_pio 19.1]
Progress: Parameterizing module shortreal_val
Progress: Adding spi_0 [altera_avalon_spi 19.1]
Progress: Parameterizing module spi_0
Progress: Adding state [altera_avalon_pio 19.1]
Progress: Parameterizing module state
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 19.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 19.1]
Progress: Parameterizing module timer_0
Progress: Adding transition [altera_avalon_pio 19.1]
Progress: Parameterizing module transition
Progress: Adding usb_gpx [altera_avalon_pio 19.1]
Progress: Parameterizing module usb_gpx
Progress: Adding usb_irq [altera_avalon_pio 19.1]
Progress: Parameterizing module usb_irq
Progress: Adding usb_rst [altera_avalon_pio 19.1]
Progress: Parameterizing module usb_rst
Progress: Adding vga_interface [vga_interface 1.0]
Progress: Parameterizing module vga_interface
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: jsv.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: jsv.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jsv.state: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jsv.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: jsv.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: jsv.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jsv.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jsv: Generating jsv "jsv" for QUARTUS_SYNTH
Info: color: Starting RTL generation for module 'jsv_color'
Info: color:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jsv_color --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0002_color_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0002_color_gen//jsv_color_component_configuration.pl  --do_build_sim=0  ]
Info: color: Done RTL generation for module 'jsv_color'
Info: color: "jsv" instantiated altera_avalon_pio "color"
Info: hex_digits_pio: Starting RTL generation for module 'jsv_hex_digits_pio'
Info: hex_digits_pio:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jsv_hex_digits_pio --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0003_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0003_hex_digits_pio_gen//jsv_hex_digits_pio_component_configuration.pl  --do_build_sim=0  ]
Info: hex_digits_pio: Done RTL generation for module 'jsv_hex_digits_pio'
Info: hex_digits_pio: "jsv" instantiated altera_avalon_pio "hex_digits_pio"
Info: jtag_uart_0: Starting RTL generation for module 'jsv_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=jsv_jtag_uart_0 --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0004_jtag_uart_0_gen//jsv_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'jsv_jtag_uart_0'
Info: jtag_uart_0: "jsv" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key: Starting RTL generation for module 'jsv_key'
Info: key:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jsv_key --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0005_key_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0005_key_gen//jsv_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'jsv_key'
Info: key: "jsv" instantiated altera_avalon_pio "key"
Info: keycode: Starting RTL generation for module 'jsv_keycode'
Info: keycode:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jsv_keycode --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0006_keycode_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0006_keycode_gen//jsv_keycode_component_configuration.pl  --do_build_sim=0  ]
Info: keycode: Done RTL generation for module 'jsv_keycode'
Info: keycode: "jsv" instantiated altera_avalon_pio "keycode"
Info: leds_pio: Starting RTL generation for module 'jsv_leds_pio'
Info: leds_pio:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jsv_leds_pio --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0007_leds_pio_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0007_leds_pio_gen//jsv_leds_pio_component_configuration.pl  --do_build_sim=0  ]
Info: leds_pio: Done RTL generation for module 'jsv_leds_pio'
Info: leds_pio: "jsv" instantiated altera_avalon_pio "leds_pio"
Info: nios2_gen2_0: "jsv" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "jsv" instantiated altera_onchip_flash "onchip_flash_0"
Info: onchip_memory2_1: Starting RTL generation for module 'jsv_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=jsv_onchip_memory2_1 --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0009_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0009_onchip_memory2_1_gen//jsv_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'jsv_onchip_memory2_1'
Info: onchip_memory2_1: "jsv" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: shortreal_val: Starting RTL generation for module 'jsv_shortreal_val'
Info: shortreal_val:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jsv_shortreal_val --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0010_shortreal_val_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0010_shortreal_val_gen//jsv_shortreal_val_component_configuration.pl  --do_build_sim=0  ]
Info: shortreal_val: Done RTL generation for module 'jsv_shortreal_val'
Info: shortreal_val: "jsv" instantiated altera_avalon_pio "shortreal_val"
Info: spi_0: Starting RTL generation for module 'jsv_spi_0'
Info: spi_0:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=jsv_spi_0 --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0011_spi_0_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0011_spi_0_gen//jsv_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'jsv_spi_0'
Info: spi_0: "jsv" instantiated altera_avalon_spi "spi_0"
Info: state: Starting RTL generation for module 'jsv_state'
Info: state:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jsv_state --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0012_state_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0012_state_gen//jsv_state_component_configuration.pl  --do_build_sim=0  ]
Info: state: Done RTL generation for module 'jsv_state'
Info: state: "jsv" instantiated altera_avalon_pio "state"
Info: sysid_qsys_0: "jsv" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'jsv_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA/19.1/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=jsv_timer_0 --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0014_timer_0_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0014_timer_0_gen//jsv_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'jsv_timer_0'
Info: timer_0: "jsv" instantiated altera_avalon_timer "timer_0"
Info: transition: Starting RTL generation for module 'jsv_transition'
Info: transition:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jsv_transition --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0015_transition_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0015_transition_gen//jsv_transition_component_configuration.pl  --do_build_sim=0  ]
Info: transition: Done RTL generation for module 'jsv_transition'
Info: transition: "jsv" instantiated altera_avalon_pio "transition"
Info: usb_gpx: Starting RTL generation for module 'jsv_usb_gpx'
Info: usb_gpx:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jsv_usb_gpx --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0016_usb_gpx_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0016_usb_gpx_gen//jsv_usb_gpx_component_configuration.pl  --do_build_sim=0  ]
Info: usb_gpx: Done RTL generation for module 'jsv_usb_gpx'
Info: usb_gpx: "jsv" instantiated altera_avalon_pio "usb_gpx"
Info: usb_rst: Starting RTL generation for module 'jsv_usb_rst'
Info: usb_rst:   Generation command is [exec C:/intelfpga/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jsv_usb_rst --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0017_usb_rst_gen/ --quartus_dir=C:/intelfpga/19.1/quartus --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0017_usb_rst_gen//jsv_usb_rst_component_configuration.pl  --do_build_sim=0  ]
Info: usb_rst: Done RTL generation for module 'jsv_usb_rst'
Info: usb_rst: "jsv" instantiated altera_avalon_pio "usb_rst"
Info: vga_interface: "jsv" instantiated vga_interface "vga_interface"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "jsv" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "jsv" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "jsv" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'jsv_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/19.1/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/19.1/quartus/sopc_builder/bin -I C:/intelfpga/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/19.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=jsv_nios2_gen2_0_cpu --dir=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0021_cpu_gen/ --quartus_bindir=C:/intelFPGA/19.1/quartus/bin64/ --verilog --config=C:/Users/zdrag/AppData/Local/Temp/alt9327_4223497340902093848.dir/0021_cpu_gen//jsv_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.11.30 23:33:45 (*) Starting Nios II generation
Info: cpu: # 2022.11.30 23:33:45 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.11.30 23:33:45 (*)   Creating all objects for CPU
Info: cpu: # 2022.11.30 23:33:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.11.30 23:33:46 (*)   Creating plain-text RTL
Info: cpu: # 2022.11.30 23:33:46 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'jsv_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: jsv: Done "jsv" with 36 modules, 55 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
