{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 05 06:54:35 2020 " "Info: Processing started: Wed Aug 05 06:54:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CO_IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/CO_IF_ID.bdf" { { 616 24 192 632 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] ins_in\[7\] clock 4.051 ns register " "Info: tsu for register \"D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"ins_in\[7\]\", clock pin = \"clock\") is 4.051 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.426 ns + Longest pin register " "Info: + Longest pin to register delay is 6.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns ins_in\[7\] 1 PIN PIN_D11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_D11; Fanout = 1; PIN Node = 'ins_in\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins_in[7] } "NODE_NAME" } } { "CO_IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/CO_IF_ID.bdf" { { 120 64 232 136 "ins_in\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.210 ns) + CELL(0.366 ns) 6.426 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LCFF_X14_Y3_N17 2 " "Info: 2: + IC(5.210 ns) + CELL(0.366 ns) = 6.426 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 2; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.576 ns" { ins_in[7] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.216 ns ( 18.92 % ) " "Info: Total cell delay = 1.216 ns ( 18.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.210 ns ( 81.08 % ) " "Info: Total interconnect delay = 5.210 ns ( 81.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.426 ns" { ins_in[7] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.426 ns" { ins_in[7] {} ins_in[7]~combout {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 5.210ns } { 0.000ns 0.850ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.339 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CO_IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/CO_IF_ID.bdf" { { 616 24 192 632 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clock~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CO_IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/CO_IF_ID.bdf" { { 616 24 192 632 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.537 ns) 2.339 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X14_Y3_N17 2 " "Info: 3: + IC(0.701 ns) + CELL(0.537 ns) = 2.339 ns; Loc. = LCFF_X14_Y3_N17; Fanout = 2; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.81 % ) " "Info: Total cell delay = 1.516 ns ( 64.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 35.19 % ) " "Info: Total interconnect delay = 0.823 ns ( 35.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.122ns 0.701ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.426 ns" { ins_in[7] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.426 ns" { ins_in[7] {} ins_in[7]~combout {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 5.210ns } { 0.000ns 0.850ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.122ns 0.701ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data\[25\] D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] 7.489 ns register " "Info: tco from clock \"clock\" to destination pin \"data\[25\]\" through register \"D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]\" is 7.489 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.372 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CO_IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/CO_IF_ID.bdf" { { 616 24 192 632 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clock~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CO_IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/CO_IF_ID.bdf" { { 616 24 192 632 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.537 ns) 2.372 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X26_Y12_N17 19 " "Info: 3: + IC(0.734 ns) + CELL(0.537 ns) = 2.372 ns; Loc. = LCFF_X26_Y12_N17; Fanout = 19; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 63.91 % ) " "Info: Total cell delay = 1.516 ns ( 63.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.856 ns ( 36.09 % ) " "Info: Total interconnect delay = 0.856 ns ( 36.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.122ns 0.734ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.867 ns + Longest register pin " "Info: + Longest register to pin delay is 4.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] 1 REG LCFF_X26_Y12_N17 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N17; Fanout = 19; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(2.798 ns) 4.867 ns data\[25\] 2 PIN PIN_P12 0 " "Info: 2: + IC(2.069 ns) + CELL(2.798 ns) = 4.867 ns; Loc. = PIN_P12; Fanout = 0; PIN Node = 'data\[25\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.867 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] data[25] } "NODE_NAME" } } { "CO_IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/CO_IF_ID.bdf" { { 176 1000 1176 192 "data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 57.49 % ) " "Info: Total cell delay = 2.798 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 42.51 % ) " "Info: Total interconnect delay = 2.069 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.867 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] data[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.867 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] {} data[25] {} } { 0.000ns 2.069ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.372 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.122ns 0.734ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.867 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] data[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.867 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15] {} data[25] {} } { 0.000ns 2.069ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[22\] ins_in\[22\] clock -2.864 ns register " "Info: th for register \"D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]\" (data pin = \"ins_in\[22\]\", clock pin = \"clock\") is -2.864 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.352 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clock 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CO_IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/CO_IF_ID.bdf" { { 616 24 192 632 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.101 ns clock~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CO_IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/CO_IF_ID.bdf" { { 616 24 192 632 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.352 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[22\] 3 REG LCFF_X27_Y5_N9 1 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.352 ns; Loc. = LCFF_X27_Y5_N9; Fanout = 1; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 64.46 % ) " "Info: Total cell delay = 1.516 ns ( 64.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.54 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.482 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ins_in\[22\] 1 PIN PIN_M14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M14; Fanout = 1; PIN Node = 'ins_in\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ins_in[22] } "NODE_NAME" } } { "CO_IF_ID.bdf" "" { Schematic "F:/dev/CR_CPU/CO_IF_ID.bdf" { { 120 64 232 136 "ins_in\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.417 ns) + CELL(0.149 ns) 5.398 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]~feeder 2 COMB LCCOMB_X27_Y5_N8 1 " "Info: 2: + IC(4.417 ns) + CELL(0.149 ns) = 5.398 ns; Loc. = LCCOMB_X27_Y5_N8; Fanout = 1; COMB Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { ins_in[22] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.482 ns D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[22\] 3 REG LCFF_X27_Y5_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.482 ns; Loc. = LCFF_X27_Y5_N9; Fanout = 1; REG Node = 'D_FF_32:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]~feeder D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 19.43 % ) " "Info: Total cell delay = 1.065 ns ( 19.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.417 ns ( 80.57 % ) " "Info: Total interconnect delay = 4.417 ns ( 80.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.482 ns" { ins_in[22] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]~feeder D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.482 ns" { ins_in[22] {} ins_in[22]~combout {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]~feeder {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] {} } { 0.000ns 0.000ns 4.417ns 0.000ns } { 0.000ns 0.832ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { clock clock~clkctrl D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { clock {} clock~combout {} clock~clkctrl {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.482 ns" { ins_in[22] D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]~feeder D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.482 ns" { ins_in[22] {} ins_in[22]~combout {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]~feeder {} D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22] {} } { 0.000ns 0.000ns 4.417ns 0.000ns } { 0.000ns 0.832ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 05 06:54:36 2020 " "Info: Processing ended: Wed Aug 05 06:54:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
