#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x641bc6ab39c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x641bc6aacb80 .scope module, "SPI_TB" "SPI_TB" 3 4;
 .timescale -9 -10;
P_0x641bc6b05830 .param/l "LENGTH_COUNT_C" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x641bc6b05870 .param/l "LENGTH_COUNT_P" 0 3 13, +C4<00000000000000000000000000000110>;
P_0x641bc6b058b0 .param/l "LENGTH_RECIEVED_C" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x641bc6b058f0 .param/l "LENGTH_RECIEVED_P" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x641bc6b05930 .param/l "LENGTH_SEND_C" 0 3 8, +C4<00000000000000000000000000010000>;
P_0x641bc6b05970 .param/l "LENGTH_SEND_P" 0 3 9, +C4<00000000000000000000000000010000>;
P_0x641bc6b059b0 .param/l "PAUSE" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x641bc6b059f0 .param/l "PERIPHERY_COUNT" 0 3 14, +C4<00000000000000000000000000000100>;
P_0x641bc6b05a30 .param/l "PERIPHERY_SELECT" 0 3 15, +C4<00000000000000000000000000000010>;
v0x641bc6b2c9d0_0 .net "COPI_register_compare", 15 0, L_0x641bc6b448d0;  1 drivers
v0x641bc6b2cad0_0 .var "CS_in", 1 0;
v0x641bc6b2cbe0_0 .var/i "SEED", 31 0;
L_0x7596a3bb7378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x641bc6b2cca0_0 .net/2u *"_ivl_0", 1 0, L_0x7596a3bb7378;  1 drivers
v0x641bc6b2cd80_0 .net *"_ivl_10", 0 0, L_0x641bc6b444c0;  1 drivers
v0x641bc6b2ce90_0 .net *"_ivl_12", 15 0, L_0x641bc6b445b0;  1 drivers
v0x641bc6b2cf70_0 .net *"_ivl_14", 15 0, L_0x641bc6b44740;  1 drivers
v0x641bc6b2d050_0 .net *"_ivl_2", 0 0, L_0x641bc6b44330;  1 drivers
L_0x7596a3bb73c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x641bc6b2d110_0 .net/2u *"_ivl_4", 1 0, L_0x7596a3bb73c0;  1 drivers
v0x641bc6b2d1f0_0 .net *"_ivl_6", 0 0, L_0x641bc6b44420;  1 drivers
L_0x7596a3bb7408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x641bc6b2d2b0_0 .net/2u *"_ivl_8", 1 0, L_0x7596a3bb7408;  1 drivers
v0x641bc6b2d390_0 .var "clk", 0 0;
v0x641bc6b2d430_0 .var "data_send_c", 15 0;
v0x641bc6b2d4f0_0 .var "data_send_p", 15 0;
v0x641bc6b2d5b0_0 .var/i "k", 31 0;
v0x641bc6b2d690_0 .var "rf0", 9 0;
v0x641bc6b2d770_0 .var "rf1", 9 0;
v0x641bc6b2d960_0 .var "rf2", 9 0;
v0x641bc6b2da40_0 .var "rf3", 9 0;
v0x641bc6b2db20_0 .var "rf4", 9 0;
v0x641bc6b2dc00_0 .var "rf5", 9 0;
v0x641bc6b2dce0_0 .var "rst", 0 0;
v0x641bc6b2dd80_0 .var "start_comm", 0 0;
v0x641bc6b2de70_0 .var/i "wait_rand", 31 0;
L_0x641bc6b44330 .cmp/eq 2, v0x641bc6b2cad0_0, L_0x7596a3bb7378;
L_0x641bc6b44420 .cmp/eq 2, v0x641bc6b2cad0_0, L_0x7596a3bb73c0;
L_0x641bc6b444c0 .cmp/eq 2, v0x641bc6b2cad0_0, L_0x7596a3bb7408;
L_0x641bc6b445b0 .functor MUXZ 16, v0x641bc6b19db0_0, v0x641bc6b18ea0_0, L_0x641bc6b444c0, C4<>;
L_0x641bc6b44740 .functor MUXZ 16, L_0x641bc6b445b0, v0x641bc6b17f30_0, L_0x641bc6b44420, C4<>;
L_0x641bc6b448d0 .functor MUXZ 16, L_0x641bc6b44740, v0x641bc6b25a30_0, L_0x641bc6b44330, C4<>;
S_0x641bc6a99660 .scope module, "SPI" "SPI" 3 31, 4 2 0, S_0x641bc6aacb80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "data_send_c";
    .port_info 3 /INPUT 16 "data_send_p";
    .port_info 4 /INPUT 1 "start_comm";
    .port_info 5 /INPUT 2 "CS_in";
P_0x641bc69da9c0 .param/l "LENGTH_COUNT_C" 0 4 10, +C4<00000000000000000000000000000110>;
P_0x641bc69daa00 .param/l "LENGTH_COUNT_P" 0 4 11, +C4<00000000000000000000000000000110>;
P_0x641bc69daa40 .param/l "LENGTH_RECIEVED_C" 0 4 8, +C4<00000000000000000000000000010000>;
P_0x641bc69daa80 .param/l "LENGTH_RECIEVED_P" 0 4 9, +C4<00000000000000000000000000010000>;
P_0x641bc69daac0 .param/l "LENGTH_SEND_C" 0 4 6, +C4<00000000000000000000000000010000>;
P_0x641bc69dab00 .param/l "LENGTH_SEND_P" 0 4 7, +C4<00000000000000000000000000010000>;
P_0x641bc69dab40 .param/l "PAUSE" 0 4 5, +C4<00000000000000000000000000001010>;
P_0x641bc69dab80 .param/l "PERIPHERY_COUNT" 0 4 12, +C4<00000000000000000000000000000100>;
P_0x641bc69dabc0 .param/l "PERIPHERY_SELECT" 0 4 13, +C4<00000000000000000000000000000010>;
v0x641bc6b291b0_0 .array/port v0x641bc6b291b0, 0;
RS_0x7596a3e82cb8 .resolv tri, v0x641bc6b291b0_0, L_0x641bc6b42350;
L_0x641bc6b2eaa0 .functor BUFZ 10, RS_0x7596a3e82cb8, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x641bc6b291b0_1 .array/port v0x641bc6b291b0, 1;
RS_0x7596a3e82ce8 .resolv tri, v0x641bc6b291b0_1, L_0x641bc6b423f0;
L_0x641bc6b43840 .functor BUFZ 10, RS_0x7596a3e82ce8, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x641bc6b291b0_2 .array/port v0x641bc6b291b0, 2;
RS_0x7596a3e82d18 .resolv tri, v0x641bc6b291b0_2, L_0x641bc6b424e0;
L_0x641bc6b43900 .functor BUFZ 10, RS_0x7596a3e82d18, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x641bc6b291b0_3 .array/port v0x641bc6b291b0, 3;
RS_0x7596a3e82d48 .resolv tri, v0x641bc6b291b0_3, L_0x641bc6b425a0;
L_0x641bc6b439c0 .functor BUFZ 10, RS_0x7596a3e82d48, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x641bc6b291b0_4 .array/port v0x641bc6b291b0, 4;
v0x641bc6b26da0_4 .array/port v0x641bc6b26da0, 4;
RS_0x7596a3e82d78 .resolv tri, v0x641bc6b291b0_4, v0x641bc6b26da0_4;
L_0x641bc6b43a80 .functor BUFZ 10, RS_0x7596a3e82d78, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x641bc6b291b0_5 .array/port v0x641bc6b291b0, 5;
v0x641bc6b26da0_5 .array/port v0x641bc6b26da0, 5;
RS_0x7596a3e82da8 .resolv tri, v0x641bc6b291b0_5, v0x641bc6b26da0_5;
L_0x641bc6b43b40 .functor BUFZ 10, RS_0x7596a3e82da8, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x641bc6b29750_0 .net "CIPO", 0 0, L_0x641bc6b2ec00;  1 drivers
v0x641bc6b29810_0 .net "CIPO_register", 15 0, v0x641bc6aa50e0_0;  1 drivers
v0x641bc6b298b0_0 .net "COPI", 0 0, v0x641bc6aa51b0_0;  1 drivers
v0x641bc6b29950_0 .net "COPI_register_0", 15 0, v0x641bc6b25a30_0;  1 drivers
v0x641bc6b299f0_0 .net "COPI_register_1", 15 0, v0x641bc6b17f30_0;  1 drivers
v0x641bc6b29ae0_0 .net "COPI_register_2", 15 0, v0x641bc6b18ea0_0;  1 drivers
v0x641bc6b29bb0_0 .net "COPI_register_3", 15 0, v0x641bc6b19db0_0;  1 drivers
v0x641bc6b29c80_0 .net "CS_in", 1 0, v0x641bc6b2cad0_0;  1 drivers
v0x641bc6b29d50_0 .net "CS_out", 3 0, v0x641bc6a989b0_0;  1 drivers
v0x641bc6b29e20_0 .net "SCK", 0 0, L_0x641bc6b3f7e0;  1 drivers
v0x641bc6b29ec0_0 .net *"_ivl_10", 0 0, L_0x641bc6b2e340;  1 drivers
v0x641bc6b29f80_0 .net *"_ivl_12", 0 0, L_0x641bc6b2e420;  1 drivers
v0x641bc6b2a040_0 .net *"_ivl_14", 0 0, L_0x641bc6b2e510;  1 drivers
v0x641bc6b2a120_0 .net *"_ivl_16", 0 0, L_0x641bc6b2e600;  1 drivers
o0x7596a3e83378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x641bc6b2a1e0_0 name=_ivl_17
v0x641bc6b2a2c0_0 .net *"_ivl_19", 0 0, L_0x641bc6b2e720;  1 drivers
v0x641bc6b2a3a0_0 .net *"_ivl_2", 0 0, L_0x641bc6b2e040;  1 drivers
v0x641bc6b2a480_0 .net *"_ivl_21", 0 0, L_0x641bc6b2e870;  1 drivers
v0x641bc6b2a560_0 .net *"_ivl_23", 0 0, L_0x641bc6b2ea00;  1 drivers
v0x641bc6b2a640_0 .net *"_ivl_4", 0 0, L_0x641bc6b2e0e0;  1 drivers
v0x641bc6b2a700_0 .net *"_ivl_6", 0 0, L_0x641bc6b2e1d0;  1 drivers
v0x641bc6b2a7e0_0 .net *"_ivl_8", 0 0, L_0x641bc6b2e2a0;  1 drivers
v0x641bc6b2a8a0_0 .net "cipo0", 0 0, v0x641bc6b257a0_0;  1 drivers
v0x641bc6b2a940_0 .net "cipo1", 0 0, v0x641bc6b17ca0_0;  1 drivers
v0x641bc6b2aa10_0 .net "cipo2", 0 0, v0x641bc6b18bc0_0;  1 drivers
v0x641bc6b2aae0_0 .net "cipo3", 0 0, v0x641bc6b19b20_0;  1 drivers
v0x641bc6b2abb0_0 .net "clk", 0 0, v0x641bc6b2d390_0;  1 drivers
v0x641bc6b2ac50_0 .net "convst_bar", 0 0, v0x641bc6b1b5f0_0;  1 drivers
v0x641bc6b2acf0_0 .var "data_in", 7 0;
v0x641bc6b2ade0_0 .net "data_send_c", 15 0, v0x641bc6b2d430_0;  1 drivers
v0x641bc6b2ae80_0 .net "data_send_p", 15 0, v0x641bc6b2d4f0_0;  1 drivers
v0x641bc6b2af20_0 .net "duty_high", 9 0, L_0x641bc6b421a0;  1 drivers
v0x641bc6b2b010_0 .net "duty_high0", 0 0, L_0x641bc6b42dd0;  1 drivers
v0x641bc6b2b2c0_0 .net "duty_high1", 0 0, L_0x641bc6b42ec0;  1 drivers
v0x641bc6b2b360_0 .net "duty_high2", 0 0, L_0x641bc6b43040;  1 drivers
v0x641bc6b2b430_0 .net "duty_high3", 0 0, L_0x641bc6b430e0;  1 drivers
v0x641bc6b2b500_0 .net "duty_low", 9 0, L_0x641bc6b42210;  1 drivers
v0x641bc6b2b5f0_0 .net "duty_low0", 0 0, L_0x641bc6b43200;  1 drivers
v0x641bc6b2b690_0 .net "duty_low1", 0 0, L_0x641bc6b432f0;  1 drivers
v0x641bc6b2b760_0 .net "duty_low2", 0 0, L_0x641bc6b434b0;  1 drivers
v0x641bc6b2b830_0 .net "duty_low3", 0 0, L_0x641bc6b43550;  1 drivers
v0x641bc6b2b900_0 .net "en_pwm", 0 0, L_0x641bc6b420d0;  1 drivers
v0x641bc6b2b9f0_0 .net "freq_switch", 9 0, L_0x641bc6b422b0;  1 drivers
v0x641bc6b2bae0_0 .net "mode_manual", 0 0, L_0x641bc6b42000;  1 drivers
v0x641bc6b2bbd0_0 .net "mon_duty_high", 9 0, v0x641bc6b28e20_0;  1 drivers
v0x641bc6b2bc70_0 .net "mon_duty_low", 9 0, v0x641bc6b290d0_0;  1 drivers
v0x641bc6b2bd10 .array "regfile", 5 0, 9 0;
v0x641bc6b2be10_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  1 drivers
v0x641bc6b2beb0_0 .net "start_comm", 0 0, v0x641bc6b2dd80_0;  1 drivers
L_0x641bc6b2df50 .part v0x641bc6a989b0_0, 0, 1;
L_0x641bc6b2e040 .part v0x641bc6a989b0_0, 0, 1;
L_0x641bc6b2e0e0 .reduce/nor L_0x641bc6b2e040;
L_0x641bc6b2e1d0 .part v0x641bc6a989b0_0, 1, 1;
L_0x641bc6b2e2a0 .reduce/nor L_0x641bc6b2e1d0;
L_0x641bc6b2e340 .part v0x641bc6a989b0_0, 2, 1;
L_0x641bc6b2e420 .reduce/nor L_0x641bc6b2e340;
L_0x641bc6b2e510 .part v0x641bc6a989b0_0, 3, 1;
L_0x641bc6b2e600 .reduce/nor L_0x641bc6b2e510;
L_0x641bc6b2e720 .functor MUXZ 1, o0x7596a3e83378, v0x641bc6b19b20_0, L_0x641bc6b2e600, C4<>;
L_0x641bc6b2e870 .functor MUXZ 1, L_0x641bc6b2e720, v0x641bc6b18bc0_0, L_0x641bc6b2e420, C4<>;
L_0x641bc6b2ea00 .functor MUXZ 1, L_0x641bc6b2e870, v0x641bc6b17ca0_0, L_0x641bc6b2e2a0, C4<>;
L_0x641bc6b2ec00 .functor MUXZ 1, L_0x641bc6b2ea00, v0x641bc6b257a0_0, L_0x641bc6b2e0e0, C4<>;
L_0x641bc6b43690 .part v0x641bc6a989b0_0, 0, 1;
L_0x641bc6b43d70 .part v0x641bc6a989b0_0, 1, 1;
L_0x641bc6b43f90 .part v0x641bc6a989b0_0, 2, 1;
L_0x641bc6b44240 .part v0x641bc6a989b0_0, 3, 1;
S_0x641bc6ac1860 .scope module, "SPI_C_0" "SPI_Controller" 4 62, 5 2 0, S_0x641bc6a99660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "SCK";
    .port_info 3 /OUTPUT 1 "COPI";
    .port_info 4 /INPUT 1 "CIPO";
    .port_info 5 /OUTPUT 16 "CIPO_register";
    .port_info 6 /INPUT 2 "CS_in";
    .port_info 7 /OUTPUT 4 "CS_out";
    .port_info 8 /INPUT 16 "data_send";
    .port_info 9 /INPUT 1 "start_comm";
P_0x641bc6ac10a0 .param/l "LENGTH_COUNT" 0 5 8, +C4<00000000000000000000000000000110>;
P_0x641bc6ac10e0 .param/l "LENGTH_RECIEVED" 0 5 7, +C4<00000000000000000000000000010000>;
P_0x641bc6ac1120 .param/l "LENGTH_SEND" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x641bc6ac1160 .param/l "PAUSE" 0 5 5, +C4<00000000000000000000000000001010>;
P_0x641bc6ac11a0 .param/l "PERIPHERY_COUNT" 0 5 9, +C4<00000000000000000000000000000100>;
P_0x641bc6ac11e0 .param/l "PERIPHERY_SELECT" 0 5 10, +C4<00000000000000000000000000000010>;
v0x641bc6aa4840_0 .net "CIPO", 0 0, L_0x641bc6b2ec00;  alias, 1 drivers
v0x641bc6aa50e0_0 .var "CIPO_register", 15 0;
v0x641bc6aa51b0_0 .var "COPI", 0 0;
v0x641bc6aa5cd0_0 .var "COPI_register", 15 0;
v0x641bc6aa5da0_0 .net "CS_in", 1 0, v0x641bc6b2cad0_0;  alias, 1 drivers
v0x641bc6a989b0_0 .var "CS_out", 3 0;
v0x641bc6b160c0_0 .net "SCK", 0 0, L_0x641bc6b3f7e0;  alias, 1 drivers
v0x641bc6b16180_0 .net *"_ivl_0", 31 0, L_0x641bc6b2ed90;  1 drivers
L_0x7596a3bb70a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x641bc6b16260_0 .net *"_ivl_11", 25 0, L_0x7596a3bb70a8;  1 drivers
L_0x7596a3bb70f0 .functor BUFT 1, C4<00000000000000000000000000011010>, C4<0>, C4<0>, C4<0>;
v0x641bc6b16340_0 .net/2u *"_ivl_12", 31 0, L_0x7596a3bb70f0;  1 drivers
v0x641bc6b16420_0 .net *"_ivl_14", 0 0, L_0x641bc6b3f0c0;  1 drivers
L_0x7596a3bb7138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x641bc6b164e0_0 .net/2u *"_ivl_16", 0 0, L_0x7596a3bb7138;  1 drivers
v0x641bc6b165c0_0 .net *"_ivl_18", 31 0, L_0x641bc6b3f250;  1 drivers
L_0x7596a3bb7180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x641bc6b166a0_0 .net *"_ivl_21", 25 0, L_0x7596a3bb7180;  1 drivers
L_0x7596a3bb71c8 .functor BUFT 1, C4<00000000000000000000000000101011>, C4<0>, C4<0>, C4<0>;
v0x641bc6b16780_0 .net/2u *"_ivl_22", 31 0, L_0x7596a3bb71c8;  1 drivers
v0x641bc6b16860_0 .net *"_ivl_24", 0 0, L_0x641bc6b3f340;  1 drivers
L_0x7596a3bb7210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x641bc6b16920_0 .net/2u *"_ivl_26", 0 0, L_0x7596a3bb7210;  1 drivers
v0x641bc6b16a00_0 .net *"_ivl_28", 0 0, L_0x641bc6b3f4c0;  1 drivers
L_0x7596a3bb7018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x641bc6b16ae0_0 .net *"_ivl_3", 25 0, L_0x7596a3bb7018;  1 drivers
v0x641bc6b16bc0_0 .net *"_ivl_30", 0 0, L_0x641bc6b3f600;  1 drivers
L_0x7596a3bb7060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x641bc6b16ca0_0 .net/2u *"_ivl_4", 31 0, L_0x7596a3bb7060;  1 drivers
v0x641bc6b16d80_0 .net *"_ivl_6", 0 0, L_0x641bc6b3ee40;  1 drivers
v0x641bc6b16e40_0 .net *"_ivl_8", 31 0, L_0x641bc6b3ef80;  1 drivers
v0x641bc6b16f20_0 .var "busy", 0 0;
v0x641bc6b16fe0_0 .net "clk", 0 0, v0x641bc6b2d390_0;  alias, 1 drivers
v0x641bc6b170a0_0 .var "count_neg", 5 0;
v0x641bc6b17180_0 .var "count_pos", 5 0;
v0x641bc6b17260_0 .net "data_send", 15 0, v0x641bc6b2d430_0;  alias, 1 drivers
v0x641bc6b17340_0 .var/i "i", 31 0;
v0x641bc6b17420_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
v0x641bc6b174e0_0 .var "start", 0 0;
v0x641bc6b175a0_0 .net "start_comm", 0 0, v0x641bc6b2dd80_0;  alias, 1 drivers
v0x641bc6b17660_0 .var "start_comm_delayed", 0 0;
E_0x641bc6a6c840/0 .event negedge, v0x641bc6b16fe0_0;
E_0x641bc6a6c840/1 .event posedge, v0x641bc6b17420_0;
E_0x641bc6a6c840 .event/or E_0x641bc6a6c840/0, E_0x641bc6a6c840/1;
E_0x641bc6a6d4a0 .event posedge, v0x641bc6b17420_0, v0x641bc6b16fe0_0;
L_0x641bc6b2ed90 .concat [ 6 26 0 0], v0x641bc6b17180_0, L_0x7596a3bb7018;
L_0x641bc6b3ee40 .cmp/gt 32, L_0x7596a3bb7060, L_0x641bc6b2ed90;
L_0x641bc6b3ef80 .concat [ 6 26 0 0], v0x641bc6b17180_0, L_0x7596a3bb70a8;
L_0x641bc6b3f0c0 .cmp/gt 32, L_0x7596a3bb70f0, L_0x641bc6b3ef80;
L_0x641bc6b3f250 .concat [ 6 26 0 0], v0x641bc6b17180_0, L_0x7596a3bb7180;
L_0x641bc6b3f340 .cmp/gt 32, L_0x7596a3bb71c8, L_0x641bc6b3f250;
L_0x641bc6b3f4c0 .functor MUXZ 1, L_0x7596a3bb7210, v0x641bc6b2d390_0, L_0x641bc6b3f340, C4<>;
L_0x641bc6b3f600 .functor MUXZ 1, L_0x641bc6b3f4c0, L_0x7596a3bb7138, L_0x641bc6b3f0c0, C4<>;
L_0x641bc6b3f7e0 .functor MUXZ 1, L_0x641bc6b3f600, v0x641bc6b2d390_0, L_0x641bc6b3ee40, C4<>;
S_0x641bc6b178c0 .scope module, "SPI_P_1" "SPI_Periphery" 4 160, 6 3 0, S_0x641bc6a99660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "SCK";
    .port_info 2 /INPUT 1 "COPI";
    .port_info 3 /INPUT 1 "CS";
    .port_info 4 /INPUT 16 "data_send";
    .port_info 5 /OUTPUT 1 "CIPO";
    .port_info 6 /OUTPUT 16 "COPI_register";
P_0x641bc6adb070 .param/l "LENGTH_COUNT" 0 6 7, +C4<00000000000000000000000000000110>;
P_0x641bc6adb0b0 .param/l "LENGTH_RECIEVED" 0 6 6, +C4<00000000000000000000000000010000>;
P_0x641bc6adb0f0 .param/l "LENGTH_SEND" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x641bc6adb130 .param/l "PAUSE" 0 6 8, +C4<00000000000000000000000000001010>;
L_0x641bc6b43c40 .functor NOT 1, L_0x641bc6b43d70, C4<0>, C4<0>, C4<0>;
L_0x641bc6b43cb0 .functor AND 1, v0x641bc6b2dce0_0, L_0x641bc6b43c40, C4<1>, C4<1>;
v0x641bc6b17ca0_0 .var "CIPO", 0 0;
v0x641bc6b17d80_0 .var "CIPO_register", 15 0;
v0x641bc6b17e60_0 .net "COPI", 0 0, v0x641bc6aa51b0_0;  alias, 1 drivers
v0x641bc6b17f30_0 .var "COPI_register", 15 0;
v0x641bc6b17fd0_0 .net "CS", 0 0, L_0x641bc6b43d70;  1 drivers
v0x641bc6b180e0_0 .net "SCK", 0 0, L_0x641bc6b3f7e0;  alias, 1 drivers
v0x641bc6b18180_0 .net *"_ivl_0", 0 0, L_0x641bc6b43c40;  1 drivers
v0x641bc6b18240_0 .var "count", 5 0;
v0x641bc6b18320_0 .net "data_send", 15 0, v0x641bc6b2d4f0_0;  alias, 1 drivers
v0x641bc6b18400_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
v0x641bc6b184d0_0 .net "rst_internal", 0 0, L_0x641bc6b43cb0;  1 drivers
E_0x641bc69bec40 .event negedge, v0x641bc6b184d0_0, v0x641bc6b160c0_0;
E_0x641bc6b046d0/0 .event negedge, v0x641bc6b184d0_0;
E_0x641bc6b046d0/1 .event posedge, v0x641bc6b160c0_0;
E_0x641bc6b046d0 .event/or E_0x641bc6b046d0/0, E_0x641bc6b046d0/1;
S_0x641bc6b18690 .scope module, "SPI_P_2" "SPI_Periphery" 4 175, 6 3 0, S_0x641bc6a99660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "SCK";
    .port_info 2 /INPUT 1 "COPI";
    .port_info 3 /INPUT 1 "CS";
    .port_info 4 /INPUT 16 "data_send";
    .port_info 5 /OUTPUT 1 "CIPO";
    .port_info 6 /OUTPUT 16 "COPI_register";
P_0x641bc6adc8f0 .param/l "LENGTH_COUNT" 0 6 7, +C4<00000000000000000000000000000110>;
P_0x641bc6adc930 .param/l "LENGTH_RECIEVED" 0 6 6, +C4<00000000000000000000000000010000>;
P_0x641bc6adc970 .param/l "LENGTH_SEND" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x641bc6adc9b0 .param/l "PAUSE" 0 6 8, +C4<00000000000000000000000000001010>;
L_0x641bc6b43e60 .functor NOT 1, L_0x641bc6b43f90, C4<0>, C4<0>, C4<0>;
L_0x641bc6b43ed0 .functor AND 1, v0x641bc6b2dce0_0, L_0x641bc6b43e60, C4<1>, C4<1>;
v0x641bc6b18bc0_0 .var "CIPO", 0 0;
v0x641bc6b18ca0_0 .var "CIPO_register", 15 0;
v0x641bc6b18d80_0 .net "COPI", 0 0, v0x641bc6aa51b0_0;  alias, 1 drivers
v0x641bc6b18ea0_0 .var "COPI_register", 15 0;
v0x641bc6b18f60_0 .net "CS", 0 0, L_0x641bc6b43f90;  1 drivers
v0x641bc6b19070_0 .net "SCK", 0 0, L_0x641bc6b3f7e0;  alias, 1 drivers
v0x641bc6b19160_0 .net *"_ivl_0", 0 0, L_0x641bc6b43e60;  1 drivers
v0x641bc6b19240_0 .var "count", 5 0;
v0x641bc6b19320_0 .net "data_send", 15 0, v0x641bc6b2d4f0_0;  alias, 1 drivers
v0x641bc6b193e0_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
v0x641bc6b19480_0 .net "rst_internal", 0 0, L_0x641bc6b43ed0;  1 drivers
E_0x641bc6b18b00 .event negedge, v0x641bc6b19480_0, v0x641bc6b160c0_0;
E_0x641bc6b18b60/0 .event negedge, v0x641bc6b19480_0;
E_0x641bc6b18b60/1 .event posedge, v0x641bc6b160c0_0;
E_0x641bc6b18b60 .event/or E_0x641bc6b18b60/0, E_0x641bc6b18b60/1;
S_0x641bc6b19640 .scope module, "SPI_P_3" "SPI_Periphery" 4 190, 6 3 0, S_0x641bc6a99660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "SCK";
    .port_info 2 /INPUT 1 "COPI";
    .port_info 3 /INPUT 1 "CS";
    .port_info 4 /INPUT 16 "data_send";
    .port_info 5 /OUTPUT 1 "CIPO";
    .port_info 6 /OUTPUT 16 "COPI_register";
P_0x641bc6adb180 .param/l "LENGTH_COUNT" 0 6 7, +C4<00000000000000000000000000000110>;
P_0x641bc6adb1c0 .param/l "LENGTH_RECIEVED" 0 6 6, +C4<00000000000000000000000000010000>;
P_0x641bc6adb200 .param/l "LENGTH_SEND" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x641bc6adb240 .param/l "PAUSE" 0 6 8, +C4<00000000000000000000000000001010>;
L_0x641bc6b44110 .functor NOT 1, L_0x641bc6b44240, C4<0>, C4<0>, C4<0>;
L_0x641bc6b44180 .functor AND 1, v0x641bc6b2dce0_0, L_0x641bc6b44110, C4<1>, C4<1>;
v0x641bc6b19b20_0 .var "CIPO", 0 0;
v0x641bc6b19c00_0 .var "CIPO_register", 15 0;
v0x641bc6b19ce0_0 .net "COPI", 0 0, v0x641bc6aa51b0_0;  alias, 1 drivers
v0x641bc6b19db0_0 .var "COPI_register", 15 0;
v0x641bc6b19e70_0 .net "CS", 0 0, L_0x641bc6b44240;  1 drivers
v0x641bc6b19f80_0 .net "SCK", 0 0, L_0x641bc6b3f7e0;  alias, 1 drivers
v0x641bc6b1a020_0 .net *"_ivl_0", 0 0, L_0x641bc6b44110;  1 drivers
v0x641bc6b1a100_0 .var "count", 5 0;
v0x641bc6b1a1e0_0 .net "data_send", 15 0, v0x641bc6b2d4f0_0;  alias, 1 drivers
v0x641bc6b1a2a0_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
v0x641bc6b1a340_0 .net "rst_internal", 0 0, L_0x641bc6b44180;  1 drivers
E_0x641bc6b19a40 .event negedge, v0x641bc6b1a340_0, v0x641bc6b160c0_0;
E_0x641bc6b19ac0/0 .event negedge, v0x641bc6b1a340_0;
E_0x641bc6b19ac0/1 .event posedge, v0x641bc6b160c0_0;
E_0x641bc6b19ac0 .event/or E_0x641bc6b19ac0/0, E_0x641bc6b19ac0/1;
S_0x641bc6b1a520 .scope module, "u_spi_reg" "top" 4 99, 7 1 0, S_0x641bc6a99660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 16 "data_send_p";
    .port_info 4 /INPUT 1 "SCK";
    .port_info 5 /INPUT 1 "CS";
    .port_info 6 /INPUT 1 "COPI";
    .port_info 7 /OUTPUT 1 "CIPO";
    .port_info 8 /OUTPUT 16 "COPI_register";
    .port_info 9 /OUTPUT 1 "duty_high0";
    .port_info 10 /OUTPUT 1 "duty_low0";
    .port_info 11 /OUTPUT 1 "duty_high1";
    .port_info 12 /OUTPUT 1 "duty_low1";
    .port_info 13 /OUTPUT 1 "duty_high2";
    .port_info 14 /OUTPUT 1 "duty_low2";
    .port_info 15 /OUTPUT 1 "duty_high3";
    .port_info 16 /OUTPUT 1 "duty_low3";
    .port_info 17 /OUTPUT 1 "convst_bar";
    .port_info 18 /OUTPUT 10 "mon_duty_high";
    .port_info 19 /OUTPUT 10 "mon_duty_low";
    .port_info 20 /OUTPUT 1 "mode_manual";
    .port_info 21 /OUTPUT 1 "en_pwm";
    .port_info 22 /OUTPUT 10 "freq_switch";
    .port_info 23 /OUTPUT 10 "duty_high_manual";
    .port_info 24 /OUTPUT 10 "duty_low_manual";
    .port_info 25 /OUTPUT 60 "regfile";
P_0x641bc6b1a750 .param/l "LENGTH_COUNT_C" 0 7 7, +C4<00000000000000000000000000000110>;
P_0x641bc6b1a790 .param/l "LENGTH_COUNT_P" 0 7 8, +C4<00000000000000000000000000000110>;
P_0x641bc6b1a7d0 .param/l "LENGTH_RECIEVED_C" 0 7 5, +C4<00000000000000000000000000010000>;
P_0x641bc6b1a810 .param/l "LENGTH_RECIEVED_P" 0 7 6, +C4<00000000000000000000000000010000>;
P_0x641bc6b1a850 .param/l "LENGTH_SEND_C" 0 7 3, +C4<00000000000000000000000000010000>;
P_0x641bc6b1a890 .param/l "LENGTH_SEND_P" 0 7 4, +C4<00000000000000000000000000010000>;
P_0x641bc6b1a8d0 .param/l "PAUSE" 0 7 2, +C4<00000000000000000000000000001010>;
P_0x641bc6b1a910 .param/l "PERIPHERY_COUNT" 0 7 9, +C4<00000000000000000000000000000100>;
P_0x641bc6b1a950 .param/l "PERIPHERY_SELECT" 0 7 10, +C4<00000000000000000000000000000010>;
v0x641bc6b26da0_0 .array/port v0x641bc6b26da0, 0;
L_0x641bc6b42350 .functor BUFZ 10, v0x641bc6b26da0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x641bc6b26da0_1 .array/port v0x641bc6b26da0, 1;
L_0x641bc6b423f0 .functor BUFZ 10, v0x641bc6b26da0_1, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x641bc6b26da0_2 .array/port v0x641bc6b26da0, 2;
L_0x641bc6b424e0 .functor BUFZ 10, v0x641bc6b26da0_2, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x641bc6b26da0_3 .array/port v0x641bc6b26da0, 3;
L_0x641bc6b425a0 .functor BUFZ 10, v0x641bc6b26da0_3, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x641bc6b274f0_0 .net "CIPO", 0 0, v0x641bc6b257a0_0;  alias, 1 drivers
v0x641bc6b275b0_0 .net "COPI", 0 0, v0x641bc6aa51b0_0;  alias, 1 drivers
v0x641bc6b27670_0 .net "COPI_register", 15 0, v0x641bc6b25a30_0;  alias, 1 drivers
v0x641bc6b27710_0 .net "CS", 0 0, L_0x641bc6b43690;  1 drivers
v0x641bc6b277b0_0 .net "SCK", 0 0, L_0x641bc6b3f7e0;  alias, 1 drivers
v0x641bc6b278a0_0 .net "clk", 0 0, v0x641bc6b2d390_0;  alias, 1 drivers
v0x641bc6b27940_0 .net "clk_comp", 0 0, v0x641bc6b1b460_0;  1 drivers
v0x641bc6b27a30_0 .net "clk_dpwm", 0 0, v0x641bc6b1b530_0;  1 drivers
v0x641bc6b27b20_0 .net "convst_bar", 0 0, v0x641bc6b1b5f0_0;  alias, 1 drivers
v0x641bc6b27bc0_0 .net "count", 6 0, v0x641bc6b1cd60_0;  1 drivers
v0x641bc6b27c60_0 .net "d_n", 9 0, L_0x641bc6b41720;  1 drivers
v0x641bc6b27d50_0 .net "d_n_input", 6 0, L_0x641bc6b3ffa0;  1 drivers
v0x641bc6b27e60_0 .net "data_in", 7 0, v0x641bc6b2acf0_0;  1 drivers
v0x641bc6b27f20_0 .net "data_send_p", 15 0, v0x641bc6b2d4f0_0;  alias, 1 drivers
v0x641bc6b27fc0_0 .net "duty_high", 0 0, v0x641bc6b1cf20_0;  1 drivers
v0x641bc6b280b0_0 .net "duty_high0", 0 0, L_0x641bc6b42dd0;  alias, 1 drivers
v0x641bc6b28170_0 .net "duty_high1", 0 0, L_0x641bc6b42ec0;  alias, 1 drivers
v0x641bc6b28340_0 .net "duty_high2", 0 0, L_0x641bc6b43040;  alias, 1 drivers
v0x641bc6b28400_0 .net "duty_high3", 0 0, L_0x641bc6b430e0;  alias, 1 drivers
v0x641bc6b284c0_0 .net "duty_high_manual", 9 0, L_0x641bc6b421a0;  alias, 1 drivers
v0x641bc6b28580_0 .net "duty_high_reg", 3 0, L_0x641bc6b41960;  1 drivers
v0x641bc6b28620_0 .net "duty_low", 0 0, v0x641bc6b1cfc0_0;  1 drivers
v0x641bc6b28710_0 .net "duty_low0", 0 0, L_0x641bc6b43200;  alias, 1 drivers
v0x641bc6b287b0_0 .net "duty_low1", 0 0, L_0x641bc6b432f0;  alias, 1 drivers
v0x641bc6b28870_0 .net "duty_low2", 0 0, L_0x641bc6b434b0;  alias, 1 drivers
v0x641bc6b28930_0 .net "duty_low3", 0 0, L_0x641bc6b43550;  alias, 1 drivers
v0x641bc6b289f0_0 .net "duty_low_manual", 9 0, L_0x641bc6b42210;  alias, 1 drivers
v0x641bc6b28ab0_0 .net "duty_low_reg", 3 0, L_0x641bc6b42ad0;  1 drivers
v0x641bc6b28b50_0 .net "en_pwm", 0 0, L_0x641bc6b420d0;  alias, 1 drivers
v0x641bc6b28bf0_0 .net "err", 3 0, v0x641bc6b1d5d0_0;  1 drivers
v0x641bc6b28ce0_0 .net "freq_switch", 9 0, L_0x641bc6b422b0;  alias, 1 drivers
v0x641bc6b28d80_0 .net "mode_manual", 0 0, L_0x641bc6b42000;  alias, 1 drivers
v0x641bc6b28e20_0 .var "mon_duty_high", 9 0;
v0x641bc6b290d0_0 .var "mon_duty_low", 9 0;
v0x641bc6b291b0 .array "regfile", 5 0, 9 0;
v0x641bc6b29370_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
L_0x641bc6b42dd0 .part L_0x641bc6b41960, 0, 1;
L_0x641bc6b42ec0 .part L_0x641bc6b41960, 1, 1;
L_0x641bc6b43040 .part L_0x641bc6b41960, 2, 1;
L_0x641bc6b430e0 .part L_0x641bc6b41960, 3, 1;
L_0x641bc6b43200 .part L_0x641bc6b42ad0, 0, 1;
L_0x641bc6b432f0 .part L_0x641bc6b42ad0, 1, 1;
L_0x641bc6b434b0 .part L_0x641bc6b42ad0, 2, 1;
L_0x641bc6b43550 .part L_0x641bc6b42ad0, 3, 1;
S_0x641bc6b1b010 .scope module, "clkdivider" "clkdivider" 7 56, 8 1 0, S_0x641bc6b1a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "count";
    .port_info 3 /OUTPUT 1 "convst_bar";
    .port_info 4 /OUTPUT 1 "clk_comp";
    .port_info 5 /OUTPUT 1 "clk_dpwm";
v0x641bc6b1b2b0_0 .net "clk", 0 0, v0x641bc6b2d390_0;  alias, 1 drivers
v0x641bc6b1b3a0_0 .var "clk2", 5 0;
v0x641bc6b1b460_0 .var "clk_comp", 0 0;
v0x641bc6b1b530_0 .var "clk_dpwm", 0 0;
v0x641bc6b1b5f0_0 .var "convst_bar", 0 0;
v0x641bc6b1b700_0 .net "count", 6 0, v0x641bc6b1cd60_0;  alias, 1 drivers
v0x641bc6b1b7e0_0 .net "count_lsb", 3 0, L_0x641bc6b3fa30;  1 drivers
v0x641bc6b1b8c0_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
L_0x641bc6b3fa30 .part v0x641bc6b1cd60_0, 2, 4;
S_0x641bc6b1ba60 .scope module, "dither" "dither" 7 64, 9 1 0, S_0x641bc6b1a520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "d_n_input";
    .port_info 3 /OUTPUT 7 "d_dith";
L_0x641bc6aa45e0 .functor BUFZ 8, L_0x641bc6b3fad0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x641bc6b1bc90_0 .net *"_ivl_0", 7 0, L_0x641bc6b3fad0;  1 drivers
v0x641bc6b1bd90_0 .net *"_ivl_11", 6 0, L_0x641bc6b3fda0;  1 drivers
v0x641bc6b1be70_0 .net *"_ivl_12", 6 0, L_0x641bc6b3ff00;  1 drivers
L_0x7596a3bb72a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x641bc6b1bf60_0 .net *"_ivl_15", 5 0, L_0x7596a3bb72a0;  1 drivers
v0x641bc6b1c040_0 .net *"_ivl_3", 2 0, L_0x641bc6b3fb70;  1 drivers
v0x641bc6b1c170_0 .net *"_ivl_4", 4 0, L_0x641bc6b3fc10;  1 drivers
L_0x7596a3bb7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x641bc6b1c250_0 .net *"_ivl_7", 1 0, L_0x7596a3bb7258;  1 drivers
v0x641bc6b1c330_0 .net "clk_in", 0 0, v0x641bc6b1b530_0;  alias, 1 drivers
v0x641bc6b1c3d0_0 .var "count", 2 0;
v0x641bc6b1c490_0 .net "d_dith", 6 0, L_0x641bc6b3ffa0;  alias, 1 drivers
v0x641bc6b1c570_0 .net "d_n_input", 9 0, L_0x641bc6b41720;  alias, 1 drivers
v0x641bc6b1c650 .array "dith_T", 0 7, 7 0;
v0x641bc6b1c710_0 .var "dith_point", 0 0;
v0x641bc6b1c7d0_0 .net "dith_raw", 7 0, L_0x641bc6aa45e0;  1 drivers
v0x641bc6b1c8b0_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
E_0x641bc6a6b9a0 .event anyedge, v0x641bc6b1c3d0_0;
E_0x641bc6b1bc30 .event posedge, v0x641bc6b17420_0, v0x641bc6b1b530_0;
L_0x641bc6b3fad0 .array/port v0x641bc6b1c650, L_0x641bc6b3fc10;
L_0x641bc6b3fb70 .part L_0x641bc6b41720, 0, 3;
L_0x641bc6b3fc10 .concat [ 3 2 0 0], L_0x641bc6b3fb70, L_0x7596a3bb7258;
L_0x641bc6b3fda0 .part L_0x641bc6b41720, 3, 7;
L_0x641bc6b3ff00 .concat [ 1 6 0 0], v0x641bc6b1c710_0, L_0x7596a3bb72a0;
L_0x641bc6b3ffa0 .arith/sum 7, L_0x641bc6b3fda0, L_0x641bc6b3ff00;
S_0x641bc6b1ca00 .scope module, "dither_time" "dither_time" 7 71, 10 1 0, S_0x641bc6b1a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "d_n_input";
    .port_info 3 /OUTPUT 1 "duty_high";
    .port_info 4 /OUTPUT 1 "duty_low";
    .port_info 5 /OUTPUT 7 "count";
v0x641bc6b1cc70_0 .net "clk", 0 0, v0x641bc6b2d390_0;  alias, 1 drivers
v0x641bc6b1cd60_0 .var "count", 6 0;
v0x641bc6b1ce20_0 .net "d_n_input", 6 0, L_0x641bc6b3ffa0;  alias, 1 drivers
v0x641bc6b1cf20_0 .var "duty_high", 0 0;
v0x641bc6b1cfc0_0 .var "duty_low", 0 0;
v0x641bc6b1d0b0_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
S_0x641bc6b1d250 .scope module, "encoder" "encoder" 7 50, 11 1 0, S_0x641bc6b1a520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "datain";
    .port_info 3 /OUTPUT 4 "en";
v0x641bc6b1d430_0 .net "clk", 0 0, v0x641bc6b2d390_0;  alias, 1 drivers
v0x641bc6b1d4f0_0 .net "datain", 7 0, v0x641bc6b2acf0_0;  alias, 1 drivers
v0x641bc6b1d5d0_0 .var "en", 3 0;
v0x641bc6b1d6c0_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
S_0x641bc6b1d810 .scope module, "stanley" "stanley" 7 80, 12 2 0, S_0x641bc6b1a520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "err_in";
    .port_info 3 /OUTPUT 10 "d_comp";
P_0x641bc6b1da40 .param/l "DUTY_MAX" 1 12 19, +C4<0111100011001101>;
P_0x641bc6b1da80 .param/l "DUTY_MAX_WIDE" 1 12 20, +C4<000111100011001101>;
v0x641bc6b1de90_0 .net *"_ivl_1", 0 0, L_0x641bc6b40120;  1 drivers
v0x641bc6b1df70_0 .net *"_ivl_10", 17 0, L_0x641bc6b405b0;  1 drivers
v0x641bc6b1e050_0 .net *"_ivl_12", 17 0, L_0x641bc6b40730;  1 drivers
v0x641bc6b1e110_0 .net *"_ivl_15", 0 0, L_0x641bc6b40870;  1 drivers
v0x641bc6b1e1f0_0 .net *"_ivl_16", 1 0, L_0x641bc6b40960;  1 drivers
v0x641bc6b1e2d0_0 .net *"_ivl_18", 17 0, L_0x641bc6b40a50;  1 drivers
v0x641bc6b1e3b0_0 .net *"_ivl_2", 1 0, L_0x641bc6b401c0;  1 drivers
v0x641bc6b1e490_0 .net *"_ivl_20", 17 0, L_0x641bc6b40bf0;  1 drivers
v0x641bc6b1e570_0 .net *"_ivl_23", 0 0, L_0x641bc6b40ce0;  1 drivers
v0x641bc6b1e6e0_0 .net *"_ivl_24", 1 0, L_0x641bc6b40df0;  1 drivers
v0x641bc6b1e7c0_0 .net *"_ivl_26", 17 0, L_0x641bc6b40ee0;  1 drivers
v0x641bc6b1e8a0_0 .net *"_ivl_28", 17 0, L_0x641bc6b410a0;  1 drivers
v0x641bc6b1e980_0 .net *"_ivl_31", 0 0, L_0x641bc6b411e0;  1 drivers
v0x641bc6b1ea60_0 .net *"_ivl_32", 1 0, L_0x641bc6b41310;  1 drivers
v0x641bc6b1eb40_0 .net *"_ivl_34", 17 0, L_0x641bc6b41400;  1 drivers
v0x641bc6b1ec20_0 .net *"_ivl_4", 17 0, L_0x641bc6b402b0;  1 drivers
v0x641bc6b1ed00_0 .net *"_ivl_7", 0 0, L_0x641bc6b403f0;  1 drivers
v0x641bc6b1eef0_0 .net *"_ivl_8", 1 0, L_0x641bc6b404c0;  1 drivers
v0x641bc6b1efd0_0 .var/s "ae_product", 15 0;
v0x641bc6b1f0b0_0 .var/s "be_product", 15 0;
v0x641bc6b1f190_0 .var/s "ce_product", 15 0;
v0x641bc6b1f270_0 .net "clk", 0 0, v0x641bc6b1b460_0;  alias, 1 drivers
v0x641bc6b1f310_0 .net "d_comp", 9 0, L_0x641bc6b41720;  alias, 1 drivers
v0x641bc6b1f3b0_0 .var/s "d_n_1", 15 0;
v0x641bc6b1f470_0 .net/s "d_n_pre_wide", 17 0, L_0x641bc6b415e0;  1 drivers
v0x641bc6b1f550_0 .var/s "d_n_reg", 15 0;
v0x641bc6b1f630_0 .var/s "de_product", 15 0;
v0x641bc6b1f710_0 .var "en", 3 0;
v0x641bc6b1f7f0_0 .var "en1", 3 0;
v0x641bc6b1f8d0_0 .var "en2", 3 0;
v0x641bc6b1f9b0_0 .var "en3", 3 0;
v0x641bc6b1fa90_0 .net "err_in", 3 0, v0x641bc6b1d5d0_0;  alias, 1 drivers
v0x641bc6b1fb80_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
E_0x641bc6b1cb90 .event anyedge, v0x641bc6b1f470_0;
E_0x641bc6b1dc40 .event anyedge, v0x641bc6b1f9b0_0;
E_0x641bc6b1dca0 .event anyedge, v0x641bc6b1f8d0_0;
E_0x641bc6b1dd00 .event anyedge, v0x641bc6b1f7f0_0;
E_0x641bc6b1dd90 .event anyedge, v0x641bc6b1f710_0;
E_0x641bc6b1ddf0 .event posedge, v0x641bc6b17420_0, v0x641bc6b1b460_0;
L_0x641bc6b40120 .part v0x641bc6b1efd0_0, 15, 1;
L_0x641bc6b401c0 .concat [ 1 1 0 0], L_0x641bc6b40120, L_0x641bc6b40120;
L_0x641bc6b402b0 .concat [ 16 2 0 0], v0x641bc6b1efd0_0, L_0x641bc6b401c0;
L_0x641bc6b403f0 .part v0x641bc6b1f0b0_0, 15, 1;
L_0x641bc6b404c0 .concat [ 1 1 0 0], L_0x641bc6b403f0, L_0x641bc6b403f0;
L_0x641bc6b405b0 .concat [ 16 2 0 0], v0x641bc6b1f0b0_0, L_0x641bc6b404c0;
L_0x641bc6b40730 .arith/sum 18, L_0x641bc6b402b0, L_0x641bc6b405b0;
L_0x641bc6b40870 .part v0x641bc6b1f190_0, 15, 1;
L_0x641bc6b40960 .concat [ 1 1 0 0], L_0x641bc6b40870, L_0x641bc6b40870;
L_0x641bc6b40a50 .concat [ 16 2 0 0], v0x641bc6b1f190_0, L_0x641bc6b40960;
L_0x641bc6b40bf0 .arith/sum 18, L_0x641bc6b40730, L_0x641bc6b40a50;
L_0x641bc6b40ce0 .part v0x641bc6b1f630_0, 15, 1;
L_0x641bc6b40df0 .concat [ 1 1 0 0], L_0x641bc6b40ce0, L_0x641bc6b40ce0;
L_0x641bc6b40ee0 .concat [ 16 2 0 0], v0x641bc6b1f630_0, L_0x641bc6b40df0;
L_0x641bc6b410a0 .arith/sum 18, L_0x641bc6b40bf0, L_0x641bc6b40ee0;
L_0x641bc6b411e0 .part v0x641bc6b1f3b0_0, 15, 1;
L_0x641bc6b41310 .concat [ 1 1 0 0], L_0x641bc6b411e0, L_0x641bc6b411e0;
L_0x641bc6b41400 .concat [ 16 2 0 0], v0x641bc6b1f3b0_0, L_0x641bc6b41310;
L_0x641bc6b415e0 .arith/sum 18, L_0x641bc6b410a0, L_0x641bc6b41400;
L_0x641bc6b41720 .part v0x641bc6b1f550_0, 6, 10;
S_0x641bc6b1fec0 .scope module, "u_shift_high" "shift_register_phase_shifter" 7 91, 13 6 0, S_0x641bc6b1a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "pwm_in";
    .port_info 4 /OUTPUT 4 "pwm_ph";
P_0x641bc6b20050 .param/l "NPHASES" 0 13 8, +C4<00000000000000000000000000000100>;
P_0x641bc6b20090 .param/l "PERIOD" 0 13 7, +C4<00000000000000000000000010000000>;
P_0x641bc6b200d0 .param/l "PHASE_STEP" 1 13 19, +C4<00000000000000000000000000100000>;
v0x641bc6b21cc0_0 .net "clk", 0 0, v0x641bc6b2d390_0;  alias, 1 drivers
L_0x7596a3bb72e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x641bc6b21d80_0 .net "en", 0 0, L_0x7596a3bb72e8;  1 drivers
v0x641bc6b21e40_0 .net "pwm_in", 0 0, v0x641bc6b1cf20_0;  alias, 1 drivers
v0x641bc6b21f40_0 .net "pwm_ph", 3 0, L_0x641bc6b41960;  alias, 1 drivers
v0x641bc6b21fe0_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
v0x641bc6b22080_0 .var "shreg", 127 0;
E_0x641bc6b202a0 .event posedge, v0x641bc6b16fe0_0;
L_0x641bc6b41540 .part v0x641bc6b22080_0, 31, 1;
L_0x641bc6b41870 .part v0x641bc6b22080_0, 63, 1;
L_0x641bc6b41960 .concat8 [ 1 1 1 1], L_0x641bc6b40d80, L_0x641bc6b41540, L_0x641bc6b41870, L_0x641bc6b41b40;
L_0x641bc6b41b40 .part v0x641bc6b22080_0, 95, 1;
S_0x641bc6b20320 .scope generate, "GEN_TAPS[0]" "GEN_TAPS[0]" 13 33, 13 33 0, S_0x641bc6b1fec0;
 .timescale -9 -12;
P_0x641bc6b03d70 .param/l "DLY" 1 13 34, +C4<00000000000000000000000000000000>;
P_0x641bc6b03db0 .param/l "k" 1 13 33, +C4<00>;
S_0x641bc6b20650 .scope generate, "TAP0" "TAP0" 13 36, 13 36 0, S_0x641bc6b20320;
 .timescale -9 -12;
L_0x641bc6b40d80 .functor BUFZ 1, v0x641bc6b1cf20_0, C4<0>, C4<0>, C4<0>;
v0x641bc6b20830_0 .net *"_ivl_1", 0 0, L_0x641bc6b40d80;  1 drivers
S_0x641bc6b20930 .scope generate, "GEN_TAPS[1]" "GEN_TAPS[1]" 13 33, 13 33 0, S_0x641bc6b1fec0;
 .timescale -9 -12;
P_0x641bc6b1e610 .param/l "DLY" 1 13 34, +C4<00000000000000000000000000100000>;
P_0x641bc6b1e650 .param/l "k" 1 13 33, +C4<01>;
S_0x641bc6b20cd0 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x641bc6b20930;
 .timescale -9 -12;
v0x641bc6b20eb0_0 .net *"_ivl_0", 0 0, L_0x641bc6b41540;  1 drivers
S_0x641bc6b20fb0 .scope generate, "GEN_TAPS[2]" "GEN_TAPS[2]" 13 33, 13 33 0, S_0x641bc6b1fec0;
 .timescale -9 -12;
P_0x641bc6b20ba0 .param/l "DLY" 1 13 34, +C4<00000000000000000000000001000000>;
P_0x641bc6b20be0 .param/l "k" 1 13 33, +C4<010>;
S_0x641bc6b21360 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x641bc6b20fb0;
 .timescale -9 -12;
v0x641bc6b21540_0 .net *"_ivl_0", 0 0, L_0x641bc6b41870;  1 drivers
S_0x641bc6b21640 .scope generate, "GEN_TAPS[3]" "GEN_TAPS[3]" 13 33, 13 33 0, S_0x641bc6b1fec0;
 .timescale -9 -12;
P_0x641bc6b21230 .param/l "DLY" 1 13 34, +C4<00000000000000000000000001100000>;
P_0x641bc6b21270 .param/l "k" 1 13 33, +C4<011>;
S_0x641bc6b219e0 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x641bc6b21640;
 .timescale -9 -12;
v0x641bc6b21bc0_0 .net *"_ivl_0", 0 0, L_0x641bc6b41b40;  1 drivers
S_0x641bc6b22200 .scope module, "u_shift_low" "shift_register_phase_shifter" 7 133, 13 6 0, S_0x641bc6b1a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "pwm_in";
    .port_info 4 /OUTPUT 4 "pwm_ph";
P_0x641bc6b223e0 .param/l "NPHASES" 0 13 8, +C4<00000000000000000000000000000100>;
P_0x641bc6b22420 .param/l "PERIOD" 0 13 7, +C4<00000000000000000000000010000000>;
P_0x641bc6b22460 .param/l "PHASE_STEP" 1 13 19, +C4<00000000000000000000000000100000>;
v0x641bc6b240f0_0 .net "clk", 0 0, v0x641bc6b2d390_0;  alias, 1 drivers
L_0x7596a3bb7330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x641bc6b241b0_0 .net "en", 0 0, L_0x7596a3bb7330;  1 drivers
v0x641bc6b24270_0 .net "pwm_in", 0 0, v0x641bc6b1cfc0_0;  alias, 1 drivers
v0x641bc6b24370_0 .net "pwm_ph", 3 0, L_0x641bc6b42ad0;  alias, 1 drivers
v0x641bc6b24410_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
v0x641bc6b24500_0 .var "shreg", 127 0;
L_0x641bc6b428b0 .part v0x641bc6b24500_0, 31, 1;
L_0x641bc6b429b0 .part v0x641bc6b24500_0, 63, 1;
L_0x641bc6b42ad0 .concat8 [ 1 1 1 1], L_0x641bc6b42840, L_0x641bc6b428b0, L_0x641bc6b429b0, L_0x641bc6b42cb0;
L_0x641bc6b42cb0 .part v0x641bc6b24500_0, 95, 1;
S_0x641bc6b226c0 .scope generate, "GEN_TAPS[0]" "GEN_TAPS[0]" 13 33, 13 33 0, S_0x641bc6b22200;
 .timescale -9 -12;
P_0x641bc6b22500 .param/l "DLY" 1 13 34, +C4<00000000000000000000000000000000>;
P_0x641bc6b22540 .param/l "k" 1 13 33, +C4<00>;
S_0x641bc6b22a80 .scope generate, "TAP0" "TAP0" 13 36, 13 36 0, S_0x641bc6b226c0;
 .timescale -9 -12;
L_0x641bc6b42840 .functor BUFZ 1, v0x641bc6b1cfc0_0, C4<0>, C4<0>, C4<0>;
v0x641bc6b22c60_0 .net *"_ivl_1", 0 0, L_0x641bc6b42840;  1 drivers
S_0x641bc6b22d60 .scope generate, "GEN_TAPS[1]" "GEN_TAPS[1]" 13 33, 13 33 0, S_0x641bc6b22200;
 .timescale -9 -12;
P_0x641bc6b22930 .param/l "DLY" 1 13 34, +C4<00000000000000000000000000100000>;
P_0x641bc6b22970 .param/l "k" 1 13 33, +C4<01>;
S_0x641bc6b23100 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x641bc6b22d60;
 .timescale -9 -12;
v0x641bc6b232e0_0 .net *"_ivl_0", 0 0, L_0x641bc6b428b0;  1 drivers
S_0x641bc6b233e0 .scope generate, "GEN_TAPS[2]" "GEN_TAPS[2]" 13 33, 13 33 0, S_0x641bc6b22200;
 .timescale -9 -12;
P_0x641bc6b22fd0 .param/l "DLY" 1 13 34, +C4<00000000000000000000000001000000>;
P_0x641bc6b23010 .param/l "k" 1 13 33, +C4<010>;
S_0x641bc6b23790 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x641bc6b233e0;
 .timescale -9 -12;
v0x641bc6b23970_0 .net *"_ivl_0", 0 0, L_0x641bc6b429b0;  1 drivers
S_0x641bc6b23a70 .scope generate, "GEN_TAPS[3]" "GEN_TAPS[3]" 13 33, 13 33 0, S_0x641bc6b22200;
 .timescale -9 -12;
P_0x641bc6b23660 .param/l "DLY" 1 13 34, +C4<00000000000000000000000001100000>;
P_0x641bc6b236a0 .param/l "k" 1 13 33, +C4<011>;
S_0x641bc6b23e10 .scope generate, "TAPD" "TAPD" 13 38, 13 38 0, S_0x641bc6b23a70;
 .timescale -9 -12;
v0x641bc6b23ff0_0 .net *"_ivl_0", 0 0, L_0x641bc6b42cb0;  1 drivers
S_0x641bc6b24680 .scope module, "u_spi_reg1" "spi_reg" 7 110, 14 11 0, S_0x641bc6b1a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "SCK";
    .port_info 2 /INPUT 1 "COPI";
    .port_info 3 /INPUT 1 "CS";
    .port_info 4 /INPUT 16 "data_send_p";
    .port_info 5 /OUTPUT 1 "CIPO";
    .port_info 6 /OUTPUT 1 "mode_manual";
    .port_info 7 /OUTPUT 1 "en_pwm";
    .port_info 8 /OUTPUT 10 "duty_high";
    .port_info 9 /OUTPUT 10 "duty_low";
    .port_info 10 /OUTPUT 10 "freq_switch";
    .port_info 11 /OUTPUT 16 "COPI_register";
    .port_info 12 /OUTPUT 60 "regfile";
P_0x641bc6b24860 .param/l "LENGTH_COUNT_C" 0 14 17, +C4<00000000000000000000000000000110>;
P_0x641bc6b248a0 .param/l "LENGTH_COUNT_P" 0 14 18, +C4<00000000000000000000000000000110>;
P_0x641bc6b248e0 .param/l "LENGTH_RECIEVED_C" 0 14 15, +C4<00000000000000000000000000010000>;
P_0x641bc6b24920 .param/l "LENGTH_RECIEVED_P" 0 14 16, +C4<00000000000000000000000000010000>;
P_0x641bc6b24960 .param/l "LENGTH_SEND_C" 0 14 13, +C4<00000000000000000000000000010000>;
P_0x641bc6b249a0 .param/l "LENGTH_SEND_P" 0 14 14, +C4<00000000000000000000000000010000>;
P_0x641bc6b249e0 .param/l "PAUSE" 0 14 12, +C4<00000000000000000000000000001010>;
P_0x641bc6b24a20 .param/l "PERIPHERY_COUNT" 0 14 19, +C4<00000000000000000000000000000100>;
P_0x641bc6b24a60 .param/l "PERIPHERY_SELECT" 0 14 20, +C4<00000000000000000000000000000010>;
L_0x641bc6b421a0 .functor BUFZ 10, v0x641bc6b26da0_1, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x641bc6b42210 .functor BUFZ 10, v0x641bc6b26da0_2, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x641bc6b422b0 .functor BUFZ 10, v0x641bc6b26da0_3, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x641bc6b26270_0 .net "CIPO", 0 0, v0x641bc6b257a0_0;  alias, 1 drivers
v0x641bc6b26330_0 .net "COPI", 0 0, v0x641bc6aa51b0_0;  alias, 1 drivers
v0x641bc6b263d0_0 .net "COPI_register", 15 0, v0x641bc6b25a30_0;  alias, 1 drivers
v0x641bc6b264d0_0 .net "CS", 0 0, L_0x641bc6b43690;  alias, 1 drivers
v0x641bc6b265a0_0 .net "SCK", 0 0, L_0x641bc6b3f7e0;  alias, 1 drivers
v0x641bc6b26640_0 .net "addr", 3 0, L_0x641bc6b41ec0;  1 drivers
v0x641bc6b266e0_0 .var "addr_lat", 3 0;
v0x641bc6b267a0_0 .net "data_send_p", 15 0, v0x641bc6b2d4f0_0;  alias, 1 drivers
v0x641bc6b268f0_0 .net "duty_high", 9 0, L_0x641bc6b421a0;  alias, 1 drivers
v0x641bc6b26a60_0 .net "duty_low", 9 0, L_0x641bc6b42210;  alias, 1 drivers
v0x641bc6b26b40_0 .net "en_pwm", 0 0, L_0x641bc6b420d0;  alias, 1 drivers
v0x641bc6b26c00_0 .net "freq_switch", 9 0, L_0x641bc6b422b0;  alias, 1 drivers
v0x641bc6b26ce0_0 .net "mode_manual", 0 0, L_0x641bc6b42000;  alias, 1 drivers
v0x641bc6b26da0 .array "regfile", 5 0, 9 0;
v0x641bc6b26f20_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
v0x641bc6b26fc0_0 .net "wdata", 9 0, L_0x641bc6b41f60;  1 drivers
v0x641bc6b270a0_0 .var "wdata_lat", 9 0;
v0x641bc6b27290_0 .var "we", 0 0;
E_0x641bc6b25040 .event posedge, v0x641bc6b160c0_0;
L_0x641bc6b41ec0 .part v0x641bc6b25a30_0, 0, 4;
L_0x641bc6b41f60 .part v0x641bc6b25a30_0, 4, 10;
L_0x641bc6b42000 .part v0x641bc6b26da0_0, 0, 1;
L_0x641bc6b420d0 .part v0x641bc6b26da0_0, 1, 1;
S_0x641bc6b250c0 .scope module, "SPI_P_0" "SPI_Periphery" 14 50, 6 3 0, S_0x641bc6b24680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "SCK";
    .port_info 2 /INPUT 1 "COPI";
    .port_info 3 /INPUT 1 "CS";
    .port_info 4 /INPUT 16 "data_send";
    .port_info 5 /OUTPUT 1 "CIPO";
    .port_info 6 /OUTPUT 16 "COPI_register";
P_0x641bc6b252c0 .param/l "LENGTH_COUNT" 0 6 7, +C4<00000000000000000000000000000110>;
P_0x641bc6b25300 .param/l "LENGTH_RECIEVED" 0 6 6, +C4<00000000000000000000000000010000>;
P_0x641bc6b25340 .param/l "LENGTH_SEND" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x641bc6b25380 .param/l "PAUSE" 0 6 8, +C4<00000000000000000000000000001010>;
L_0x641bc6aa5b30 .functor NOT 1, L_0x641bc6b43690, C4<0>, C4<0>, C4<0>;
L_0x641bc69ec420 .functor AND 1, v0x641bc6b2dce0_0, L_0x641bc6aa5b30, C4<1>, C4<1>;
v0x641bc6b257a0_0 .var "CIPO", 0 0;
v0x641bc6b25880_0 .var "CIPO_register", 15 0;
v0x641bc6b25960_0 .net "COPI", 0 0, v0x641bc6aa51b0_0;  alias, 1 drivers
v0x641bc6b25a30_0 .var "COPI_register", 15 0;
v0x641bc6b25af0_0 .net "CS", 0 0, L_0x641bc6b43690;  alias, 1 drivers
v0x641bc6b25bb0_0 .net "SCK", 0 0, L_0x641bc6b3f7e0;  alias, 1 drivers
v0x641bc6b25ce0_0 .net *"_ivl_0", 0 0, L_0x641bc6aa5b30;  1 drivers
v0x641bc6b25dc0_0 .var "count", 5 0;
v0x641bc6b25ea0_0 .net "data_send", 15 0, v0x641bc6b2d4f0_0;  alias, 1 drivers
v0x641bc6b25ff0_0 .net "rst", 0 0, v0x641bc6b2dce0_0;  alias, 1 drivers
v0x641bc6b26090_0 .net "rst_internal", 0 0, L_0x641bc69ec420;  1 drivers
E_0x641bc6b256c0 .event negedge, v0x641bc6b26090_0, v0x641bc6b160c0_0;
E_0x641bc6b25740/0 .event negedge, v0x641bc6b26090_0;
E_0x641bc6b25740/1 .event posedge, v0x641bc6b160c0_0;
E_0x641bc6b25740 .event/or E_0x641bc6b25740/0, E_0x641bc6b25740/1;
S_0x641bc6b2c030 .scope autotask, "assert_rf_unchanged" "assert_rf_unchanged" 3 69, 3 69 0, S_0x641bc6aacb80;
 .timescale -9 -10;
v0x641bc6b2c230_0 .var/str "tag";
TD_SPI_TB.assert_rf_unchanged ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %load/vec4 v0x641bc6b2d690_0;
    %cmp/ne;
    %jmp/1 T_0.6, 6;
    %flag_mov 8, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %load/vec4 v0x641bc6b2d770_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.6;
    %jmp/1 T_0.5, 6;
    %flag_mov 8, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %load/vec4 v0x641bc6b2d960_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.5;
    %jmp/1 T_0.4, 6;
    %flag_mov 8, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %load/vec4 v0x641bc6b2da40_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.4;
    %jmp/1 T_0.3, 6;
    %flag_mov 8, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %load/vec4 v0x641bc6b2db20_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.3;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %load/vec4 v0x641bc6b2dc00_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 77 "$display", "[T5][FAIL] regfile changed unexpectedly (%s)", v0x641bc6b2c230_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "  old: r0=%h r1=%h r2=%h r3=%h r4=%h r5=%h", v0x641bc6b2d690_0, v0x641bc6b2d770_0, v0x641bc6b2d960_0, v0x641bc6b2da40_0, v0x641bc6b2db20_0, v0x641bc6b2dc00_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "  new: r0=%h r1=%h r2=%h r3=%h r4=%h r5=%h", &A<v0x641bc6b291b0, 0>, &A<v0x641bc6b291b0, 1>, &A<v0x641bc6b291b0, 2>, &A<v0x641bc6b291b0, 3>, &A<v0x641bc6b291b0, 4>, &A<v0x641bc6b291b0, 5> {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 84 "$display", "[T5][OK] regfile unchanged (%s)", v0x641bc6b2c230_0 {0 0 0};
T_0.1 ;
    %end;
S_0x641bc6b2c2f0 .scope autotask, "snapshot_rf" "snapshot_rf" 3 58, 3 58 0, S_0x641bc6aacb80;
 .timescale -9 -10;
TD_SPI_TB.snapshot_rf ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %store/vec4 v0x641bc6b2d690_0, 0, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %store/vec4 v0x641bc6b2d770_0, 0, 10;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %store/vec4 v0x641bc6b2d960_0, 0, 10;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %store/vec4 v0x641bc6b2da40_0, 0, 10;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %store/vec4 v0x641bc6b2db20_0, 0, 10;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %store/vec4 v0x641bc6b2dc00_0, 0, 10;
    %end;
S_0x641bc6b2c500 .scope autotask, "spi_write0" "spi_write0" 3 39, 3 39 0, S_0x641bc6aacb80;
 .timescale -9 -10;
; Elide local/automatic net v0x641bc6b2c700_0 name=_ivl_3
v0x641bc6b2c800_0 .var "addr", 3 0;
v0x641bc6b2c8e0_0 .var "wdata", 9 0;
E_0x641bc6a6fd50 .event posedge, L_0x641bc6b2df50;
TD_SPI_TB.spi_write0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x641bc6b2cad0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x641bc6b2c8e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x641bc6b2c800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 48, 0, 32;
T_2.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.8, 5;
    %jmp/1 T_2.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_2.7;
T_2.8 ;
    %pop/vec4 1;
    %wait E_0x641bc6a6fd50;
    %delay 1000, 0;
    %end;
    .scope S_0x641bc6ac1860;
T_3 ;
    %wait E_0x641bc6a6d4a0;
    %load/vec4 v0x641bc6b17420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b17660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b174e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b16f20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x641bc6aa50e0_0, 0;
    %pushi/vec4 43, 0, 6;
    %assign/vec4 v0x641bc6b17180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x641bc6a989b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x641bc6b175a0_0;
    %assign/vec4 v0x641bc6b17660_0, 0;
    %load/vec4 v0x641bc6b175a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.3, 9;
    %load/vec4 v0x641bc6b17660_0;
    %inv;
    %and;
T_3.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x641bc6b16f20_0;
    %inv;
    %and;
T_3.2;
    %assign/vec4 v0x641bc6b174e0_0, 0;
    %load/vec4 v0x641bc6b170a0_0;
    %cmpi/u 27, 0, 6;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_3.6, 5;
    %load/vec4 v0x641bc6b170a0_0;
    %cmpi/u 44, 0, 6;
    %flag_get/vec4 5;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x641bc6aa4840_0;
    %load/vec4 v0x641bc6aa50e0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x641bc6aa50e0_0, 0;
T_3.4 ;
    %load/vec4 v0x641bc6b174e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x641bc6b17180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b16f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x641bc6b17340_0, 0, 32;
T_3.9 ;
    %load/vec4 v0x641bc6b17340_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.10, 5;
    %load/vec4 v0x641bc6aa5da0_0;
    %load/vec4 v0x641bc6b17340_0;
    %pad/u 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x641bc6b17340_0;
    %assign/vec4/off/d v0x641bc6a989b0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x641bc6b17340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x641bc6b17340_0, 0, 32;
    %jmp T_3.9;
T_3.10 ;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x641bc6b17180_0;
    %cmpi/u 43, 0, 6;
    %jmp/0xz  T_3.11, 5;
    %load/vec4 v0x641bc6b17180_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x641bc6b17180_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b16f20_0, 0;
T_3.12 ;
T_3.8 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x641bc6ac1860;
T_4 ;
    %wait E_0x641bc6a6c840;
    %load/vec4 v0x641bc6b17420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x641bc6aa5cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6aa51b0_0, 0;
    %pushi/vec4 44, 0, 6;
    %assign/vec4 v0x641bc6b170a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x641bc6b174e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x641bc6b170a0_0, 0;
    %load/vec4 v0x641bc6b17260_0;
    %assign/vec4 v0x641bc6aa5cd0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x641bc6b170a0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x641bc6aa5cd0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x641bc6aa51b0_0, 0;
    %load/vec4 v0x641bc6aa5cd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x641bc6aa5cd0_0, 0;
    %load/vec4 v0x641bc6b170a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x641bc6b170a0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x641bc6b170a0_0;
    %pad/u 32;
    %cmpi/u 44, 0, 32;
    %jmp/0xz  T_4.6, 5;
    %load/vec4 v0x641bc6b170a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x641bc6b170a0_0, 0;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x641bc6b1d250;
T_5 ;
    %wait E_0x641bc6a6d4a0;
    %load/vec4 v0x641bc6b1d6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x641bc6b1d5d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x641bc6b1d4f0_0;
    %cmpi/u 176, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %load/vec4 v0x641bc6b1d4f0_0;
    %cmpi/u 180, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %load/vec4 v0x641bc6b1d4f0_0;
    %cmpi/u 184, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %load/vec4 v0x641bc6b1d4f0_0;
    %cmpi/u 188, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %load/vec4 v0x641bc6b1d4f0_0;
    %cmpi/u 192, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %load/vec4 v0x641bc6b1d4f0_0;
    %cmpi/u 196, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %load/vec4 v0x641bc6b1d4f0_0;
    %cmpi/u 200, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %load/vec4 v0x641bc6b1d4f0_0;
    %cmpi/u 204, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x641bc6b1d5d0_0, 0;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x641bc6b1d5d0_0, 0;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x641bc6b1d5d0_0, 0;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x641bc6b1d5d0_0, 0;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x641bc6b1d5d0_0, 0;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x641bc6b1d5d0_0, 0;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x641bc6b1d5d0_0, 0;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x641bc6b1d5d0_0, 0;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x641bc6b1d5d0_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x641bc6b1b010;
T_6 ;
    %wait E_0x641bc6a6d4a0;
    %load/vec4 v0x641bc6b1b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b1b5f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x641bc6b1b7e0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b1b5f0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b1b5f0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x641bc6b1b010;
T_7 ;
    %wait E_0x641bc6a6d4a0;
    %load/vec4 v0x641bc6b1b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b1b460_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x641bc6b1b7e0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b1b460_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b1b460_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x641bc6b1b010;
T_8 ;
    %wait E_0x641bc6a6d4a0;
    %load/vec4 v0x641bc6b1b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x641bc6b1b3a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x641bc6b1b530_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x641bc6b1b3a0_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x641bc6b1b530_0;
    %inv;
    %store/vec4 v0x641bc6b1b530_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x641bc6b1b3a0_0, 0, 6;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x641bc6b1b3a0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x641bc6b1b3a0_0, 0, 6;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x641bc6b1ba60;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x641bc6b1c650, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x641bc6b1c650, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x641bc6b1c650, 4, 0;
    %pushi/vec4 37, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x641bc6b1c650, 4, 0;
    %pushi/vec4 85, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x641bc6b1c650, 4, 0;
    %pushi/vec4 91, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x641bc6b1c650, 4, 0;
    %pushi/vec4 119, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x641bc6b1c650, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x641bc6b1c650, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x641bc6b1ba60;
T_10 ;
    %wait E_0x641bc6b1bc30;
    %load/vec4 v0x641bc6b1c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x641bc6b1c3d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x641bc6b1c3d0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x641bc6b1c3d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x641bc6b1c3d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x641bc6b1c3d0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x641bc6b1ba60;
T_11 ;
    %wait E_0x641bc6a6b9a0;
    %load/vec4 v0x641bc6b1c3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x641bc6b1c710_0, 0, 1;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0x641bc6b1c7d0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x641bc6b1c710_0, 0, 1;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0x641bc6b1c7d0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x641bc6b1c710_0, 0, 1;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0x641bc6b1c7d0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x641bc6b1c710_0, 0, 1;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0x641bc6b1c7d0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x641bc6b1c710_0, 0, 1;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0x641bc6b1c7d0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x641bc6b1c710_0, 0, 1;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x641bc6b1c7d0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x641bc6b1c710_0, 0, 1;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x641bc6b1c7d0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x641bc6b1c710_0, 0, 1;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x641bc6b1c7d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x641bc6b1c710_0, 0, 1;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x641bc6b1ca00;
T_12 ;
    %wait E_0x641bc6a6d4a0;
    %load/vec4 v0x641bc6b1d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x641bc6b1cd60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x641bc6b1cd60_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x641bc6b1cd60_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x641bc6b1cd60_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x641bc6b1cd60_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x641bc6b1ca00;
T_13 ;
    %wait E_0x641bc6a6d4a0;
    %load/vec4 v0x641bc6b1d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b1cf20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x641bc6b1cd60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b1cf20_0, 0;
T_13.2 ;
    %load/vec4 v0x641bc6b1ce20_0;
    %load/vec4 v0x641bc6b1cd60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b1cf20_0, 0;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x641bc6b1ca00;
T_14 ;
    %wait E_0x641bc6a6d4a0;
    %load/vec4 v0x641bc6b1d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b1cfc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x641bc6b1cd60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b1cfc0_0, 0;
T_14.2 ;
    %load/vec4 v0x641bc6b1cd60_0;
    %cmpi/u 112, 0, 7;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b1cfc0_0, 0;
T_14.4 ;
    %load/vec4 v0x641bc6b1ce20_0;
    %addi 10, 0, 7;
    %load/vec4 v0x641bc6b1cd60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b1cfc0_0, 0;
T_14.6 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x641bc6b1d810;
T_15 ;
    %wait E_0x641bc6b1ddf0;
    %load/vec4 v0x641bc6b1fb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x641bc6b1f710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x641bc6b1f7f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x641bc6b1f8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x641bc6b1f9b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x641bc6b1f3b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x641bc6b1fa90_0;
    %assign/vec4 v0x641bc6b1f710_0, 0;
    %load/vec4 v0x641bc6b1f710_0;
    %assign/vec4 v0x641bc6b1f7f0_0, 0;
    %load/vec4 v0x641bc6b1f7f0_0;
    %assign/vec4 v0x641bc6b1f8d0_0, 0;
    %load/vec4 v0x641bc6b1f8d0_0;
    %assign/vec4 v0x641bc6b1f9b0_0, 0;
    %load/vec4 v0x641bc6b1f550_0;
    %assign/vec4 v0x641bc6b1f3b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x641bc6b1d810;
T_16 ;
    %wait E_0x641bc6b1dd90;
    %load/vec4 v0x641bc6b1f710_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x641bc6b1efd0_0, 0, 16;
    %jmp T_16.10;
T_16.0 ;
    %pushi/vec4 59392, 0, 16;
    %store/vec4 v0x641bc6b1efd0_0, 0, 16;
    %jmp T_16.10;
T_16.1 ;
    %pushi/vec4 60928, 0, 16;
    %store/vec4 v0x641bc6b1efd0_0, 0, 16;
    %jmp T_16.10;
T_16.2 ;
    %pushi/vec4 62464, 0, 16;
    %store/vec4 v0x641bc6b1efd0_0, 0, 16;
    %jmp T_16.10;
T_16.3 ;
    %pushi/vec4 64000, 0, 16;
    %store/vec4 v0x641bc6b1efd0_0, 0, 16;
    %jmp T_16.10;
T_16.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x641bc6b1efd0_0, 0, 16;
    %jmp T_16.10;
T_16.5 ;
    %pushi/vec4 1536, 0, 16;
    %store/vec4 v0x641bc6b1efd0_0, 0, 16;
    %jmp T_16.10;
T_16.6 ;
    %pushi/vec4 3072, 0, 16;
    %store/vec4 v0x641bc6b1efd0_0, 0, 16;
    %jmp T_16.10;
T_16.7 ;
    %pushi/vec4 4608, 0, 16;
    %store/vec4 v0x641bc6b1efd0_0, 0, 16;
    %jmp T_16.10;
T_16.8 ;
    %pushi/vec4 6144, 0, 16;
    %store/vec4 v0x641bc6b1efd0_0, 0, 16;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x641bc6b1d810;
T_17 ;
    %wait E_0x641bc6b1dd00;
    %load/vec4 v0x641bc6b1f7f0_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x641bc6b1f0b0_0, 0, 16;
    %jmp T_17.10;
T_17.0 ;
    %pushi/vec4 5108, 0, 16;
    %store/vec4 v0x641bc6b1f0b0_0, 0, 16;
    %jmp T_17.10;
T_17.1 ;
    %pushi/vec4 3831, 0, 16;
    %store/vec4 v0x641bc6b1f0b0_0, 0, 16;
    %jmp T_17.10;
T_17.2 ;
    %pushi/vec4 2554, 0, 16;
    %store/vec4 v0x641bc6b1f0b0_0, 0, 16;
    %jmp T_17.10;
T_17.3 ;
    %pushi/vec4 1277, 0, 16;
    %store/vec4 v0x641bc6b1f0b0_0, 0, 16;
    %jmp T_17.10;
T_17.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x641bc6b1f0b0_0, 0, 16;
    %jmp T_17.10;
T_17.5 ;
    %pushi/vec4 64259, 0, 16;
    %store/vec4 v0x641bc6b1f0b0_0, 0, 16;
    %jmp T_17.10;
T_17.6 ;
    %pushi/vec4 62982, 0, 16;
    %store/vec4 v0x641bc6b1f0b0_0, 0, 16;
    %jmp T_17.10;
T_17.7 ;
    %pushi/vec4 61705, 0, 16;
    %store/vec4 v0x641bc6b1f0b0_0, 0, 16;
    %jmp T_17.10;
T_17.8 ;
    %pushi/vec4 60428, 0, 16;
    %store/vec4 v0x641bc6b1f0b0_0, 0, 16;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x641bc6b1d810;
T_18 ;
    %wait E_0x641bc6b1dca0;
    %load/vec4 v0x641bc6b1f8d0_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x641bc6b1f190_0, 0, 16;
    %jmp T_18.10;
T_18.0 ;
    %pushi/vec4 6140, 0, 16;
    %store/vec4 v0x641bc6b1f190_0, 0, 16;
    %jmp T_18.10;
T_18.1 ;
    %pushi/vec4 4605, 0, 16;
    %store/vec4 v0x641bc6b1f190_0, 0, 16;
    %jmp T_18.10;
T_18.2 ;
    %pushi/vec4 3070, 0, 16;
    %store/vec4 v0x641bc6b1f190_0, 0, 16;
    %jmp T_18.10;
T_18.3 ;
    %pushi/vec4 1535, 0, 16;
    %store/vec4 v0x641bc6b1f190_0, 0, 16;
    %jmp T_18.10;
T_18.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x641bc6b1f190_0, 0, 16;
    %jmp T_18.10;
T_18.5 ;
    %pushi/vec4 64001, 0, 16;
    %store/vec4 v0x641bc6b1f190_0, 0, 16;
    %jmp T_18.10;
T_18.6 ;
    %pushi/vec4 62466, 0, 16;
    %store/vec4 v0x641bc6b1f190_0, 0, 16;
    %jmp T_18.10;
T_18.7 ;
    %pushi/vec4 60931, 0, 16;
    %store/vec4 v0x641bc6b1f190_0, 0, 16;
    %jmp T_18.10;
T_18.8 ;
    %pushi/vec4 59396, 0, 16;
    %store/vec4 v0x641bc6b1f190_0, 0, 16;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x641bc6b1d810;
T_19 ;
    %wait E_0x641bc6b1dc40;
    %load/vec4 v0x641bc6b1f9b0_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x641bc6b1f630_0, 0, 16;
    %jmp T_19.10;
T_19.0 ;
    %pushi/vec4 60424, 0, 16;
    %store/vec4 v0x641bc6b1f630_0, 0, 16;
    %jmp T_19.10;
T_19.1 ;
    %pushi/vec4 61702, 0, 16;
    %store/vec4 v0x641bc6b1f630_0, 0, 16;
    %jmp T_19.10;
T_19.2 ;
    %pushi/vec4 62980, 0, 16;
    %store/vec4 v0x641bc6b1f630_0, 0, 16;
    %jmp T_19.10;
T_19.3 ;
    %pushi/vec4 64258, 0, 16;
    %store/vec4 v0x641bc6b1f630_0, 0, 16;
    %jmp T_19.10;
T_19.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x641bc6b1f630_0, 0, 16;
    %jmp T_19.10;
T_19.5 ;
    %pushi/vec4 1278, 0, 16;
    %store/vec4 v0x641bc6b1f630_0, 0, 16;
    %jmp T_19.10;
T_19.6 ;
    %pushi/vec4 2556, 0, 16;
    %store/vec4 v0x641bc6b1f630_0, 0, 16;
    %jmp T_19.10;
T_19.7 ;
    %pushi/vec4 3834, 0, 16;
    %store/vec4 v0x641bc6b1f630_0, 0, 16;
    %jmp T_19.10;
T_19.8 ;
    %pushi/vec4 5112, 0, 16;
    %store/vec4 v0x641bc6b1f630_0, 0, 16;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x641bc6b1d810;
T_20 ;
    %wait E_0x641bc6b1cb90;
    %load/vec4 v0x641bc6b1f470_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_20.0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x641bc6b1f550_0, 0, 16;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x641bc6b1f470_0;
    %cmpi/s 30925, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.2, 5;
    %pushi/vec4 30925, 0, 16;
    %store/vec4 v0x641bc6b1f550_0, 0, 16;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x641bc6b1f470_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x641bc6b1f550_0, 0, 16;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x641bc6b1fec0;
T_21 ;
    %wait E_0x641bc6b202a0;
    %load/vec4 v0x641bc6b21fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x641bc6b22080_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x641bc6b21d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x641bc6b22080_0;
    %parti/s 127, 0, 2;
    %load/vec4 v0x641bc6b21e40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x641bc6b22080_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x641bc6b250c0;
T_22 ;
    %wait E_0x641bc6b25740;
    %load/vec4 v0x641bc6b26090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x641bc6b25dc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x641bc6b25a30_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x641bc6b25dc0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_22.2, 5;
    %load/vec4 v0x641bc6b25960_0;
    %load/vec4 v0x641bc6b25a30_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x641bc6b25a30_0, 0;
    %load/vec4 v0x641bc6b25dc0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x641bc6b25dc0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x641bc6b25dc0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_22.4, 5;
    %load/vec4 v0x641bc6b25dc0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x641bc6b25dc0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x641bc6b25dc0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x641bc6b25dc0_0, 0;
T_22.6 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x641bc6b250c0;
T_23 ;
    %wait E_0x641bc6b256c0;
    %load/vec4 v0x641bc6b26090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x641bc6b25af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %assign/vec4 v0x641bc6b257a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x641bc6b25880_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x641bc6b25dc0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x641bc6b25ea0_0;
    %assign/vec4 v0x641bc6b25880_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x641bc6b25dc0_0;
    %pad/u 32;
    %cmpi/u 34, 0, 32;
    %jmp/0xz  T_23.6, 5;
    %load/vec4 v0x641bc6b25af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_23.8, 8;
    %load/vec4 v0x641bc6b25880_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_23.9, 8;
T_23.8 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_23.9, 8;
 ; End of false expr.
    %blend;
T_23.9;
    %assign/vec4 v0x641bc6b257a0_0, 0;
    %load/vec4 v0x641bc6b25880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x641bc6b25880_0, 0;
T_23.6 ;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x641bc6b24680;
T_24 ;
    %wait E_0x641bc6b25040;
    %load/vec4 v0x641bc6b26f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x641bc6b266e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x641bc6b270a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b27290_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x641bc6b263d0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x641bc6b266e0_0, 0;
    %load/vec4 v0x641bc6b263d0_0;
    %parti/s 10, 4, 4;
    %assign/vec4 v0x641bc6b270a0_0, 0;
    %load/vec4 v0x641bc6b263d0_0;
    %parti/s 4, 0, 2;
    %cmpi/u 5, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x641bc6b27290_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x641bc6b24680;
T_25 ;
    %wait E_0x641bc6b25040;
    %load/vec4 v0x641bc6b26f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x641bc6b27290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x641bc6b266e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %jmp T_25.11;
T_25.4 ;
    %load/vec4 v0x641bc6b270a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %jmp T_25.11;
T_25.5 ;
    %load/vec4 v0x641bc6b270a0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %jmp T_25.11;
T_25.6 ;
    %load/vec4 v0x641bc6b270a0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %jmp T_25.11;
T_25.7 ;
    %load/vec4 v0x641bc6b270a0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %jmp T_25.11;
T_25.8 ;
    %load/vec4 v0x641bc6b270a0_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %jmp T_25.11;
T_25.9 ;
    %load/vec4 v0x641bc6b270a0_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x641bc6b26da0, 0, 4;
    %jmp T_25.11;
T_25.11 ;
    %pop/vec4 1;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x641bc6b22200;
T_26 ;
    %wait E_0x641bc6b202a0;
    %load/vec4 v0x641bc6b24410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x641bc6b24500_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x641bc6b241b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x641bc6b24500_0;
    %parti/s 127, 0, 2;
    %load/vec4 v0x641bc6b24270_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x641bc6b24500_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x641bc6b178c0;
T_27 ;
    %wait E_0x641bc6b046d0;
    %load/vec4 v0x641bc6b184d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x641bc6b18240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x641bc6b17f30_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x641bc6b18240_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_27.2, 5;
    %load/vec4 v0x641bc6b17e60_0;
    %load/vec4 v0x641bc6b17f30_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x641bc6b17f30_0, 0;
    %load/vec4 v0x641bc6b18240_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x641bc6b18240_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x641bc6b18240_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_27.4, 5;
    %load/vec4 v0x641bc6b18240_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x641bc6b18240_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x641bc6b18240_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x641bc6b18240_0, 0;
T_27.6 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x641bc6b178c0;
T_28 ;
    %wait E_0x641bc69bec40;
    %load/vec4 v0x641bc6b184d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x641bc6b17fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_28.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_28.3, 8;
T_28.2 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_28.3, 8;
 ; End of false expr.
    %blend;
T_28.3;
    %assign/vec4 v0x641bc6b17ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x641bc6b17d80_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x641bc6b18240_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x641bc6b18320_0;
    %assign/vec4 v0x641bc6b17d80_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x641bc6b18240_0;
    %pad/u 32;
    %cmpi/u 34, 0, 32;
    %jmp/0xz  T_28.6, 5;
    %load/vec4 v0x641bc6b17fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %load/vec4 v0x641bc6b17d80_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %assign/vec4 v0x641bc6b17ca0_0, 0;
    %load/vec4 v0x641bc6b17d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x641bc6b17d80_0, 0;
T_28.6 ;
T_28.5 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x641bc6b18690;
T_29 ;
    %wait E_0x641bc6b18b60;
    %load/vec4 v0x641bc6b19480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x641bc6b19240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x641bc6b18ea0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x641bc6b19240_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_29.2, 5;
    %load/vec4 v0x641bc6b18d80_0;
    %load/vec4 v0x641bc6b18ea0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x641bc6b18ea0_0, 0;
    %load/vec4 v0x641bc6b19240_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x641bc6b19240_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x641bc6b19240_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_29.4, 5;
    %load/vec4 v0x641bc6b19240_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x641bc6b19240_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x641bc6b19240_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_29.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x641bc6b19240_0, 0;
T_29.6 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x641bc6b18690;
T_30 ;
    %wait E_0x641bc6b18b00;
    %load/vec4 v0x641bc6b19480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x641bc6b18f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_30.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_30.3, 8;
T_30.2 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_30.3, 8;
 ; End of false expr.
    %blend;
T_30.3;
    %assign/vec4 v0x641bc6b18bc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x641bc6b18ca0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x641bc6b19240_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x641bc6b19320_0;
    %assign/vec4 v0x641bc6b18ca0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x641bc6b19240_0;
    %pad/u 32;
    %cmpi/u 34, 0, 32;
    %jmp/0xz  T_30.6, 5;
    %load/vec4 v0x641bc6b18f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_30.8, 8;
    %load/vec4 v0x641bc6b18ca0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_30.9, 8;
T_30.8 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_30.9, 8;
 ; End of false expr.
    %blend;
T_30.9;
    %assign/vec4 v0x641bc6b18bc0_0, 0;
    %load/vec4 v0x641bc6b18ca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x641bc6b18ca0_0, 0;
T_30.6 ;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x641bc6b19640;
T_31 ;
    %wait E_0x641bc6b19ac0;
    %load/vec4 v0x641bc6b1a340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x641bc6b1a100_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x641bc6b19db0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x641bc6b1a100_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_31.2, 5;
    %load/vec4 v0x641bc6b19ce0_0;
    %load/vec4 v0x641bc6b19db0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x641bc6b19db0_0, 0;
    %load/vec4 v0x641bc6b1a100_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x641bc6b1a100_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x641bc6b1a100_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_31.4, 5;
    %load/vec4 v0x641bc6b1a100_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x641bc6b1a100_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x641bc6b1a100_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_31.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x641bc6b1a100_0, 0;
T_31.6 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x641bc6b19640;
T_32 ;
    %wait E_0x641bc6b19a40;
    %load/vec4 v0x641bc6b1a340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x641bc6b19e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_32.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_32.3, 8;
T_32.2 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_32.3, 8;
 ; End of false expr.
    %blend;
T_32.3;
    %assign/vec4 v0x641bc6b19b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x641bc6b19c00_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x641bc6b1a100_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x641bc6b1a1e0_0;
    %assign/vec4 v0x641bc6b19c00_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x641bc6b1a100_0;
    %pad/u 32;
    %cmpi/u 34, 0, 32;
    %jmp/0xz  T_32.6, 5;
    %load/vec4 v0x641bc6b19e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_32.8, 8;
    %load/vec4 v0x641bc6b19c00_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %assign/vec4 v0x641bc6b19b20_0, 0;
    %load/vec4 v0x641bc6b19c00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x641bc6b19c00_0, 0;
T_32.6 ;
T_32.5 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x641bc6aacb80;
T_33 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x641bc6b2cbe0_0, 0, 32;
    %end;
    .thread T_33, $init;
    .scope S_0x641bc6aacb80;
T_34 ;
    %vpi_call/w 3 94 "$dumpfile", "tb_spi.vcd" {0 0 0};
    %vpi_call/w 3 95 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x641bc6aacb80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x641bc6b2dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x641bc6b2d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x641bc6b2dd80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x641bc6b2cad0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x641bc6b2de70_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x641bc6b2d4f0_0, 0, 16;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x641bc6b2dce0_0, 0, 1;
    %delay 1100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x641bc6b2d5b0_0, 0, 32;
T_34.0 ;
    %load/vec4 v0x641bc6b2d5b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_34.1, 5;
    %vpi_func 3 110 "$dist_uniform" 32, v0x641bc6b2cbe0_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %vpi_func 3 111 "$dist_uniform" 32, v0x641bc6b2cbe0_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x641bc6b2d4f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.3, 5;
    %jmp/1 T_34.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.2;
T_34.3 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b29810_0;
    %load/vec4 v0x641bc6b2d4f0_0;
    %cmp/e;
    %jmp/0xz  T_34.4, 4;
    %vpi_call/w 3 124 "$display", "\012Data sent from periphary is %b data recieved in the controller is %b on iteration number %d-success", v0x641bc6b2d4f0_0, v0x641bc6b29810_0, v0x641bc6b2d5b0_0 {0 0 0};
    %jmp T_34.5;
T_34.4 ;
    %vpi_call/w 3 127 "$display", "\012Data sent from Peripheral unit to controller is %b data recieved is %b on iteration number %d- fail", v0x641bc6b2d4f0_0, v0x641bc6b29810_0, v0x641bc6b2d5b0_0 {0 0 0};
T_34.5 ;
    %load/vec4 v0x641bc6b29950_0;
    %load/vec4 v0x641bc6b2d430_0;
    %cmp/e;
    %jmp/0xz  T_34.6, 4;
    %vpi_call/w 3 133 "$display", "\012Data sent from controller is %b data recieved in the Peripheral unit is %b on iteration number %d-success", v0x641bc6b2d430_0, v0x641bc6b29950_0, v0x641bc6b2d5b0_0 {0 0 0};
    %jmp T_34.7;
T_34.6 ;
    %vpi_call/w 3 136 "$display", "\012Data sent from controller to periphary is %b data recieved is %b on iteration number %d- fail", v0x641bc6b2d430_0, v0x641bc6b29950_0, v0x641bc6b2d5b0_0 {0 0 0};
T_34.7 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x641bc6b2d5b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x641bc6b2d5b0_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %vpi_call/w 3 141 "$display", "\012Test 1 completed successfully\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x641bc6b2d5b0_0, 0, 32;
T_34.8 ;
    %load/vec4 v0x641bc6b2d5b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_34.9, 5;
    %vpi_func 3 147 "$dist_uniform" 32, v0x641bc6b2cbe0_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %vpi_func 3 148 "$dist_uniform" 32, v0x641bc6b2cbe0_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x641bc6b2d4f0_0, 0, 16;
    %vpi_func 3 149 "$dist_uniform" 32, v0x641bc6b2cbe0_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000101010 {0 0 0};
    %store/vec4 v0x641bc6b2de70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %load/vec4 v0x641bc6b2de70_0;
T_34.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.11, 5;
    %jmp/1 T_34.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.10;
T_34.11 ;
    %pop/vec4 1;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 45, 0, 32;
    %load/vec4 v0x641bc6b2de70_0;
    %sub;
T_34.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.13, 5;
    %jmp/1 T_34.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.12;
T_34.13 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b29810_0;
    %load/vec4 v0x641bc6b2d4f0_0;
    %cmp/e;
    %jmp/0xz  T_34.14, 4;
    %vpi_call/w 3 170 "$display", "\012Data sent from periphary is %b data recieved in the controller is %b on iteration number %d-success", v0x641bc6b2d4f0_0, v0x641bc6b29810_0, v0x641bc6b2d5b0_0 {0 0 0};
    %jmp T_34.15;
T_34.14 ;
    %vpi_call/w 3 173 "$display", "\012Data sent from Peripheral unit to controller is %b data recieved is %b on iteration number %d- fail", v0x641bc6b2d4f0_0, v0x641bc6b29810_0, v0x641bc6b2d5b0_0 {0 0 0};
T_34.15 ;
    %load/vec4 v0x641bc6b29950_0;
    %load/vec4 v0x641bc6b2d430_0;
    %cmp/e;
    %jmp/0xz  T_34.16, 4;
    %vpi_call/w 3 179 "$display", "\012Data sent from controller is %b data recieved in the Peripheral unit is %b on iteration number %d-success", v0x641bc6b2d430_0, v0x641bc6b29950_0, v0x641bc6b2d5b0_0 {0 0 0};
    %jmp T_34.17;
T_34.16 ;
    %vpi_call/w 3 182 "$display", "\012Data sent from controller to periphary is %b data recieved is %b on iteration number %d- fail", v0x641bc6b2d430_0, v0x641bc6b29950_0, v0x641bc6b2d5b0_0 {0 0 0};
T_34.17 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x641bc6b2d5b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x641bc6b2d5b0_0, 0, 32;
    %jmp T_34.8;
T_34.9 ;
    %vpi_call/w 3 187 "$display", "\012Test 2 completed successfully\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x641bc6b2d5b0_0, 0, 32;
T_34.18 ;
    %load/vec4 v0x641bc6b2d5b0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_34.19, 5;
    %vpi_func 3 192 "$dist_uniform" 32, v0x641bc6b2cbe0_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %vpi_func 3 193 "$dist_uniform" 32, v0x641bc6b2cbe0_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x641bc6b2d4f0_0, 0, 16;
    %vpi_func 3 194 "$dist_uniform" 32, v0x641bc6b2cbe0_0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %pad/s 2;
    %store/vec4 v0x641bc6b2cad0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.21, 5;
    %jmp/1 T_34.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.20;
T_34.21 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b29810_0;
    %load/vec4 v0x641bc6b2d4f0_0;
    %cmp/e;
    %jmp/0xz  T_34.22, 4;
    %vpi_call/w 3 207 "$display", "\012Data sent from periphary number %d is %b data recieved in the controller is %b on iteration number %d-success", v0x641bc6b2cad0_0, v0x641bc6b2d4f0_0, v0x641bc6b29810_0, v0x641bc6b2d5b0_0 {0 0 0};
    %jmp T_34.23;
T_34.22 ;
    %vpi_call/w 3 210 "$display", "\012Data sent from periphery number %d to controller is %b data recieved is %b on iteration number %d- fail", v0x641bc6b2cad0_0, v0x641bc6b2d4f0_0, v0x641bc6b29810_0, v0x641bc6b2d5b0_0 {0 0 0};
    %vpi_call/w 3 211 "$finish" {0 0 0};
T_34.23 ;
    %load/vec4 v0x641bc6b2c9d0_0;
    %load/vec4 v0x641bc6b2d430_0;
    %cmp/e;
    %jmp/0xz  T_34.24, 4;
    %vpi_call/w 3 216 "$display", "\012Data sent from controller is %b data recieved in the periphery number %d is %b on iteration number %d-success", v0x641bc6b2d430_0, v0x641bc6b2cad0_0, v0x641bc6b2c9d0_0, v0x641bc6b2d5b0_0 {0 0 0};
    %jmp T_34.25;
T_34.24 ;
    %vpi_call/w 3 218 "$display", "\012Data sent from controller to periphary number %d is %b data recieved is %b on iteration number %d- fail", v0x641bc6b2cad0_0, v0x641bc6b2d430_0, v0x641bc6b2c9d0_0, v0x641bc6b2d5b0_0 {0 0 0};
    %vpi_call/w 3 219 "$finish" {0 0 0};
T_34.25 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x641bc6b2d5b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x641bc6b2d5b0_0, 0, 32;
    %jmp T_34.18;
T_34.19 ;
    %vpi_call/w 3 224 "$display", "\012Test 3 completed successfully\012" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x641bc6b2cad0_0, 0, 2;
    %pushi/vec4 8241, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.27, 5;
    %jmp/1 T_34.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.26;
T_34.27 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b268f0_0;
    %cmpi/ne 515, 0, 10;
    %jmp/0xz  T_34.28, 6;
    %vpi_call/w 3 244 "$display", "[T4][FAIL] addr duty_high=%h", v0x641bc6b26640_0 {0 0 0};
    %vpi_call/w 3 245 "$display", "[T4][FAIL] WDATA duty_high=%h", v0x641bc6b26fc0_0 {0 0 0};
    %vpi_call/w 3 246 "$display", "[T4][FAIL] REG1 duty_high=%h", v0x641bc6b268f0_0 {0 0 0};
    %vpi_call/w 3 247 "$display", "[T4][FAIL] REG1 duty_high=%h", &APV<v0x641bc6b26da0, 1, 5, 10> {0 0 0};
    %vpi_call/w 3 248 "$finish" {0 0 0};
T_34.28 ;
    %vpi_call/w 3 250 "$display", "[T4][OK] REG1 duty_high=0x155" {0 0 0};
    %pushi/vec4 48, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.31, 5;
    %jmp/1 T_34.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.30;
T_34.31 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b28d80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_34.34, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x641bc6b28b50_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_34.34;
    %jmp/0xz  T_34.32, 6;
    %vpi_call/w 3 266 "$display", "[T4][FAIL] REG0 mode_manual=%b en_pwm=%b", v0x641bc6b28d80_0, v0x641bc6b28b50_0 {0 0 0};
    %vpi_call/w 3 269 "$finish" {0 0 0};
T_34.32 ;
    %vpi_call/w 3 271 "$display", "[T4][OK] REG0 mode_manual=1 en_pwm=1" {0 0 0};
    %pushi/vec4 2722, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.35 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.36, 5;
    %jmp/1 T_34.36, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.35;
T_34.36 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b26a60_0;
    %cmpi/ne 170, 0, 10;
    %jmp/0xz  T_34.37, 6;
    %vpi_call/w 3 288 "$display", "[T4][FAIL] REG2 duty_low=%h", v0x641bc6b26a60_0 {0 0 0};
T_34.37 ;
    %vpi_call/w 3 291 "$display", "[T4][OK] REG2 duty_low=0x0AA" {0 0 0};
    %pushi/vec4 15363, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.40, 5;
    %jmp/1 T_34.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.39;
T_34.40 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b28ce0_0;
    %cmpi/ne 960, 0, 10;
    %jmp/0xz  T_34.41, 6;
    %vpi_call/w 3 306 "$display", "[T4][FAIL] REG3 freq_switch=%h", v0x641bc6b28ce0_0 {0 0 0};
    %vpi_call/w 3 307 "$finish" {0 0 0};
T_34.41 ;
    %vpi_call/w 3 309 "$display", "[T4][OK] REG3 freq_switch=0x3C0" {0 0 0};
    %vpi_call/w 3 310 "$display", "\012Test 4 completed successfully\012" {0 0 0};
    %vpi_call/w 3 315 "$display", "\012[T5] Extreme / Corner Case Tests begin\012" {0 0 0};
    %pushi/vec4 8177, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.43 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.44, 5;
    %jmp/1 T_34.44, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.43;
T_34.44 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b27fc0_0;
    %pad/u 10;
    %cmpi/ne 511, 0, 10;
    %jmp/0xz  T_34.45, 6;
    %vpi_call/w 3 328 "$display", "[T5][FAIL] REG1 max write expected 1FF got %h", v0x641bc6b27fc0_0 {0 0 0};
    %vpi_call/w 3 329 "$finish" {0 0 0};
T_34.45 ;
    %vpi_call/w 3 331 "$display", "[T5][OK] REG1 max=1FF" {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.47 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.48, 5;
    %jmp/1 T_34.48, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.47;
T_34.48 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b27fc0_0;
    %pad/u 10;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_34.49, 6;
    %vpi_call/w 3 342 "$display", "[T5][FAIL] REG1 min write expected 000 got %h", v0x641bc6b27fc0_0 {0 0 0};
    %vpi_call/w 3 343 "$finish" {0 0 0};
T_34.49 ;
    %vpi_call/w 3 345 "$display", "[T5][OK] REG1 min=0" {0 0 0};
    %pushi/vec4 48, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.51 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.52, 5;
    %jmp/1 T_34.52, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.51;
T_34.52 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b28d80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/1 T_34.55, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x641bc6b28b50_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
T_34.55;
    %jmp/0xz  T_34.53, 6;
    %vpi_call/w 3 359 "$display", "[T5][FAIL] REG0 bits write expected 11 got mode=%b en=%b", v0x641bc6b28d80_0, v0x641bc6b28b50_0 {0 0 0};
    %vpi_call/w 3 361 "$finish" {0 0 0};
T_34.53 ;
    %vpi_call/w 3 363 "$display", "[T5][OK] REG0 bits=11" {0 0 0};
    %pushi/vec4 16373, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.56 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.57, 5;
    %jmp/1 T_34.57, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.56;
T_34.57 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %cmpi/ne 1023, 0, 10;
    %jmp/0xz  T_34.58, 6;
    %vpi_call/w 3 374 "$display", "[T5][FAIL] REG5 max write expected 3FF got %h", &A<v0x641bc6b291b0, 5> {0 0 0};
    %vpi_call/w 3 375 "$finish" {0 0 0};
T_34.58 ;
    %vpi_call/w 3 377 "$display", "[T5][OK] REG5 max=3FF" {0 0 0};
    %alloc S_0x641bc6b2c2f0;
    %fork TD_SPI_TB.snapshot_rf, S_0x641bc6b2c2f0;
    %join;
    %free S_0x641bc6b2c2f0;
    %pushi/vec4 5462, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.61, 5;
    %jmp/1 T_34.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.60;
T_34.61 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %alloc S_0x641bc6b2c030;
    %pushi/str "illegal addr 6";
    %store/str v0x641bc6b2c230_0;
    %fork TD_SPI_TB.assert_rf_unchanged, S_0x641bc6b2c030;
    %join;
    %free S_0x641bc6b2c030;
    %alloc S_0x641bc6b2c2f0;
    %fork TD_SPI_TB.snapshot_rf, S_0x641bc6b2c2f0;
    %join;
    %free S_0x641bc6b2c2f0;
    %pushi/vec4 10927, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.62 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.63, 5;
    %jmp/1 T_34.63, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.62;
T_34.63 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %alloc S_0x641bc6b2c030;
    %pushi/str "illegal addr F";
    %store/str v0x641bc6b2c230_0;
    %fork TD_SPI_TB.assert_rf_unchanged, S_0x641bc6b2c030;
    %join;
    %free S_0x641bc6b2c030;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.64 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.65, 5;
    %jmp/1 T_34.65, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.64;
T_34.65 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 34, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.66 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.67, 5;
    %jmp/1 T_34.67, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.66;
T_34.67 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 15010, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.68 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.69, 5;
    %jmp/1 T_34.69, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.68;
T_34.69 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b28620_0;
    %pad/u 10;
    %cmpi/ne 938, 0, 10;
    %jmp/0xz  T_34.70, 6;
    %vpi_call/w 3 434 "$display", "[T5][FAIL] overwrite REG2 expected 3AA got %h", v0x641bc6b28620_0 {0 0 0};
    %vpi_call/w 3 435 "$finish" {0 0 0};
T_34.70 ;
    %vpi_call/w 3 437 "$display", "[T5][OK] overwrite REG2 last-wins" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x641bc6b2cad0_0, 0, 2;
    %pushi/vec4 259, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.72 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.73, 5;
    %jmp/1 T_34.73, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.72;
T_34.73 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 515, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.74 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.75, 5;
    %jmp/1 T_34.75, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.74;
T_34.75 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 15363, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.76 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.77, 5;
    %jmp/1 T_34.77, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.76;
T_34.77 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %load/vec4 v0x641bc6b28ce0_0;
    %cmpi/ne 960, 0, 10;
    %jmp/0xz  T_34.78, 6;
    %vpi_call/w 3 467 "$display", "[T5][FAIL] back-to-back REG3 expected 3C0 got %h", v0x641bc6b28ce0_0 {0 0 0};
    %vpi_call/w 3 468 "$finish" {0 0 0};
T_34.78 ;
    %vpi_call/w 3 470 "$display", "[T5][OK] back-to-back REG3 last-wins" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dce0_0, 0;
    %pushi/vec4 5, 0, 32;
T_34.80 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.81, 5;
    %jmp/1 T_34.81, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %jmp T_34.80;
T_34.81 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %cmpi/ne 0, 0, 10;
    %jmp/1 T_34.88, 6;
    %flag_mov 8, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %cmpi/ne 0, 0, 10;
    %flag_or 6, 8;
T_34.88;
    %jmp/1 T_34.87, 6;
    %flag_mov 8, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %cmpi/ne 0, 0, 10;
    %flag_or 6, 8;
T_34.87;
    %jmp/1 T_34.86, 6;
    %flag_mov 8, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %cmpi/ne 0, 0, 10;
    %flag_or 6, 8;
T_34.86;
    %jmp/1 T_34.85, 6;
    %flag_mov 8, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %cmpi/ne 0, 0, 10;
    %flag_or 6, 8;
T_34.85;
    %jmp/1 T_34.84, 6;
    %flag_mov 8, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %cmpi/ne 0, 0, 10;
    %flag_or 6, 8;
T_34.84;
    %jmp/0xz  T_34.82, 6;
    %vpi_call/w 3 483 "$display", "[T5][FAIL] reset did not clear regfile" {0 0 0};
T_34.82 ;
    %vpi_call/w 3 486 "$display", "[T5][OK] reset clears regfile" {0 0 0};
    %pushi/vec4 5457, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.89 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.90, 5;
    %jmp/1 T_34.90, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.89;
T_34.90 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_34.91, 6;
    %vpi_call/w 3 499 "$display", "[T5][FAIL] write during reset should not stick, got %h", &A<v0x641bc6b291b0, 1> {0 0 0};
T_34.91 ;
    %vpi_call/w 3 502 "$display", "[T5][OK] write during reset ignored" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dce0_0, 0;
    %pushi/vec4 5, 0, 32;
T_34.93 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.94, 5;
    %jmp/1 T_34.94, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %jmp T_34.93;
T_34.94 ;
    %pop/vec4 1;
    %pushi/vec4 5457, 0, 16;
    %store/vec4 v0x641bc6b2d430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %pushi/vec4 46, 0, 32;
T_34.95 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.96, 5;
    %jmp/1 T_34.96, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x641bc6b202a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x641bc6b2dd80_0, 0;
    %jmp T_34.95;
T_34.96 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x641bc6b291b0, 4;
    %cmpi/ne 341, 0, 10;
    %jmp/0xz  T_34.97, 6;
    %vpi_call/w 3 517 "$display", "[T5][FAIL] after reset release write failed, got %h", &A<v0x641bc6b291b0, 1> {0 0 0};
T_34.97 ;
    %vpi_call/w 3 520 "$display", "[T5][OK] after reset release write works" {0 0 0};
    %vpi_call/w 3 522 "$display", "\012[T5] Extreme / Corner Case Tests completed successfully\012" {0 0 0};
    %vpi_call/w 3 524 "$finish" {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x641bc6aacb80;
T_35 ;
    %delay 10000, 0;
    %load/vec4 v0x641bc6b2d390_0;
    %inv;
    %store/vec4 v0x641bc6b2d390_0, 0, 1;
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "test/tb_reg.v";
    "test/test_reg.v";
    "spi_master.v";
    "spi_slave.v";
    "top.v";
    "clkdivider.v";
    "dither.v";
    "dither_deadtime_count.v";
    "encoder.v";
    "convert.v";
    "shift_register_phase_shifter.v";
    "spi_reg.v";
