Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Masters/MS1DVS/Project/ --output-directory=C:/Masters/MS1DVS/Project/processor_system/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Masters/MS1DVS/Project/processor_system.sopcinfo --report-file=html:C:/Masters/MS1DVS/Project/processor_system.html --report-file=sip:C:/Masters/MS1DVS/Project/processor_system/simulation/processor_system.sip --report-file=csv:C:/Masters/MS1DVS/Project/processor_system.csv --report-file=spd:C:/Masters/MS1DVS/Project/processor_system.spd --report-file=cmp:C:/Masters/MS1DVS/Project/processor_system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Masters/MS1DVS/Project/processor_system.qsys
Progress: Loading Project/processor_system.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 13.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module sdram
Progress: Adding nios2_cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pll [altpll 13.0]
Progress: Parameterizing module pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor_system: Generating processor_system "processor_system" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 19 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 43 connections
Info: merlin_domain_transform: After transform: 24 modules, 123 connections
Info: merlin_router_transform: After transform: 30 modules, 147 connections
Info: merlin_burst_transform: After transform: 31 modules, 151 connections
Info: reset_adaptation_transform: After transform: 33 modules, 122 connections
Info: merlin_network_to_switch_transform: After transform: 44 modules, 146 connections
Info: merlin_width_transform: After transform: 46 modules, 152 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 48 modules, 162 connections
Info: merlin_mm_transform: After transform: 48 modules, 162 connections
Info: merlin_interrupt_mapper_transform: After transform: 49 modules, 165 connections
Info: sdram: Starting RTL generation for module 'processor_system_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=processor_system_sdram --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0001_sdram_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0001_sdram_gen//processor_system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0001_sdram_gen/  ]
Info: sdram: Done RTL generation for module 'processor_system_sdram'
Info: sdram: "processor_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: nios2_cpu: Starting RTL generation for module 'processor_system_nios2_cpu'
Info: nios2_cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_system_nios2_cpu --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0002_nios2_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0002_nios2_cpu_gen//processor_system_nios2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0002_nios2_cpu_gen/    --bogus  ]
Info: nios2_cpu: # 2017.01.15 05:48:12 (*) Starting Nios II generation
Info: nios2_cpu: # 2017.01.15 05:48:12 (*)   Checking for plaintext license.
Info: nios2_cpu: # 2017.01.15 05:48:13 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: nios2_cpu: # 2017.01.15 05:48:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_cpu: # 2017.01.15 05:48:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_cpu: # 2017.01.15 05:48:13 (*)   Plaintext license not found.
Info: nios2_cpu: # 2017.01.15 05:48:13 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_cpu: # 2017.01.15 05:48:13 (*)   Elaborating CPU configuration settings
Info: nios2_cpu: # 2017.01.15 05:48:13 (*)   Creating all objects for CPU
Info: nios2_cpu: # 2017.01.15 05:48:14 (*)   Creating 'C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0002_nios2_cpu_gen//processor_system_nios2_cpu_nios2_waves.do'
Info: nios2_cpu: # 2017.01.15 05:48:14 (*)   Generating RTL from CPU objects
Info: nios2_cpu: # 2017.01.15 05:48:14 (*)   Creating plain-text RTL
Info: nios2_cpu: # 2017.01.15 05:48:17 (*) Done Nios II generation
Info: nios2_cpu: Done RTL generation for module 'processor_system_nios2_cpu'
Info: nios2_cpu: "processor_system" instantiated altera_nios2_qsys "nios2_cpu"
Info: jtag_uart: Starting RTL generation for module 'processor_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_system_jtag_uart --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0003_jtag_uart_gen//processor_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0003_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'processor_system_jtag_uart'
Info: jtag_uart: "processor_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: pll: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Warning: Verilog HDL or VHDL warning at processor_system_pll.vhd(312): object "wire_w_address_range2w" assigned a value but never read
Info: pll: Generated simulation model processor_system_pll.vho
Info: pll: "processor_system" instantiated altpll "pll"
Info: nios2_cpu_instruction_master_translator: "processor_system" instantiated altera_merlin_master_translator "nios2_cpu_instruction_master_translator"
Info: nios2_cpu_jtag_debug_module_translator: "processor_system" instantiated altera_merlin_slave_translator "nios2_cpu_jtag_debug_module_translator"
Info: nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent: "processor_system" instantiated altera_merlin_master_agent "nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "processor_system" instantiated altera_merlin_slave_agent "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model processor_system_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "processor_system" instantiated altera_avalon_sc_fifo "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model processor_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "processor_system" instantiated altera_avalon_sc_fifo "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: Generated simulation model processor_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Info: sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo: "processor_system" instantiated altera_avalon_sc_fifo "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info: pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo: Generated simulation model processor_system_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vho
Info: pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo: "processor_system" instantiated altera_avalon_sc_fifo "pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Warning: Parallel compilation is not licensed and has been disabled
Info: addr_router: "processor_system" instantiated altera_merlin_router "addr_router"
Warning: Parallel compilation is not licensed and has been disabled
Info: addr_router_001: "processor_system" instantiated altera_merlin_router "addr_router_001"
Warning: Parallel compilation is not licensed and has been disabled
Info: id_router: "processor_system" instantiated altera_merlin_router "id_router"
Warning: Parallel compilation is not licensed and has been disabled
Info: id_router_001: "processor_system" instantiated altera_merlin_router "id_router_001"
Warning: Parallel compilation is not licensed and has been disabled
Info: id_router_002: "processor_system" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "processor_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "processor_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: cmd_xbar_demux: Generated simulation model processor_system_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "processor_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: cmd_xbar_demux_001: Generated simulation model processor_system_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "processor_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: cmd_xbar_mux: Generated simulation model processor_system_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "processor_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: rsp_xbar_demux_002: Generated simulation model processor_system_rsp_xbar_demux_002.vho
Info: rsp_xbar_demux_002: "processor_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: rsp_xbar_mux: Generated simulation model processor_system_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "processor_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: rsp_xbar_mux_001: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: rsp_xbar_mux_001: Generated simulation model processor_system_rsp_xbar_mux_001.vho
Info: rsp_xbar_mux_001: "processor_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: width_adapter: "processor_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Masters/MS1DVS/Project/processor_system/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file C:/Masters/MS1DVS/Project/processor_system/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Masters/MS1DVS/Project/processor_system/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file C:/Masters/MS1DVS/Project/processor_system/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: crosser: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: crosser: Generated simulation model processor_system_crosser.vho
Info: crosser: "processor_system" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: irq_mapper: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: irq_mapper: Generated simulation model processor_system_irq_mapper.vho
Info: irq_mapper: "processor_system" instantiated altera_irq_mapper "irq_mapper"
Info: processor_system: Done processor_system" with 29 modules, 140 files, 6649112 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Masters/MS1DVS/Project/processor_system.spd --output-directory=C:/Masters/MS1DVS/Project/processor_system/simulation/
Info: Doing: ip-make-simscript --spd=C:/Masters/MS1DVS/Project/processor_system.spd --output-directory=C:/Masters/MS1DVS/Project/processor_system/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Masters/MS1DVS/Project/processor_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Masters/MS1DVS/Project/processor_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Masters/MS1DVS/Project/processor_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	21 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Masters/MS1DVS/Project/processor_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Masters/MS1DVS/Project/ --output-directory=C:/Masters/MS1DVS/Project/processor_system/ --report-file=bsf:C:/Masters/MS1DVS/Project/processor_system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Masters/MS1DVS/Project/processor_system.qsys
Progress: Loading Project/processor_system.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 13.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module sdram
Progress: Adding nios2_cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pll [altpll 13.0]
Progress: Parameterizing module pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Masters/MS1DVS/Project/ --output-directory=C:/Masters/MS1DVS/Project/processor_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Masters/MS1DVS/Project/processor_system.sopcinfo --report-file=html:C:/Masters/MS1DVS/Project/processor_system.html --report-file=qip:C:/Masters/MS1DVS/Project/processor_system/synthesis/processor_system.qip --report-file=cmp:C:/Masters/MS1DVS/Project/processor_system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Masters/MS1DVS/Project/processor_system.qsys --language=VHDL
Progress: Loading Project/processor_system.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 13.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module sdram
Progress: Adding nios2_cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pll [altpll 13.0]
Progress: Parameterizing module pll
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor_system: Generating processor_system "processor_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 19 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 43 connections
Info: merlin_domain_transform: After transform: 24 modules, 123 connections
Info: merlin_router_transform: After transform: 30 modules, 147 connections
Info: merlin_burst_transform: After transform: 31 modules, 151 connections
Info: reset_adaptation_transform: After transform: 33 modules, 122 connections
Info: merlin_network_to_switch_transform: After transform: 44 modules, 146 connections
Info: merlin_width_transform: After transform: 46 modules, 152 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 48 modules, 162 connections
Info: merlin_mm_transform: After transform: 48 modules, 162 connections
Info: merlin_interrupt_mapper_transform: After transform: 49 modules, 165 connections
Info: sdram: Starting RTL generation for module 'processor_system_sdram'
Info: sdram:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=processor_system_sdram --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0067_sdram_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0067_sdram_gen//processor_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'processor_system_sdram'
Info: sdram: "processor_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: nios2_cpu: Starting RTL generation for module 'processor_system_nios2_cpu'
Info: nios2_cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_system_nios2_cpu --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0068_nios2_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0068_nios2_cpu_gen//processor_system_nios2_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_cpu: # 2017.01.15 05:48:42 (*) Starting Nios II generation
Info: nios2_cpu: # 2017.01.15 05:48:42 (*)   Checking for plaintext license.
Info: nios2_cpu: # 2017.01.15 05:48:42 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: nios2_cpu: # 2017.01.15 05:48:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_cpu: # 2017.01.15 05:48:42 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_cpu: # 2017.01.15 05:48:42 (*)   Plaintext license not found.
Info: nios2_cpu: # 2017.01.15 05:48:42 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_cpu: # 2017.01.15 05:48:42 (*)   Elaborating CPU configuration settings
Info: nios2_cpu: # 2017.01.15 05:48:42 (*)   Creating all objects for CPU
Info: nios2_cpu: # 2017.01.15 05:48:43 (*)   Generating RTL from CPU objects
Info: nios2_cpu: # 2017.01.15 05:48:43 (*)   Creating plain-text RTL
Info: nios2_cpu: # 2017.01.15 05:48:45 (*) Done Nios II generation
Info: nios2_cpu: Done RTL generation for module 'processor_system_nios2_cpu'
Info: nios2_cpu: "processor_system" instantiated altera_nios2_qsys "nios2_cpu"
Info: jtag_uart: Starting RTL generation for module 'processor_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_system_jtag_uart --dir=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0069_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/SVETIS~1/AppData/Local/Temp/alt7181_2885771901592678402.dir/0069_jtag_uart_gen//processor_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'processor_system_jtag_uart'
Info: jtag_uart: "processor_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: pll: "processor_system" instantiated altpll "pll"
Info: nios2_cpu_instruction_master_translator: "processor_system" instantiated altera_merlin_master_translator "nios2_cpu_instruction_master_translator"
Info: nios2_cpu_jtag_debug_module_translator: "processor_system" instantiated altera_merlin_slave_translator "nios2_cpu_jtag_debug_module_translator"
Info: nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent: "processor_system" instantiated altera_merlin_master_agent "nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "processor_system" instantiated altera_merlin_slave_agent "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "processor_system" instantiated altera_avalon_sc_fifo "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "processor_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "processor_system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "processor_system" instantiated altera_merlin_router "id_router"
Info: id_router_001: "processor_system" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "processor_system" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "processor_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "processor_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "processor_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "processor_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "processor_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "processor_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "processor_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Masters/MS1DVS/Project/processor_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "processor_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Masters/MS1DVS/Project/processor_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "processor_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Masters/MS1DVS/Project/processor_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Masters/MS1DVS/Project/processor_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "processor_system" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: irq_mapper: "processor_system" instantiated altera_irq_mapper "irq_mapper"
Info: processor_system: Done processor_system" with 26 modules, 107 files, 2218347 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
