$date
	Thu Nov 17 18:17:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top $end
$var wire 2 ! A [1:0] $end
$var wire 2 " B [1:0] $end
$var wire 2 # C [1:0] $end
$var wire 2 $ D [1:0] $end
$var wire 1 % zero_flag $end
$var wire 8 & out [7:0] $end
$var wire 1 ' carry_flag $end
$var wire 4 ( bus_low [3:0] $end
$var wire 4 ) bus_high [3:0] $end
$var reg 1 * clk $end
$var reg 1 + clr $end
$scope module uut $end
$var wire 2 , A [1:0] $end
$var wire 2 - B [1:0] $end
$var wire 2 . C [1:0] $end
$var wire 2 / D [1:0] $end
$var wire 1 0 buf_clk $end
$var wire 8 1 bus [7:0] $end
$var wire 1 ' carry_flag $end
$var wire 1 * clk $end
$var wire 1 + clr $end
$var wire 1 2 ld_acc $end
$var wire 1 3 ld_b_reg $end
$var wire 1 4 ld_ir $end
$var wire 1 5 ld_mar $end
$var wire 1 6 ld_out_reg $end
$var wire 1 7 low_acc_out_en $end
$var wire 1 % zero_flag $end
$var wire 1 8 subadd_out_en $end
$var wire 1 9 sub_add $end
$var wire 1 : pc_out_en $end
$var wire 8 ; out [7:0] $end
$var wire 4 < op_code [3:0] $end
$var wire 4 = mar_out [3:0] $end
$var wire 1 > low_mem_out_en $end
$var wire 1 ? low_ld_out_reg $end
$var wire 1 @ low_ld_mar $end
$var wire 1 A low_ld_ir $end
$var wire 1 B low_ld_b_reg $end
$var wire 1 C low_ld_acc $end
$var wire 1 D low_ir_out_en $end
$var wire 1 E low_halt $end
$var wire 8 F ir_out [7:0] $end
$var wire 1 G inc $end
$var wire 4 H bus_low [3:0] $end
$var wire 4 I bus_high [3:0] $end
$var wire 8 J b_reg_out [7:0] $end
$var wire 1 K acc_out_en $end
$var wire 8 L acc_out [7:0] $end
$scope module acc $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 M d [7:0] $end
$var wire 1 2 i_en $end
$var wire 8 N qbar [7:0] $end
$var reg 8 O q [7:0] $end
$upscope $end
$scope module asub $end
$var wire 8 P A [7:0] $end
$var wire 1 Q add_sub_low_out_en $end
$var wire 1 R cout $end
$var wire 8 S out [7:0] $end
$var wire 1 9 sub $end
$var wire 1 8 out_en $end
$var wire 8 T add_sub_out [7:0] $end
$var wire 8 U B [7:0] $end
$scope module r1 $end
$var wire 8 V a [7:0] $end
$var wire 1 W cin $end
$var wire 1 R cout $end
$var wire 8 X sum [7:0] $end
$var wire 1 9 operation $end
$var wire 8 Y b [7:0] $end
$var reg 8 Z temp [7:0] $end
$upscope $end
$scope module tri8 $end
$var wire 8 [ in [7:0] $end
$var wire 1 Q low_enable $end
$var wire 8 \ out [7:0] $end
$scope module b0 $end
$var wire 4 ] in [3:0] $end
$var wire 1 Q low_enable $end
$var wire 4 ^ out [3:0] $end
$upscope $end
$scope module b1 $end
$var wire 4 _ in [3:0] $end
$var wire 1 Q low_enable $end
$var wire 4 ` out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module b_reg $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 a d [7:0] $end
$var wire 1 3 i_en $end
$var wire 8 b qbar [7:0] $end
$var reg 8 c q [7:0] $end
$upscope $end
$scope module buf0 $end
$var wire 4 d in [3:0] $end
$var wire 4 e out [3:0] $end
$var wire 1 D low_enable $end
$upscope $end
$scope module buf1 $end
$var wire 8 f in [7:0] $end
$var wire 1 7 low_enable $end
$var wire 8 g out [7:0] $end
$scope module b0 $end
$var wire 4 h in [3:0] $end
$var wire 1 7 low_enable $end
$var wire 4 i out [3:0] $end
$upscope $end
$scope module b1 $end
$var wire 4 j in [3:0] $end
$var wire 1 7 low_enable $end
$var wire 4 k out [3:0] $end
$upscope $end
$upscope $end
$scope module ir $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 l d [7:0] $end
$var wire 1 4 i_en $end
$var wire 8 m qbar [7:0] $end
$var reg 8 n q [7:0] $end
$upscope $end
$scope module mar $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 4 o d [3:0] $end
$var wire 1 5 i_en $end
$var wire 4 p qbar [3:0] $end
$var reg 4 q q [3:0] $end
$upscope $end
$scope module mem $end
$var wire 4 r addr [3:0] $end
$var wire 1 > low_o_en $end
$var reg 8 s data_out [7:0] $end
$upscope $end
$scope module out_reg $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 8 t d [7:0] $end
$var wire 1 6 i_en $end
$var wire 8 u qbar [7:0] $end
$var reg 8 v q [7:0] $end
$upscope $end
$scope module pc $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 1 w not_pc_out_en $end
$var wire 1 : pc_out_en $end
$var wire 4 x out [3:0] $end
$var wire 1 G inc $end
$var reg 4 y hold [3:0] $end
$scope module tbuf $end
$var wire 4 z in [3:0] $end
$var wire 1 w low_enable $end
$var wire 4 { out [3:0] $end
$upscope $end
$upscope $end
$scope module seq $end
$var wire 1 K acc_out_en $end
$var wire 1 0 clk $end
$var wire 1 + clr $end
$var wire 1 D low_ir_out_en $end
$var wire 1 C low_ld_acc $end
$var wire 1 B low_ld_b_reg $end
$var wire 1 A low_ld_ir $end
$var wire 1 @ low_ld_mar $end
$var wire 1 ? low_ld_out_reg $end
$var wire 1 > low_mem_out_en $end
$var wire 4 | op_code [3:0] $end
$var wire 1 9 sub_add $end
$var wire 1 8 subadd_out_en $end
$var wire 6 } t [5:0] $end
$var wire 1 ~ sub $end
$var wire 1 : pc_out_en $end
$var wire 1 !" out $end
$var wire 1 E low_halt $end
$var wire 1 "" lda $end
$var wire 1 G inc $end
$var wire 1 #" add $end
$scope module counter $end
$var wire 1 0 clk $end
$var wire 1 + res $end
$var reg 6 $" t [5:0] $end
$upscope $end
$scope module decoder $end
$var wire 1 E low_halt $end
$var wire 4 %" op_code [3:0] $end
$var wire 1 !" out $end
$var wire 1 ~ sub $end
$var wire 1 "" lda $end
$var wire 1 #" add $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %"
b100000 $"
x#"
x""
x!"
x~
b100000 }
bx |
bx {
bx z
bx y
bx x
0w
bx v
bx u
bzxxxx t
bz s
bx r
bx q
bx p
bx o
bx n
bx m
bzxxxx l
bz k
bx j
bz i
bx h
bzxxxx g
bx f
bz e
bx d
bx c
bx b
bzxxxx a
bz `
bx _
bz ^
bx ]
bzxxxx \
bx [
bx Z
bx Y
bx X
0W
bx V
bx U
bx T
bzxxxx S
zR
1Q
bx P
bx O
bx N
bzxxxx M
bx L
0K
bx J
bz I
bx H
0G
bx F
xE
1D
1C
1B
1A
0@
1?
1>
bx =
bx <
bx ;
1:
09
08
17
06
15
04
03
02
bzxxxx 1
x0
bz /
bz .
bz -
bz ,
x+
x*
bz )
bx (
z'
bx &
z%
bz $
bz #
bz "
bz !
$end
#2
x0
1E
0!"
b0 (
b0 H
b0 o
b0 ]
b0 _
bz0000 1
bz0000 M
bz0000 S
bz0000 \
bz0000 a
bz0000 g
bz0000 l
bz0000 t
b0 x
b0 {
b1111 p
b11111111 m
1""
0~
0#"
b0 <
b0 |
b0 %"
b0 d
b0 h
b0 j
b11111111 N
b11111111 b
b0 T
b0 X
b0 Z
b0 [
b11111111 u
b0 y
b0 z
b0 =
b0 q
b0 r
b0 F
b0 n
b0 L
b0 O
b0 P
b0 V
b0 f
b0 J
b0 U
b0 Y
b0 c
b0 &
b0 ;
b0 v
1+
#8
0+
#10
10
1*
#15
05
1@
bz (
bz H
bz o
bz 1
bz M
bz S
bz \
bz a
bz g
bz l
bz t
bz x
bz {
1w
0:
1G
b10000 }
b10000 $"
00
0*
#20
b1 y
b1 z
10
1*
#25
b0 )
b0 I
b1000 (
b1000 H
b1000 o
b1000 1
b1000 M
b1000 S
b1000 \
b1000 a
b1000 g
b1000 l
b1000 t
b1000 s
14
0>
0A
0G
b1000 }
b1000 $"
00
0*
#30
b11110111 m
b1000 d
b1000 F
b1000 n
10
1*
#35
bz )
bz I
15
bz1000 1
bz1000 M
bz1000 S
bz1000 \
bz1000 a
bz1000 g
bz1000 l
bz1000 t
bz s
0@
b1000 e
0D
04
1>
1A
b100 }
b100 $"
00
0*
#40
b111 p
b1000 =
b1000 q
b1000 r
10
1*
#45
b0 )
b0 I
12
b1001 s
05
0C
b1001 (
b1001 H
b1001 o
0>
1@
b1001 1
b1001 M
b1001 S
b1001 \
b1001 a
b1001 g
b1001 l
b1001 t
bz e
1D
b10 }
b10 $"
00
0*
#50
b1001 h
b11110110 N
b1001 L
b1001 O
b1001 P
b1001 V
b1001 f
10
1*
#55
bz )
bz I
bz (
bz H
bz o
02
bz 1
bz M
bz S
bz \
bz a
bz g
bz l
bz t
bz s
1C
1>
b1 }
b1 $"
00
0*
#60
10
1*
#65
15
0@
b1 (
b1 H
b1 o
bz0001 1
bz0001 M
bz0001 S
bz0001 \
bz0001 a
bz0001 g
bz0001 l
bz0001 t
b1 x
b1 {
0w
1:
b100000 }
b100000 $"
00
0*
#70
b1110 p
b1 =
b1 q
b1 r
10
1*
#75
05
1@
bz (
bz H
bz o
bz 1
bz M
bz S
bz \
bz a
bz g
bz l
bz t
bz x
bz {
1w
0:
1G
b10000 }
b10000 $"
00
0*
#80
b10 y
b10 z
10
1*
#85
b1 )
b1 I
b1001 (
b1001 H
b1001 o
b11001 1
b11001 M
b11001 S
b11001 \
b11001 a
b11001 g
b11001 l
b11001 t
b11001 s
14
0>
0A
0G
b1000 }
b1000 $"
00
0*
#90
b11100110 m
0""
1~
b1 <
b1 |
b1 %"
b1001 d
b11001 F
b11001 n
10
1*
#95
bz )
bz I
15
bz1001 1
bz1001 M
bz1001 S
bz1001 \
bz1001 a
bz1001 g
bz1001 l
bz1001 t
bz s
0@
b1001 e
0D
04
1>
1A
b100 }
b100 $"
00
0*
#100
b110 p
b1001 =
b1001 q
b1001 r
10
1*
#105
b0 )
b0 I
b101 s
05
13
b101 (
b101 H
b101 o
0>
1@
0B
b101 1
b101 M
b101 S
b101 \
b101 a
b101 g
b101 l
b101 t
bz e
1D
b10 }
b10 $"
00
0*
#110
b1 ]
b11111010 b
b1 T
b1 X
b1 Z
b1 [
b101 J
b101 U
b101 Y
b101 c
10
1*
#115
12
bz s
03
b100 (
b100 H
b100 o
b100 ]
0C
1>
1B
b100 1
b100 M
b100 S
b100 \
b100 a
b100 g
b100 l
b100 t
b100 ^
b0 `
0Q
b100 T
b100 X
b100 Z
b100 [
18
19
b1 }
b1 $"
00
0*
#120
b1111 (
b1111 H
b1111 o
b1111 )
b1111 I
b1111 ^
b11111111 1
b11111111 M
b11111111 S
b11111111 \
b11111111 a
b11111111 g
b11111111 l
b11111111 t
b1111 `
b1111 ]
b1111 _
b11111111 T
b11111111 X
b11111111 Z
b11111111 [
b100 h
b11111011 N
b100 L
b100 O
b100 P
b100 V
b100 f
10
1*
#125
02
bz )
bz I
b100 ]
b0 _
1C
15
bz ^
bz `
1Q
b100 T
b100 X
b100 Z
b100 [
0@
b10 (
b10 H
b10 o
08
09
bz0010 1
bz0010 M
bz0010 S
bz0010 \
bz0010 a
bz0010 g
bz0010 l
bz0010 t
b10 x
b10 {
0w
1:
b100000 }
b100000 $"
00
0*
#130
b1101 p
b10 =
b10 q
b10 r
10
1*
#135
05
1@
bz (
bz H
bz o
bz 1
bz M
bz S
bz \
bz a
bz g
bz l
bz t
bz x
bz {
1w
0:
1G
b10000 }
b10000 $"
00
0*
#140
b11 y
b11 z
10
1*
#145
b1110 )
b1110 I
b1110 (
b1110 H
b1110 o
b11101110 1
b11101110 M
b11101110 S
b11101110 \
b11101110 a
b11101110 g
b11101110 l
b11101110 t
b11101110 s
14
0>
0A
0G
b1000 }
b1000 $"
00
0*
#150
1!"
b10001 m
0~
b1110 <
b1110 |
b1110 %"
b1110 d
b11101110 F
b11101110 n
10
1*
#155
16
b100 (
b100 H
b100 o
b0 )
b0 I
bz s
0?
b100 i
b100 1
b100 M
b100 S
b100 \
b100 a
b100 g
b100 l
b100 t
b0 k
07
04
1>
1K
1A
b100 }
b100 $"
00
0*
#160
b11111011 u
b100 &
b100 ;
b100 v
10
1*
#165
06
bz (
bz H
bz o
bz )
bz I
1?
bz i
bz 1
bz M
bz S
bz \
bz a
bz g
bz l
bz t
bz k
17
0K
b10 }
b10 $"
00
0*
#170
10
1*
#175
b1 }
b1 $"
00
0*
#180
10
1*
#185
15
0@
b11 (
b11 H
b11 o
bz0011 1
bz0011 M
bz0011 S
bz0011 \
bz0011 a
bz0011 g
bz0011 l
bz0011 t
b11 x
b11 {
0w
1:
b100000 }
b100000 $"
00
0*
#190
b1100 p
b11 =
b11 q
b11 r
10
1*
#195
05
1@
bz (
bz H
bz o
bz 1
bz M
bz S
bz \
bz a
bz g
bz l
bz t
bz x
bz {
1w
0:
1G
b10000 }
b10000 $"
00
0*
#200
b100 y
b100 z
10
1*
#205
b1111 )
b1111 I
b1111 (
b1111 H
b1111 o
b11111111 1
b11111111 M
b11111111 S
b11111111 \
b11111111 a
b11111111 g
b11111111 l
b11111111 t
b11111111 s
14
0>
0A
0G
b1000 }
b1000 $"
00
0*
#210
0!"
0E
b0 m
b1111 <
b1111 |
b1111 %"
b1111 d
b11111111 F
b11111111 n
z0
1*
#215
z0
0*
#220
z0
1*
#225
z0
0*
#230
z0
1*
#235
z0
0*
#240
z0
1*
#245
z0
0*
#250
z0
1*
#255
z0
0*
#260
z0
1*
#265
z0
0*
#270
z0
1*
#275
z0
0*
#280
z0
1*
#285
z0
0*
#290
z0
1*
#295
z0
0*
#300
z0
1*
#305
z0
0*
#310
z0
1*
#315
z0
0*
#320
z0
1*
#325
z0
0*
#330
z0
1*
#335
z0
0*
#340
z0
1*
#345
z0
0*
#350
z0
1*
#355
z0
0*
#360
z0
1*
#365
z0
0*
#370
z0
1*
#375
z0
0*
#380
z0
1*
#385
z0
0*
#390
z0
1*
#395
z0
0*
#400
z0
1*
#405
z0
0*
#410
z0
1*
#415
z0
0*
#420
z0
1*
#425
z0
0*
#430
z0
1*
#435
z0
0*
#440
z0
1*
#445
z0
0*
#450
z0
1*
#455
z0
0*
#460
z0
1*
#465
z0
0*
#470
z0
1*
#475
z0
0*
#480
z0
1*
#485
z0
0*
#490
z0
1*
#495
z0
0*
#500
z0
1*
#505
z0
0*
#508
