   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,4
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_cmplx_mult_cmplx_f32.c"
  16              	 .section .text.arm_cmplx_mult_cmplx_f32,"ax",%progbits
  17              	 .align 1
  18              	 .global arm_cmplx_mult_cmplx_f32
  19              	 .thumb
  20              	 .thumb_func
  22              	arm_cmplx_mult_cmplx_f32:
  23              	 
  24              	 
  25 0000 F0B5     	 push {r4,r5,r6,r7,lr}
  26 0002 9C08     	 lsrs r4,r3,#2
  27 0004 0746     	 mov r7,r0
  28 0006 0E46     	 mov r6,r1
  29 0008 1546     	 mov r5,r2
  30 000a A646     	 mov lr,r4
  31              	.L2:
  32 000c 2037     	 adds r7,r7,#32
  33 000e 2036     	 adds r6,r6,#32
  34 0010 2035     	 adds r5,r5,#32
  35 0012 BEF1000F 	 cmp lr,#0
  36 0016 52D0     	 beq .L7
  37 0018 57ED072A 	 flds s5,[r7,#-28]
  38 001c 16ED072A 	 flds s4,[r6,#-28]
  39 0020 56ED083A 	 flds s7,[r6,#-32]
  40 0024 57ED086A 	 flds s13,[r7,#-32]
  41 0028 56ED055A 	 flds s11,[r6,#-20]
  42 002c 57ED057A 	 flds s15,[r7,#-20]
  43 0030 17ED065A 	 flds s10,[r7,#-24]
  44 0034 16ED063A 	 flds s6,[r6,#-24]
  45 0038 17ED047A 	 flds s14,[r7,#-16]
  46 003c 56ED044A 	 flds s9,[r6,#-16]
  47 0040 22EE626A 	 fnmuls s12,s4,s5
  48 0044 0EF1FF3E 	 add lr,lr,#-1
  49 0048 A6EEA36A 	 vfma.f32 s12,s13,s7
  50 004c 66EE826A 	 fmuls s13,s13,s4
  51 0050 05ED086A 	 fsts s12,[r5,#-32]
  52 0054 E2EEA36A 	 vfma.f32 s13,s5,s7
  53 0058 17ED034A 	 flds s8,[r7,#-12]
  54 005c 45ED076A 	 fsts s13,[r5,#-28]
  55 0060 65EEE76A 	 fnmuls s13,s11,s15
  56 0064 56ED033A 	 flds s7,[r6,#-12]
  57 0068 E5EE036A 	 vfma.f32 s13,s10,s6
  58 006c 67EE837A 	 fmuls s15,s15,s6
  59 0070 45ED066A 	 fsts s13,[r5,#-24]
  60 0074 63EEC46A 	 fnmuls s13,s7,s8
  61 0078 E5EE257A 	 vfma.f32 s15,s10,s11
  62 007c E7EE246A 	 vfma.f32 s13,s14,s9
  63 0080 27EE237A 	 fmuls s14,s14,s7
  64 0084 45ED057A 	 fsts s15,[r5,#-20]
  65 0088 A4EE247A 	 vfma.f32 s14,s8,s9
  66 008c 57ED015A 	 flds s11,[r7,#-4]
  67 0090 16ED015A 	 flds s10,[r6,#-4]
  68 0094 57ED027A 	 flds s15,[r7,#-8]
  69 0098 16ED026A 	 flds s12,[r6,#-8]
  70 009c 05ED037A 	 fsts s14,[r5,#-12]
  71 00a0 25EE657A 	 fnmuls s14,s10,s11
  72 00a4 45ED046A 	 fsts s13,[r5,#-16]
  73 00a8 A7EE867A 	 vfma.f32 s14,s15,s12
  74 00ac 67EE857A 	 fmuls s15,s15,s10
  75 00b0 05ED027A 	 fsts s14,[r5,#-8]
  76 00b4 E5EE867A 	 vfma.f32 s15,s11,s12
  77 00b8 45ED017A 	 fsts s15,[r5,#-4]
  78 00bc A6E7     	 b .L2
  79              	.L7:
  80 00be 6401     	 lsls r4,r4,#5
  81 00c0 2044     	 add r0,r0,r4
  82 00c2 03F00303 	 and r3,r3,#3
  83 00c6 2144     	 add r1,r1,r4
  84 00c8 2244     	 add r2,r2,r4
  85 00ca 00EBC303 	 add r3,r0,r3,lsl#3
  86              	.L4:
  87 00ce 9842     	 cmp r0,r3
  88 00d0 01F10801 	 add r1,r1,#8
  89 00d4 02F10802 	 add r2,r2,#8
  90 00d8 16D0     	 beq .L8
  91 00da 0446     	 mov r4,r0
  92 00dc 0830     	 adds r0,r0,#8
  93 00de 50ED017A 	 flds s15,[r0,#-4]
  94 00e2 51ED025A 	 flds s11,[r1,#-8]
  95 00e6 51ED016A 	 flds s13,[r1,#-4]
  96 00ea 94ED006A 	 flds s12,[r4]
  97 00ee 26EEE77A 	 fnmuls s14,s13,s15
  98 00f2 67EEA57A 	 fmuls s15,s15,s11
  99 00f6 A6EE257A 	 vfma.f32 s14,s12,s11
 100 00fa E6EE267A 	 vfma.f32 s15,s12,s13
 101 00fe 02ED027A 	 fsts s14,[r2,#-8]
 102 0102 42ED017A 	 fsts s15,[r2,#-4]
 103 0106 E2E7     	 b .L4
 104              	.L8:
 105 0108 F0BD     	 pop {r4,r5,r6,r7,pc}
 107              	 .ident "GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20141119 (release) [ARM/embedded-4_9-branch revision 218278]"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_cmplx_mult_cmplx_f32.c
    {standard input}:17     .text.arm_cmplx_mult_cmplx_f32:00000000 $t
    {standard input}:22     .text.arm_cmplx_mult_cmplx_f32:00000000 arm_cmplx_mult_cmplx_f32

NO UNDEFINED SYMBOLS
