#BLIF generated by VPR 8.1.0-dev+7a9676256 from post-place-and-route implementation
.model alu_sub
.inputs IN[0] IN[1] IN[2] IN[3] IN[4] IN[5] IN[6] IN[7] IN[8] IN[9] IN[10] IN[11] IN[12] IN[13] IN[14] IN[15] IN[16] IN[17] IN[18] IN[19] IN[20] IN[21] IN[22] IN[23] IN[24] IN[25] IN[26] IN[27] IN[28] IN[29] IN[30] IN[31] clk 
.outputs OUT[32] OUT[33] OUT[34] OUT[35] OUT[36] OUT[37] OUT[38] OUT[39] OUT[40] OUT[41] OUT[42] OUT[43] OUT[44] OUT[45] OUT[46] OUT[47] OUT[0] OUT[1] OUT[2] OUT[3] OUT[4] OUT[5] OUT[6] OUT[7] OUT[8] OUT[9] OUT[10] OUT[11] OUT[12] OUT[13] OUT[14] OUT[15] OUT[16] OUT[17] OUT[18] OUT[19] OUT[20] OUT[21] OUT[22] OUT[23] OUT[24] OUT[25] OUT[26] OUT[27] OUT[28] OUT[29] OUT[30] OUT[31] OUT[48] OUT[49] OUT[50] OUT[51] OUT[52] OUT[53] OUT[54] OUT[55] OUT[56] OUT[57] OUT[58] OUT[59] OUT[60] OUT[61] OUT[62] OUT[63] OUT[64] OUT[65] OUT[66] OUT[67] OUT[68] OUT[69] OUT[70] OUT[71] OUT[72] OUT[73] OUT[74] OUT[75] OUT[76] OUT[77] OUT[78] OUT[79] OUT[80] OUT[81] OUT[82] OUT[83] OUT[84] OUT[85] OUT[86] OUT[87] OUT[88] OUT[89] OUT[90] OUT[91] OUT[92] OUT[93] OUT[94] OUT[95] OUT[96] OUT[97] OUT[98] OUT[99] OUT[100] OUT[101] OUT[102] OUT[103] OUT[104] OUT[105] OUT[106] OUT[107] OUT[108] OUT[109] OUT[110] OUT[111] OUT[112] OUT[113] OUT[114] OUT[115] OUT[116] OUT[117] OUT[118] OUT[119] OUT[120] OUT[121] OUT[122] OUT[123] OUT[124] OUT[125] OUT[126] OUT[127] 

#IO assignments
.names OUT[32]_input_0_0 OUT[32]
1 1
.names OUT[33]_input_0_0 OUT[33]
1 1
.names OUT[34]_input_0_0 OUT[34]
1 1
.names OUT[35]_input_0_0 OUT[35]
1 1
.names OUT[36]_input_0_0 OUT[36]
1 1
.names OUT[37]_input_0_0 OUT[37]
1 1
.names OUT[38]_input_0_0 OUT[38]
1 1
.names OUT[39]_input_0_0 OUT[39]
1 1
.names OUT[40]_input_0_0 OUT[40]
1 1
.names OUT[41]_input_0_0 OUT[41]
1 1
.names OUT[42]_input_0_0 OUT[42]
1 1
.names OUT[43]_input_0_0 OUT[43]
1 1
.names OUT[44]_input_0_0 OUT[44]
1 1
.names OUT[45]_input_0_0 OUT[45]
1 1
.names OUT[46]_input_0_0 OUT[46]
1 1
.names OUT[47]_input_0_0 OUT[47]
1 1
.names OUT[0]_input_0_0 OUT[0]
1 1
.names OUT[1]_input_0_0 OUT[1]
1 1
.names OUT[2]_input_0_0 OUT[2]
1 1
.names OUT[3]_input_0_0 OUT[3]
1 1
.names OUT[4]_input_0_0 OUT[4]
1 1
.names OUT[5]_input_0_0 OUT[5]
1 1
.names OUT[6]_input_0_0 OUT[6]
1 1
.names OUT[7]_input_0_0 OUT[7]
1 1
.names OUT[8]_input_0_0 OUT[8]
1 1
.names OUT[9]_input_0_0 OUT[9]
1 1
.names OUT[10]_input_0_0 OUT[10]
1 1
.names OUT[11]_input_0_0 OUT[11]
1 1
.names OUT[12]_input_0_0 OUT[12]
1 1
.names OUT[13]_input_0_0 OUT[13]
1 1
.names OUT[14]_input_0_0 OUT[14]
1 1
.names OUT[15]_input_0_0 OUT[15]
1 1
.names OUT[16]_input_0_0 OUT[16]
1 1
.names OUT[17]_input_0_0 OUT[17]
1 1
.names OUT[18]_input_0_0 OUT[18]
1 1
.names OUT[19]_input_0_0 OUT[19]
1 1
.names OUT[20]_input_0_0 OUT[20]
1 1
.names OUT[21]_input_0_0 OUT[21]
1 1
.names OUT[22]_input_0_0 OUT[22]
1 1
.names OUT[23]_input_0_0 OUT[23]
1 1
.names OUT[24]_input_0_0 OUT[24]
1 1
.names OUT[25]_input_0_0 OUT[25]
1 1
.names OUT[26]_input_0_0 OUT[26]
1 1
.names OUT[27]_input_0_0 OUT[27]
1 1
.names OUT[28]_input_0_0 OUT[28]
1 1
.names OUT[29]_input_0_0 OUT[29]
1 1
.names OUT[30]_input_0_0 OUT[30]
1 1
.names OUT[31]_input_0_0 OUT[31]
1 1
.names OUT[48]_input_0_0 OUT[48]
1 1
.names OUT[49]_input_0_0 OUT[49]
1 1
.names OUT[50]_input_0_0 OUT[50]
1 1
.names OUT[51]_input_0_0 OUT[51]
1 1
.names OUT[52]_input_0_0 OUT[52]
1 1
.names OUT[53]_input_0_0 OUT[53]
1 1
.names OUT[54]_input_0_0 OUT[54]
1 1
.names OUT[55]_input_0_0 OUT[55]
1 1
.names OUT[56]_input_0_0 OUT[56]
1 1
.names OUT[57]_input_0_0 OUT[57]
1 1
.names OUT[58]_input_0_0 OUT[58]
1 1
.names OUT[59]_input_0_0 OUT[59]
1 1
.names OUT[60]_input_0_0 OUT[60]
1 1
.names OUT[61]_input_0_0 OUT[61]
1 1
.names OUT[62]_input_0_0 OUT[62]
1 1
.names OUT[63]_input_0_0 OUT[63]
1 1
.names OUT[64]_input_0_0 OUT[64]
1 1
.names OUT[65]_input_0_0 OUT[65]
1 1
.names OUT[66]_input_0_0 OUT[66]
1 1
.names OUT[67]_input_0_0 OUT[67]
1 1
.names OUT[68]_input_0_0 OUT[68]
1 1
.names OUT[69]_input_0_0 OUT[69]
1 1
.names OUT[70]_input_0_0 OUT[70]
1 1
.names OUT[71]_input_0_0 OUT[71]
1 1
.names OUT[72]_input_0_0 OUT[72]
1 1
.names OUT[73]_input_0_0 OUT[73]
1 1
.names OUT[74]_input_0_0 OUT[74]
1 1
.names OUT[75]_input_0_0 OUT[75]
1 1
.names OUT[76]_input_0_0 OUT[76]
1 1
.names OUT[77]_input_0_0 OUT[77]
1 1
.names OUT[78]_input_0_0 OUT[78]
1 1
.names OUT[79]_input_0_0 OUT[79]
1 1
.names OUT[80]_input_0_0 OUT[80]
1 1
.names OUT[81]_input_0_0 OUT[81]
1 1
.names OUT[82]_input_0_0 OUT[82]
1 1
.names OUT[83]_input_0_0 OUT[83]
1 1
.names OUT[84]_input_0_0 OUT[84]
1 1
.names OUT[85]_input_0_0 OUT[85]
1 1
.names OUT[86]_input_0_0 OUT[86]
1 1
.names OUT[87]_input_0_0 OUT[87]
1 1
.names OUT[88]_input_0_0 OUT[88]
1 1
.names OUT[89]_input_0_0 OUT[89]
1 1
.names OUT[90]_input_0_0 OUT[90]
1 1
.names OUT[91]_input_0_0 OUT[91]
1 1
.names OUT[92]_input_0_0 OUT[92]
1 1
.names OUT[93]_input_0_0 OUT[93]
1 1
.names OUT[94]_input_0_0 OUT[94]
1 1
.names OUT[95]_input_0_0 OUT[95]
1 1
.names OUT[96]_input_0_0 OUT[96]
1 1
.names OUT[97]_input_0_0 OUT[97]
1 1
.names OUT[98]_input_0_0 OUT[98]
1 1
.names OUT[99]_input_0_0 OUT[99]
1 1
.names OUT[100]_input_0_0 OUT[100]
1 1
.names OUT[101]_input_0_0 OUT[101]
1 1
.names OUT[102]_input_0_0 OUT[102]
1 1
.names OUT[103]_input_0_0 OUT[103]
1 1
.names OUT[104]_input_0_0 OUT[104]
1 1
.names OUT[105]_input_0_0 OUT[105]
1 1
.names OUT[106]_input_0_0 OUT[106]
1 1
.names OUT[107]_input_0_0 OUT[107]
1 1
.names OUT[108]_input_0_0 OUT[108]
1 1
.names OUT[109]_input_0_0 OUT[109]
1 1
.names OUT[110]_input_0_0 OUT[110]
1 1
.names OUT[111]_input_0_0 OUT[111]
1 1
.names OUT[112]_input_0_0 OUT[112]
1 1
.names OUT[113]_input_0_0 OUT[113]
1 1
.names OUT[114]_input_0_0 OUT[114]
1 1
.names OUT[115]_input_0_0 OUT[115]
1 1
.names OUT[116]_input_0_0 OUT[116]
1 1
.names OUT[117]_input_0_0 OUT[117]
1 1
.names OUT[118]_input_0_0 OUT[118]
1 1
.names OUT[119]_input_0_0 OUT[119]
1 1
.names OUT[120]_input_0_0 OUT[120]
1 1
.names OUT[121]_input_0_0 OUT[121]
1 1
.names OUT[122]_input_0_0 OUT[122]
1 1
.names OUT[123]_input_0_0 OUT[123]
1 1
.names OUT[124]_input_0_0 OUT[124]
1 1
.names OUT[125]_input_0_0 OUT[125]
1 1
.names OUT[126]_input_0_0 OUT[126]
1 1
.names OUT[127]_input_0_0 OUT[127]
1 1
.names IN[0] IN[0]_output_0_0
1 1
.names IN[1] IN[1]_output_0_0
1 1
.names IN[2] IN[2]_output_0_0
1 1
.names IN[3] IN[3]_output_0_0
1 1
.names IN[4] IN[4]_output_0_0
1 1
.names IN[5] IN[5]_output_0_0
1 1
.names IN[6] IN[6]_output_0_0
1 1
.names IN[7] IN[7]_output_0_0
1 1
.names IN[8] IN[8]_output_0_0
1 1
.names IN[9] IN[9]_output_0_0
1 1
.names IN[10] IN[10]_output_0_0
1 1
.names IN[11] IN[11]_output_0_0
1 1
.names IN[12] IN[12]_output_0_0
1 1
.names IN[13] IN[13]_output_0_0
1 1
.names IN[14] IN[14]_output_0_0
1 1
.names IN[15] IN[15]_output_0_0
1 1
.names IN[16] IN[16]_output_0_0
1 1
.names IN[17] IN[17]_output_0_0
1 1
.names IN[18] IN[18]_output_0_0
1 1
.names IN[19] IN[19]_output_0_0
1 1
.names IN[20] IN[20]_output_0_0
1 1
.names IN[21] IN[21]_output_0_0
1 1
.names IN[22] IN[22]_output_0_0
1 1
.names IN[23] IN[23]_output_0_0
1 1
.names IN[24] IN[24]_output_0_0
1 1
.names IN[25] IN[25]_output_0_0
1 1
.names IN[26] IN[26]_output_0_0
1 1
.names IN[27] IN[27]_output_0_0
1 1
.names IN[28] IN[28]_output_0_0
1 1
.names IN[29] IN[29]_output_0_0
1 1
.names IN[30] IN[30]_output_0_0
1 1
.names IN[31] IN[31]_output_0_0
1 1
.names clk clk_output_0_0
1 1

#Interconnect
.names IN[0]_output_0_0 clbalu_alu_input_0_0
1 1
.names IN[0]_output_0_0 latch_R0_1_input_0_0
1 1
.names IN[1]_output_0_0 clbalu_alu_input_0_1
1 1
.names IN[2]_output_0_0 clbalu_alu_input_0_2
1 1
.names IN[3]_output_0_0 clbalu_alu_input_0_3
1 1
.names IN[4]_output_0_0 clbalu_alu_input_0_4
1 1
.names IN[5]_output_0_0 clbalu_alu_input_0_5
1 1
.names IN[6]_output_0_0 clbalu_alu_input_0_6
1 1
.names IN[7]_output_0_0 clbalu_alu_input_0_7
1 1
.names IN[8]_output_0_0 clbalu_alu_input_0_8
1 1
.names IN[9]_output_0_0 clbalu_alu_input_0_9
1 1
.names IN[10]_output_0_0 clbalu_alu_input_0_10
1 1
.names IN[11]_output_0_0 clbalu_alu_input_0_11
1 1
.names IN[12]_output_0_0 clbalu_alu_input_0_12
1 1
.names IN[13]_output_0_0 clbalu_alu_input_0_13
1 1
.names IN[14]_output_0_0 clbalu_alu_input_0_14
1 1
.names IN[15]_output_0_0 clbalu_alu_input_0_15
1 1
.names IN[16]_output_0_0 clbalu_alu_input_1_0
1 1
.names IN[17]_output_0_0 clbalu_alu_input_1_1
1 1
.names IN[18]_output_0_0 clbalu_alu_input_1_2
1 1
.names IN[19]_output_0_0 clbalu_alu_input_1_3
1 1
.names IN[20]_output_0_0 clbalu_alu_input_1_4
1 1
.names IN[21]_output_0_0 clbalu_alu_input_1_5
1 1
.names IN[22]_output_0_0 clbalu_alu_input_1_6
1 1
.names IN[23]_output_0_0 clbalu_alu_input_1_7
1 1
.names IN[24]_output_0_0 clbalu_alu_input_1_8
1 1
.names IN[25]_output_0_0 clbalu_alu_input_1_9
1 1
.names IN[26]_output_0_0 clbalu_alu_input_1_10
1 1
.names IN[27]_output_0_0 clbalu_alu_input_1_11
1 1
.names IN[28]_output_0_0 clbalu_alu_input_1_12
1 1
.names IN[29]_output_0_0 clbalu_alu_input_1_13
1 1
.names IN[30]_output_0_0 clbalu_alu_input_1_14
1 1
.names IN[31]_output_0_0 clbalu_alu_input_1_15
1 1
.names clk_output_0_0 clbalu_alu_clock_0_0
1 1
.names clk_output_0_0 latch_R0_1_clock_0_0
1 1
.names clk_output_0_0 latch_R0_clock_0_0
1 1
.names lut_$false_output_0_0 clbalu_alu_input_2_0
1 1
.names lut_$false_output_0_0 clbalu_alu_input_2_1
1 1
.names lut_$false_output_0_0 clbalu_alu_input_2_2
1 1
.names lut_$false_output_0_0 clbalu_alu_input_2_3
1 1
.names lut_$false_output_0_0 clbalu_alu_input_2_4
1 1
.names lut_$false_output_0_0 clbalu_alu_input_2_5
1 1
.names lut_$false_output_0_0 clbalu_alu_input_2_6
1 1
.names lut_$false_output_0_0 clbalu_alu_input_2_7
1 1
.names lut_$undef_output_0_0 OUT[2]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[3]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[4]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[5]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[6]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[7]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[8]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[9]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[10]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[11]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[12]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[13]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[14]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[15]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[16]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[17]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[18]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[19]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[20]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[21]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[22]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[23]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[24]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[25]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[26]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[27]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[28]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[29]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[30]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[31]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[48]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[49]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[50]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[51]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[52]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[53]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[54]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[55]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[56]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[57]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[58]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[59]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[60]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[61]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[62]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[63]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[64]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[65]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[66]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[67]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[68]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[69]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[70]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[71]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[72]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[73]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[74]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[75]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[76]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[77]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[78]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[79]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[80]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[81]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[82]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[83]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[84]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[85]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[86]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[87]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[88]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[89]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[90]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[91]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[92]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[93]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[94]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[95]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[96]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[97]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[98]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[99]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[100]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[101]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[102]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[103]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[104]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[105]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[106]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[107]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[108]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[109]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[110]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[111]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[112]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[113]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[114]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[115]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[116]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[117]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[118]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[119]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[120]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[121]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[122]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[123]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[124]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[125]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[126]_input_0_0
1 1
.names lut_$undef_output_0_0 OUT[127]_input_0_0
1 1
.names latch_R0_1_output_0_0 OUT[0]_input_0_0
1 1
.names latch_R0_1_output_0_0 latch_R0_input_0_0
1 1
.names latch_R0_output_0_0 OUT[1]_input_0_0
1 1
.names clbalu_alu_output_0_0 OUT[32]_input_0_0
1 1
.names clbalu_alu_output_0_1 OUT[33]_input_0_0
1 1
.names clbalu_alu_output_0_2 OUT[34]_input_0_0
1 1
.names clbalu_alu_output_0_3 OUT[35]_input_0_0
1 1
.names clbalu_alu_output_0_4 OUT[36]_input_0_0
1 1
.names clbalu_alu_output_0_5 OUT[37]_input_0_0
1 1
.names clbalu_alu_output_0_6 OUT[38]_input_0_0
1 1
.names clbalu_alu_output_0_7 OUT[39]_input_0_0
1 1
.names clbalu_alu_output_0_8 OUT[40]_input_0_0
1 1
.names clbalu_alu_output_0_9 OUT[41]_input_0_0
1 1
.names clbalu_alu_output_0_10 OUT[42]_input_0_0
1 1
.names clbalu_alu_output_0_11 OUT[43]_input_0_0
1 1
.names clbalu_alu_output_0_12 OUT[44]_input_0_0
1 1
.names clbalu_alu_output_0_13 OUT[45]_input_0_0
1 1
.names clbalu_alu_output_0_14 OUT[46]_input_0_0
1 1
.names clbalu_alu_output_0_15 OUT[47]_input_0_0
1 1

#Cell instances
.subckt clbalu \
    C=clbalu_alu_clock_0_0 \
    CIN=__vpr__unconn0 \
    CTRL[0]=clbalu_alu_input_2_0 \
    CTRL[1]=clbalu_alu_input_2_1 \
    CTRL[2]=clbalu_alu_input_2_2 \
    CTRL[3]=clbalu_alu_input_2_3 \
    CTRL[4]=clbalu_alu_input_2_4 \
    CTRL[5]=clbalu_alu_input_2_5 \
    CTRL[6]=clbalu_alu_input_2_6 \
    CTRL[7]=clbalu_alu_input_2_7 \
    I0[0]=clbalu_alu_input_0_0 \
    I0[1]=clbalu_alu_input_0_1 \
    I0[2]=clbalu_alu_input_0_2 \
    I0[3]=clbalu_alu_input_0_3 \
    I0[4]=clbalu_alu_input_0_4 \
    I0[5]=clbalu_alu_input_0_5 \
    I0[6]=clbalu_alu_input_0_6 \
    I0[7]=clbalu_alu_input_0_7 \
    I0[8]=clbalu_alu_input_0_8 \
    I0[9]=clbalu_alu_input_0_9 \
    I0[10]=clbalu_alu_input_0_10 \
    I0[11]=clbalu_alu_input_0_11 \
    I0[12]=clbalu_alu_input_0_12 \
    I0[13]=clbalu_alu_input_0_13 \
    I0[14]=clbalu_alu_input_0_14 \
    I0[15]=clbalu_alu_input_0_15 \
    I1[0]=clbalu_alu_input_1_0 \
    I1[1]=clbalu_alu_input_1_1 \
    I1[2]=clbalu_alu_input_1_2 \
    I1[3]=clbalu_alu_input_1_3 \
    I1[4]=clbalu_alu_input_1_4 \
    I1[5]=clbalu_alu_input_1_5 \
    I1[6]=clbalu_alu_input_1_6 \
    I1[7]=clbalu_alu_input_1_7 \
    I1[8]=clbalu_alu_input_1_8 \
    I1[9]=clbalu_alu_input_1_9 \
    I1[10]=clbalu_alu_input_1_10 \
    I1[11]=clbalu_alu_input_1_11 \
    I1[12]=clbalu_alu_input_1_12 \
    I1[13]=clbalu_alu_input_1_13 \
    I1[14]=clbalu_alu_input_1_14 \
    I1[15]=clbalu_alu_input_1_15 \
    R=__vpr__unconn1 \
    COUT=__vpr__unconn2 \
    Q[0]=clbalu_alu_output_0_0 \
    Q[1]=clbalu_alu_output_0_1 \
    Q[2]=clbalu_alu_output_0_2 \
    Q[3]=clbalu_alu_output_0_3 \
    Q[4]=clbalu_alu_output_0_4 \
    Q[5]=clbalu_alu_output_0_5 \
    Q[6]=clbalu_alu_output_0_6 \
    Q[7]=clbalu_alu_output_0_7 \
    Q[8]=clbalu_alu_output_0_8 \
    Q[9]=clbalu_alu_output_0_9 \
    Q[10]=clbalu_alu_output_0_10 \
    Q[11]=clbalu_alu_output_0_11 \
    Q[12]=clbalu_alu_output_0_12 \
    Q[13]=clbalu_alu_output_0_13 \
    Q[14]=clbalu_alu_output_0_14 \
    Q[15]=clbalu_alu_output_0_15
.param MODE_ALU 00000000000000000000000000000001

.names __vpr__unconn3 __vpr__unconn4 __vpr__unconn5 __vpr__unconn6 lut_$false_output_0_0 
---- 0

.latch latch_R0_1_input_0_0 latch_R0_1_output_0_0 re latch_R0_1_clock_0_0 0 
.latch latch_R0_input_0_0 latch_R0_output_0_0 re latch_R0_clock_0_0 0 
.names __vpr__unconn7 __vpr__unconn8 __vpr__unconn9 __vpr__unconn10 lut_$undef_output_0_0 
---- 0


.end
