version:
  run_id: "dfc6a11048de4baa"
  target: Tofino
error_mode: propagate_and_disable
phv ingress:
  ig_intr_md.ingress_port: {  stage 0..5: H0(0..8) } 
  hdr.eth.dst_addr.0-15: TH5
  hdr.eth.dst_addr.16-23: TB2
  hdr.eth.dst_addr.24-31: TB3
  hdr.eth.dst_addr.32-47: TH14
  hdr.eth.src_addr.0-15: TH3
  hdr.eth.src_addr.16-31: TH4
  hdr.eth.src_addr.32-47: TH13
  hdr.eth.ether_type: TH12
  hdr.ipv4.ver_ihl: TW1(24..31)
  hdr.ipv4.diffserv: TW1(16..23)
  hdr.ipv4.total_len: TW1(0..15)
  hdr.ipv4.identification: TW2(16..31)
  hdr.ipv4.flag_offset: TW2(0..15)
  hdr.ipv4.ttl: TW0(24..31)
  hdr.ipv4.protocol: TW0(16..23)
  hdr.ipv4.hdr_checksum: TW0(0..15)
  hdr.ipv4.src_addr: W37
  hdr.ipv4.dst_addr: W36
  hdr.udp.src_port: TH2
  hdr.udp.dst_port: TH1
  hdr.udp.length: TW3(16..31)
  hdr.udp.checksum: TW3(0..15)
  hdr.bth.opcode: B2
  hdr.bth.se_migreq_pad_ver: TB1
  hdr.bth.pkey: TH0
  hdr.bth.dst_qp: W38
  hdr.bth.psn: W9
  hdr.reth.addr.0-31: W14
  hdr.reth.addr.32-63: W0
  hdr.reth.rkey: TW9
  hdr.reth.len: TW8
  ig_md.psn_cmp: {  stage 5: B4 } 
  ig_md.psn: {  stage 1..5: W8 } 
  ig_md.msn: {  stage 3..8: W4 } 
  ig_md.channel_class.0-15: {  stage 1..8: H3 } 
  ig_md.channel_class.16-31: {  stage 1..8: H4 } 
  ig_md.tmp_a: {  stage 3..7: W6 } 
  ig_md.tmp_b: {  stage 3..7: W7 } 
  ig_md.tmp_c: {  stage 4..9: W4 } 
  ig_md.ing_rank_id: {  stage 1..12: W39 } 
  ig_md.has_reth: B1(7)
  ig_md.has_aeth: B1(6)
  ig_md.has_payload: B1(5)
  ig_md.conn_phase: {  stage 1..12: B1(3) } 
  ig_md.conn_semantics: {  stage 1..12: B1(0..2) } 
  ig_md.is_loopback: {  stage 4..12: B1(4) } 
  ig_md.channel_id: {  stage 1..12: W1 } 
  ig_md.bitmap: {  stage 6..12: W15 } 
  ig_md.tx_reg_idx: {  stage 1..3: W50 } 
  ig_md.tx_loc_val: {  stage 3..12: W5 } 
  ig_md.tx_offset_val: {  stage 3..12: W3 } 
  ig_md.root_rank_id: {  stage 1..10: W13 } 
  ig_md.next_token_addr.0-31: {  stage 9..10: W35 } 
  ig_md.next_token_addr.32-63: {  stage 9..10: W44 } 
  hdr.bridge.ing_rank_id: {  stage 1..12: W39 } 
  hdr.bridge.has_reth: B1(7)
  hdr.bridge.has_aeth: B1(6)
  hdr.bridge.has_payload: B1(5)
  hdr.bridge.is_loopback: {  stage 4..12: B1(4) } 
  hdr.bridge.conn_phase: {  stage 1..12: B1(3) } 
  hdr.bridge.conn_semantics: {  stage 1..12: B1(0..2) } 
  hdr.bridge.channel_id: {  stage 1..12: W1 } 
  hdr.bridge.bitmap: {  stage 6..12: W15 } 
  hdr.bridge.tx_loc_val: {  stage 3..12: W5 } 
  hdr.bridge.tx_offset_val: {  stage 3..12: W3 } 
  hdr.bridge.root_rank_id: {  stage 10..12: W12 } 
  hdr.bridge.next_token_addr.0-31: {  stage 10..12: W40 } 
  hdr.bridge.next_token_addr.32-63: {  stage 10..12: W41 } 
  hdr.bridge.agg_op: TB0
  hdr.payload.data00: W2
  hdr.aeth.msn: W10
  ig_intr_md_for_dprsr.drop_ctl: {  stage 2..12: B0(0..2) } 
  ig_intr_md_for_dprsr.mirror_type: {  stage 10..12: H0(0..2) } 
  ig_intr_md_for_tm.ucast_egress_port: {  stage 2..12: H1(0..8) } 
  ig_intr_md_for_tm.mcast_grp_a: {  stage 4..12: W11(0..15) } 
  ig_intr_md_for_tm.mcast_grp_b: {  stage 9..12: H2 } 
  combine_ctrl_hasReturned: {  stage 3: B4(0) } 
  $tmp2: {  stage 12: H3(0..9) } 
  hdr.eth.$valid: B3(0)
  hdr.ipv4.$valid: B3(1)
  hdr.udp.$valid: B3(2)
  hdr.bth.$valid: B3(3)
  hdr.reth.$valid: B3(4)
  hdr.bridge.$valid: {  stage 10..12: B3(5) } 
  hdr.payload.$valid: B3(6)
  hdr.aeth.$valid: B3(7)
phv egress:
  eg_intr_md.egress_port: H16(0..8)
  eg_intr_md.egress_rid: {  stage 0: W18(0..15) } 
  hdr.eth.dst_addr.0-31: W30
  hdr.eth.dst_addr.32-47: H19
  hdr.eth.src_addr.0-31: W29
  hdr.eth.src_addr.32-47: H18
  hdr.eth.ether_type.0-7: TB6
  hdr.eth.ether_type.8-15: TB7
  hdr.ipv4.ver_ihl: TH6(8..15)
  hdr.ipv4.diffserv: TH6(0..7)
  hdr.ipv4.total_len: H17
  hdr.ipv4.identification: TW5(16..31)
  hdr.ipv4.flag_offset: TW5(0..15)
  hdr.ipv4.ttl: TW4(24..31)
  hdr.ipv4.protocol: TW4(16..23)
  hdr.ipv4.hdr_checksum: TW4(0..15)
  hdr.ipv4.src_addr: W32
  hdr.ipv4.dst_addr: W33
  hdr.udp.src_port: W34(16..31)
  hdr.udp.dst_port: W34(0..15)
  hdr.udp.length: W31(16..31)
  hdr.udp.checksum: W31(0..15)
  hdr.bth.opcode: B18
  hdr.bth.se_migreq_pad_ver: TB5
  hdr.bth.pkey: TH7
  hdr.bth.dst_qp: W49
  hdr.bth.psn: W21
  hdr.bridge.ing_rank_id: TW7
  hdr.bridge.has_reth: B17(7)
  hdr.bridge.has_aeth: B17(6)
  hdr.bridge.has_payload: B17(5)
  hdr.bridge.is_loopback: B17(4)
  hdr.bridge.conn_phase: B17(3)
  hdr.bridge.conn_semantics: B17(0..2)
  hdr.bridge.channel_id: W48
  hdr.bridge.bitmap: TW6
  hdr.bridge.tx_loc_val: W17
  hdr.bridge.tx_offset_val: W16
  hdr.bridge.root_rank_id: W47
  hdr.bridge.next_token_addr.0-31: W23
  hdr.bridge.next_token_addr.32-63: W26
  hdr.bridge.agg_op: TB4
  hdr.aeth.msn.0-15: TH8
  hdr.aeth.msn.16-31: TH9
  hdr.reth.addr.0-31: W25
  hdr.reth.addr.32-63: W28
  hdr.reth.rkey: W46
  hdr.reth.len: W45
  hdr.payload_first_word.data: W22
  eg_md.cmp: {  stage 0: W24 } 
  eg_md.eg_rank_id.0-15: {  stage 1..10: W18(16..31) } 
  eg_md.eg_rank_id.16-31: {  stage 1..10: H21 } 
  eg_md.egress_rid: {  stage 1..9: W20 } 
  eg_md.tmp_a: {  stage 3..8: W24 } 
  eg_md.tmp_b: {  stage 1..9: W19 } 
  hdr.payload.data00.0-15: TH10
  hdr.payload.data00.16-31: TH11
  dispatch_egress_result_psn.0-15: {  stage 10..11: W18(0..15) } 
  dispatch_egress_result_psn.16-31: {  stage 10..11: W19(0..15) } 
  dispatch_egress_addr_slot_0_add_val.0-15: {  stage 2..8: W19(16..31) } 
  dispatch_egress_addr_slot_0_add_val.16-31: {  stage 2..8: H22 } 
  dispatch_egress_result_addr.0-31: {  stage 2..9: W24 } 
  dispatch_egress_result_addr.32-63: {  stage 2..9: W27 } 
  dispatch_egress_addr_slot_1_add_val.0-15: {  stage 2..7: H22 } 
  dispatch_egress_addr_slot_1_add_val.16-31: {  stage 2..7: W19(16..31) } 
  dispatch_egress_addr_slot_2_add_val.0-15: {  stage 2..6: H22 } 
  dispatch_egress_addr_slot_2_add_val.16-31: {  stage 2..6: W19(16..31) } 
  dispatch_egress_addr_slot_3_add_val.0-15: {  stage 2..6: H22 } 
  dispatch_egress_addr_slot_3_add_val.16-31: {  stage 2..6: W19(16..31) } 
  dispatch_egress_addr_slot_4_add_val.0-15: {  stage 2..5: H22 } 
  dispatch_egress_addr_slot_4_add_val.16-31: {  stage 2..5: W19(16..31) } 
  dispatch_egress_addr_slot_5_add_val.0-15: {  stage 2..4: H22 } 
  dispatch_egress_addr_slot_5_add_val.16-31: {  stage 2..4: W19(16..31) } 
  dispatch_egress_addr_slot_6_add_val.0-15: {  stage 2..4: H22 } 
  dispatch_egress_addr_slot_6_add_val.16-31: {  stage 2..4: W19(16..31) } 
  dispatch_egress_addr_slot_7_add_val.0-15: {  stage 2..4: H22 } 
  dispatch_egress_addr_slot_7_add_val.16-31: {  stage 2..4: W19(16..31) } 
  eg_intr_md_for_dprsr.drop_ctl: {  stage 1..12: B16(0..2) } 
  hdr.eth.$valid: H20(0)
  hdr.ipv4.$valid: {  stage 0: H20(1) } 
  hdr.udp.$valid: {  stage 0: H20(2) } 
  hdr.bth.$valid: {  stage 0: H20(3) } 
  hdr.bridge.$valid: {  stage 0: H20(4) } 
  hdr.aeth.$valid: H20(5)
  hdr.reth.$valid: H20(6)
  hdr.payload_first_word.$valid: H20(7)
  hdr.payload.$valid: {  stage 1..12: H20(8) } 
parser ingress:
  start: $entry_point.start
  init_zero: [ B4, W8, W4, H3, H4, W6, W7, W39, B1, W1, W50, W5, W3, W13, W35, W44, B0, B3 ]
  bitwise_or: [ B1, B3 ]
  hdr_len_adj: 16
  states:
    $entry_point.start:
      *:
        0..1: H0  # bit[7..15] -> H0 bit[8..0]: ingress::ig_intr_md.ingress_port
        16..17: TH14  # ingress::hdr.eth.dst_addr[47:32].32-47
        18: TB3  # ingress::hdr.eth.dst_addr[31:24].24-31
        19: TB2  # ingress::hdr.eth.dst_addr[23:16].16-23
        20..21: TH5  # ingress::hdr.eth.dst_addr[15:0].0-15
        22..23: TH13  # ingress::hdr.eth.src_addr[47:32].32-47
        B3: 1  # value 1 -> B3 bit[0]: ingress::hdr.eth.$valid
        load: { half : 28..29 }
        shift: 24
        buf_req: 30
        next: $entry_point.start.$split_0
    $entry_point.start.$split_0:
      match: [ half ]
      0x0800:
        0..1: TH4  # ingress::hdr.eth.src_addr[31:16].16-31
        2..3: TH3  # ingress::hdr.eth.src_addr[15:0].0-15
        4..5: TH12  # ingress::hdr.eth.ether_type
        6..9: TW1
            # - bit[0..7] -> TW1 bit[31..24]: ingress::hdr.ipv4.ver_ihl
            # - bit[8..15] -> TW1 bit[23..16]: ingress::hdr.ipv4.diffserv
            # - bit[16..31] -> TW1 bit[15..0]: ingress::hdr.ipv4.total_len
        10..13: TW2
            # - bit[32..47] -> TW2 bit[31..16]: ingress::hdr.ipv4.identification
            # - bit[48..63] -> TW2 bit[15..0]: ingress::hdr.ipv4.flag_offset
        14..17: TW0
            # - bit[64..71] -> TW0 bit[31..24]: ingress::hdr.ipv4.ttl
            # - bit[72..79] -> TW0 bit[23..16]: ingress::hdr.ipv4.protocol
            # - bit[80..95] -> TW0 bit[15..0]: ingress::hdr.ipv4.hdr_checksum
        18..21: W37  # ingress::hdr.ipv4.src_addr
        B3: 2  # value 1 -> B3 bit[1]: ingress::hdr.ipv4.$valid
        load: { byte1 : 15 }
        shift: 22
        buf_req: 22
        next: parse_ipv4.$split_0
      0x****:
        0..1: TH4  # ingress::hdr.eth.src_addr[31:16].16-31
        2..3: TH3  # ingress::hdr.eth.src_addr[15:0].0-15
        4..5: TH12  # ingress::hdr.eth.ether_type
        shift: 6
        buf_req: 6
        next: end
    parse_ipv4.$split_0:
      match: [ byte1 ]
      0x11:
        0..3: W36  # ingress::hdr.ipv4.dst_addr
        load: { half : 6..7 }
        shift: 4
        buf_req: 8
        next: parse_udp
      0x**:
        0..3: W36  # ingress::hdr.ipv4.dst_addr
        shift: 4
        buf_req: 4
        next: end
    parse_udp:
      match: [ half ]
      0x12b7:
        0..1: TH2  # ingress::hdr.udp.src_port
        2..3: TH1  # ingress::hdr.udp.dst_port
        4..7: TW3
            # - bit[32..47] -> TW3 bit[31..16]: ingress::hdr.udp.length
            # - bit[48..63] -> TW3 bit[15..0]: ingress::hdr.udp.checksum
        B3: 4  # value 1 -> B3 bit[2]: ingress::hdr.udp.$valid
        load: { byte1 : 8 }
        shift: 8
        buf_req: 9
        next: parse_bth
      0x****:
        0..1: TH2  # ingress::hdr.udp.src_port
        2..3: TH1  # ingress::hdr.udp.dst_port
        4..7: TW3
            # - bit[32..47] -> TW3 bit[31..16]: ingress::hdr.udp.length
            # - bit[48..63] -> TW3 bit[15..0]: ingress::hdr.udp.checksum
        B3: 4  # value 1 -> B3 bit[2]: ingress::hdr.udp.$valid
        shift: 8
        buf_req: 8
        next: end
    parse_bth:
      match: [ byte1 ]
      0x06:
        0: B2  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W38  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        shift: 12
        buf_req: 12
        next: parse_write_reth
      0x07:
        0: B2  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W38  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        shift: 12
        buf_req: 12
        next: parse_payload
      0x08:
        0: B2  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W38  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        shift: 12
        buf_req: 12
        next: parse_payload
      0x0a:
        0: B2  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W38  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        shift: 12
        buf_req: 12
        next: parse_write_reth
      0x0c:
        0: B2  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W38  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        shift: 12
        buf_req: 12
        next: parse_read_reth
      0x0d:
        0: B2  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W38  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        shift: 12
        buf_req: 12
        next: parse_read_aeth
      0x0e:
        0: B2  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W38  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        shift: 12
        buf_req: 12
        next: parse_payload
      0x0f:
        0: B2  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W38  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        shift: 12
        buf_req: 12
        next: parse_read_aeth
      0x10:
        0: B2  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W38  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        shift: 12
        buf_req: 12
        next: parse_read_aeth
      0x11:
        0: B2  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W38  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        shift: 12
        buf_req: 12
        next: parse_ack_aeth
      0x**:
        0: B2  # ingress::hdr.bth.opcode
        1: TB1  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH0  # ingress::hdr.bth.pkey
        4..7: W38  # ingress::hdr.bth.dst_qp
        8..11: W9  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        shift: 12
        buf_req: 12
        next: end
    parse_write_reth:
      *:
        0..3: W0  # ingress::hdr.reth.addr[63:32].32-63
        4..7: W14  # ingress::hdr.reth.addr[31:0].0-31
        8..11: TW9  # ingress::hdr.reth.rkey
        12..15: TW8  # ingress::hdr.reth.len
        B3: 16  # value 1 -> B3 bit[4]: ingress::hdr.reth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.has_reth
        shift: 16
        buf_req: 16
        next: parse_payload
    parse_payload:
      *:
        0..3: W2  # ingress::hdr.payload.data00
        B3: 64  # value 1 -> B3 bit[6]: ingress::hdr.payload.$valid
        B1: 32  # value 1 -> B1 bit[5]: ingress::ig_md.has_payload
        shift: 4
        buf_req: 4
        next: end
    parse_read_reth:
      *:
        0..3: W0  # ingress::hdr.reth.addr[63:32].32-63
        4..7: W14  # ingress::hdr.reth.addr[31:0].0-31
        8..11: TW9  # ingress::hdr.reth.rkey
        12..15: TW8  # ingress::hdr.reth.len
        B3: 16  # value 1 -> B3 bit[4]: ingress::hdr.reth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.has_reth
        shift: 16
        buf_req: 16
        next: end
    parse_read_aeth:
      *:
        0..3: W10  # ingress::hdr.aeth.msn
        B3: 128  # value 1 -> B3 bit[7]: ingress::hdr.aeth.$valid
        B1: 64  # value 1 -> B1 bit[6]: ingress::ig_md.has_aeth
        shift: 4
        buf_req: 4
        next: parse_payload
    parse_ack_aeth:
      *:
        0..3: W10  # ingress::hdr.aeth.msn
        B3: 128  # value 1 -> B3 bit[7]: ingress::hdr.aeth.$valid
        B1: 64  # value 1 -> B1 bit[6]: ingress::ig_md.has_aeth
        shift: 4
        buf_req: 4
        next: end
deparser ingress:
  dictionary:
    TH14: B3(0)  # ingress::hdr.eth.dst_addr.32-47 if ingress::hdr.eth.$valid
    TB3: B3(0)  # ingress::hdr.eth.dst_addr.24-31 if ingress::hdr.eth.$valid
    TB2: B3(0)  # ingress::hdr.eth.dst_addr.16-23 if ingress::hdr.eth.$valid
    TH5: B3(0)  # ingress::hdr.eth.dst_addr.0-15 if ingress::hdr.eth.$valid
    TH13: B3(0)  # ingress::hdr.eth.src_addr.32-47 if ingress::hdr.eth.$valid
    TH4: B3(0)  # ingress::hdr.eth.src_addr.16-31 if ingress::hdr.eth.$valid
    TH3: B3(0)  # ingress::hdr.eth.src_addr.0-15 if ingress::hdr.eth.$valid
    TH12: B3(0)  # ingress::hdr.eth.ether_type if ingress::hdr.eth.$valid
    TW1: B3(1)
        # - bit[31..24]: ingress::hdr.ipv4.ver_ihl if ingress::hdr.ipv4.$valid
        # - bit[23..16]: ingress::hdr.ipv4.diffserv if ingress::hdr.ipv4.$valid
        # - bit[15..0]: ingress::hdr.ipv4.total_len if ingress::hdr.ipv4.$valid
    TW2: B3(1)
        # - bit[31..16]: ingress::hdr.ipv4.identification if ingress::hdr.ipv4.$valid
        # - bit[15..0]: ingress::hdr.ipv4.flag_offset if ingress::hdr.ipv4.$valid
    TW0: B3(1)
        # - bit[31..24]: ingress::hdr.ipv4.ttl if ingress::hdr.ipv4.$valid
        # - bit[23..16]: ingress::hdr.ipv4.protocol if ingress::hdr.ipv4.$valid
        # - bit[15..0]: ingress::hdr.ipv4.hdr_checksum if ingress::hdr.ipv4.$valid
    W37: B3(1)  # ingress::hdr.ipv4.src_addr if ingress::hdr.ipv4.$valid
    W36: B3(1)  # ingress::hdr.ipv4.dst_addr if ingress::hdr.ipv4.$valid
    TH2: B3(2)  # ingress::hdr.udp.src_port if ingress::hdr.udp.$valid
    TH1: B3(2)  # ingress::hdr.udp.dst_port if ingress::hdr.udp.$valid
    TW3: B3(2)
        # - bit[31..16]: ingress::hdr.udp.length if ingress::hdr.udp.$valid
        # - bit[15..0]: ingress::hdr.udp.checksum if ingress::hdr.udp.$valid
    B2: B3(3)  # ingress::hdr.bth.opcode if ingress::hdr.bth.$valid
    TB1: B3(3)  # ingress::hdr.bth.se_migreq_pad_ver if ingress::hdr.bth.$valid
    TH0: B3(3)  # ingress::hdr.bth.pkey if ingress::hdr.bth.$valid
    W38: B3(3)  # ingress::hdr.bth.dst_qp if ingress::hdr.bth.$valid
    W9: B3(3)  # ingress::hdr.bth.psn if ingress::hdr.bth.$valid
    W39: B3(5)  # ingress::hdr.bridge.ing_rank_id if ingress::hdr.bridge.$valid
    B1: B3(5)
        # - bit[7]: ingress::hdr.bridge.has_reth if ingress::hdr.bridge.$valid
        # - bit[6]: ingress::hdr.bridge.has_aeth if ingress::hdr.bridge.$valid
        # - bit[5]: ingress::hdr.bridge.has_payload if ingress::hdr.bridge.$valid
        # - bit[4]: ingress::hdr.bridge.is_loopback if ingress::hdr.bridge.$valid
        # - bit[3]: ingress::hdr.bridge.conn_phase if ingress::hdr.bridge.$valid
        # - bit[2..0]: ingress::hdr.bridge.conn_semantics if ingress::hdr.bridge.$valid
    W1: B3(5)  # ingress::hdr.bridge.channel_id if ingress::hdr.bridge.$valid
    W15: B3(5)  # ingress::hdr.bridge.bitmap if ingress::hdr.bridge.$valid
    W5: B3(5)  # ingress::hdr.bridge.tx_loc_val if ingress::hdr.bridge.$valid
    W3: B3(5)  # ingress::hdr.bridge.tx_offset_val if ingress::hdr.bridge.$valid
    W12: B3(5)  # ingress::hdr.bridge.root_rank_id if ingress::hdr.bridge.$valid
    W41: B3(5)  # ingress::hdr.bridge.next_token_addr.32-63 if ingress::hdr.bridge.$valid
    W40: B3(5)  # ingress::hdr.bridge.next_token_addr.0-31 if ingress::hdr.bridge.$valid
    TB0: B3(5)  # ingress::hdr.bridge.agg_op if ingress::hdr.bridge.$valid
    W10: B3(7)  # ingress::hdr.aeth.msn if ingress::hdr.aeth.$valid
    W0: B3(4)  # ingress::hdr.reth.addr.32-63 if ingress::hdr.reth.$valid
    W14: B3(4)  # ingress::hdr.reth.addr.0-31 if ingress::hdr.reth.$valid
    TW9: B3(4)  # ingress::hdr.reth.rkey if ingress::hdr.reth.$valid
    TW8: B3(4)  # ingress::hdr.reth.len if ingress::hdr.reth.$valid
    W2: B3(6)  # ingress::hdr.payload.data00 if ingress::hdr.payload.$valid
  egress_unicast_port: H1(0..8)  # bit[8..0]: ingress::ig_intr_md_for_tm.ucast_egress_port
  drop_ctl: B0(0..2)  # bit[2..0]: ingress::ig_intr_md_for_dprsr.drop_ctl
  egress_multicast_group_0:
    - W11(0..15)  # bit[15..0]: ingress::ig_intr_md_for_tm.mcast_grp_a
  egress_multicast_group_1:
    - H2  # ingress::ig_intr_md_for_tm.mcast_grp_b
  mirror:
    select: H0(0..2)  # bit[2..0]: ingress::ig_intr_md_for_dprsr.mirror_type
    0:
      - H3(0..9)  # bit[9..0]: ingress::$tmp2
parser egress:
  start: $entry_point.start
  init_zero: [ W24, H21, W20, W19, H22, W27, B16, H20 ]
  bitwise_or: [ H20 ]
  hdr_len_adj: 27
  meta_opt: 8191
  states:
    $entry_point.start:
      *:
        0..1: H16  # bit[7..15] -> H16 bit[8..0]: egress::eg_intr_md.egress_port
        17..20: W18  # bit[152..167] -> W18 bit[15..0]: egress::eg_intr_md.egress_rid
        27..28: H19  # egress::hdr.eth.dst_addr[47:32].32-47
        H20: 31
            # - value 1 -> H20 bit[0]: egress::hdr.eth.$valid
            # - value 1 -> H20 bit[1]: egress::hdr.ipv4.$valid
            # - value 1 -> H20 bit[2]: egress::hdr.udp.$valid
            # - value 1 -> H20 bit[3]: egress::hdr.bth.$valid
            # - value 1 -> H20 bit[4]: egress::hdr.bridge.$valid
        intr_md: 25
        shift: 29
        buf_req: 29
        next: $entry_point.start.$split_0
    $entry_point.start.$split_0:
      *:
        0..3: W30  # egress::hdr.eth.dst_addr[31:0].0-31
        4..5: H18  # egress::hdr.eth.src_addr[47:32].32-47
        6..9: W29  # egress::hdr.eth.src_addr[31:0].0-31
        10: TB7  # egress::hdr.eth.ether_type[15:8].8-15
        11: TB6  # egress::hdr.eth.ether_type[7:0].0-7
        12..13: TH6
            # - bit[96..103] -> TH6 bit[15..8]: egress::hdr.ipv4.ver_ihl
            # - bit[104..111] -> TH6 bit[7..0]: egress::hdr.ipv4.diffserv
        14..15: H17  # egress::hdr.ipv4.total_len
        16..19: TW5
            # - bit[128..143] -> TW5 bit[31..16]: egress::hdr.ipv4.identification
            # - bit[144..159] -> TW5 bit[15..0]: egress::hdr.ipv4.flag_offset
        20..23: TW4
            # - bit[160..167] -> TW4 bit[31..24]: egress::hdr.ipv4.ttl
            # - bit[168..175] -> TW4 bit[23..16]: egress::hdr.ipv4.protocol
            # - bit[176..191] -> TW4 bit[15..0]: egress::hdr.ipv4.hdr_checksum
        shift: 24
        buf_req: 24
        next: $entry_point.start.$split_1
    $entry_point.start.$split_1:
      *:
        0..3: W32  # egress::hdr.ipv4.src_addr
        4..7: W33  # egress::hdr.ipv4.dst_addr
        8..11: W34
            # - bit[64..79] -> W34 bit[31..16]: egress::hdr.udp.src_port
            # - bit[80..95] -> W34 bit[15..0]: egress::hdr.udp.dst_port
        12..15: W31
            # - bit[96..111] -> W31 bit[31..16]: egress::hdr.udp.length
            # - bit[112..127] -> W31 bit[15..0]: egress::hdr.udp.checksum
        16: B18  # egress::hdr.bth.opcode
        17: TB5  # egress::hdr.bth.se_migreq_pad_ver
        18..19: TH7  # egress::hdr.bth.pkey
        shift: 20
        buf_req: 20
        next: $entry_point.start.$split_2
    $entry_point.start.$split_2:
      *:
        0..3: W49  # egress::hdr.bth.dst_qp
        4..7: W21  # egress::hdr.bth.psn
        8..11: TW7  # egress::hdr.bridge.ing_rank_id
        12: B17
            # - bit[96] -> B17 bit[7]: egress::hdr.bridge.has_reth
            # - bit[97] -> B17 bit[6]: egress::hdr.bridge.has_aeth
            # - bit[98] -> B17 bit[5]: egress::hdr.bridge.has_payload
            # - bit[99] -> B17 bit[4]: egress::hdr.bridge.is_loopback
            # - bit[100] -> B17 bit[3]: egress::hdr.bridge.conn_phase
            # - bit[101..103] -> B17 bit[2..0]: egress::hdr.bridge.conn_semantics
        13..16: W48  # egress::hdr.bridge.channel_id
        load: { byte1 : 12, byte0 : 12, half : 12..13 }
        shift: 17
        buf_req: 17
        next: $entry_point.start.$split_3
    $entry_point.start.$split_3:
      *:
        0..3: TW6  # egress::hdr.bridge.bitmap
        4..7: W17  # egress::hdr.bridge.tx_loc_val
        8..11: W16  # egress::hdr.bridge.tx_offset_val
        12..15: W47  # egress::hdr.bridge.root_rank_id
        24: TB4  # egress::hdr.bridge.agg_op
        shift: 16
        buf_req: 25
        next: $entry_point.start.$split_4
    $entry_point.start.$split_4:
      match: [ byte1 ]
      0b*1******:
        0..3: W26  # egress::hdr.bridge.next_token_addr[63:32].32-63
        4..7: W23  # egress::hdr.bridge.next_token_addr[31:0].0-31
        9..10: TH9  # egress::hdr.aeth.msn[31:16].16-31
        11..12: TH8  # egress::hdr.aeth.msn[15:0].0-15
        H20: 32  # value 1 -> H20 bit[5]: egress::hdr.aeth.$valid
        shift: 13
        buf_req: 13
        next: check_reth
      0b*0******:
        0..3: W26  # egress::hdr.bridge.next_token_addr[63:32].32-63
        4..7: W23  # egress::hdr.bridge.next_token_addr[31:0].0-31
        shift: 9
        buf_req: 9
        next: check_reth
    check_reth:
      match: [ byte0 ]
      0b1*******:
        0..3: W28  # egress::hdr.reth.addr[63:32].32-63
        4..7: W25  # egress::hdr.reth.addr[31:0].0-31
        8..11: W46  # egress::hdr.reth.rkey
        12..15: W45  # egress::hdr.reth.len
        H20: 64  # value 1 -> H20 bit[6]: egress::hdr.reth.$valid
        shift: 16
        buf_req: 16
        next: check_payload
      0b0*******:
        buf_req: 0
        next: check_payload
    check_payload:
      match: [ half ]
      0b**1*************:
        0..3: W22  # egress::hdr.payload_first_word.data
        H20: 128  # value 1 -> H20 bit[7]: egress::hdr.payload_first_word.$valid
        shift: 4
        buf_req: 4
        next: end
      0b**0*************:
        buf_req: 0
        next: end
deparser egress:
  dictionary:
    H19: H20(0)  # egress::hdr.eth.dst_addr.32-47 if egress::hdr.eth.$valid
    W30: H20(0)  # egress::hdr.eth.dst_addr.0-31 if egress::hdr.eth.$valid
    H18: H20(0)  # egress::hdr.eth.src_addr.32-47 if egress::hdr.eth.$valid
    W29: H20(0)  # egress::hdr.eth.src_addr.0-31 if egress::hdr.eth.$valid
    TB7: H20(0)  # egress::hdr.eth.ether_type.8-15 if egress::hdr.eth.$valid
    TB6: H20(0)  # egress::hdr.eth.ether_type.0-7 if egress::hdr.eth.$valid
    TH6: H20(0)
        # - bit[15..8]: egress::hdr.ipv4.ver_ihl if egress::hdr.eth.$valid
        # - bit[7..0]: egress::hdr.ipv4.diffserv if egress::hdr.eth.$valid
    H17: H20(0)  # egress::hdr.ipv4.total_len if egress::hdr.eth.$valid
    TW5: H20(0)
        # - bit[31..16]: egress::hdr.ipv4.identification if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.ipv4.flag_offset if egress::hdr.eth.$valid
    TW4: H20(0)
        # - bit[31..24]: egress::hdr.ipv4.ttl if egress::hdr.eth.$valid
        # - bit[23..16]: egress::hdr.ipv4.protocol if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.ipv4.hdr_checksum if egress::hdr.eth.$valid
    W32: H20(0)  # egress::hdr.ipv4.src_addr if egress::hdr.eth.$valid
    W33: H20(0)  # egress::hdr.ipv4.dst_addr if egress::hdr.eth.$valid
    W34: H20(0)
        # - bit[31..16]: egress::hdr.udp.src_port if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.udp.dst_port if egress::hdr.eth.$valid
    W31: H20(0)
        # - bit[31..16]: egress::hdr.udp.length if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.udp.checksum if egress::hdr.eth.$valid
    B18: H20(0)  # egress::hdr.bth.opcode if egress::hdr.eth.$valid
    TB5: H20(0)  # egress::hdr.bth.se_migreq_pad_ver if egress::hdr.eth.$valid
    TH7: H20(0)  # egress::hdr.bth.pkey if egress::hdr.eth.$valid
    W49: H20(0)  # egress::hdr.bth.dst_qp if egress::hdr.eth.$valid
    W21: H20(0)  # egress::hdr.bth.psn if egress::hdr.eth.$valid
    TW7: H20(0)  # egress::hdr.bridge.ing_rank_id if egress::hdr.eth.$valid
    B17: H20(0)
        # - bit[7]: egress::hdr.bridge.has_reth if egress::hdr.eth.$valid
        # - bit[6]: egress::hdr.bridge.has_aeth if egress::hdr.eth.$valid
        # - bit[5]: egress::hdr.bridge.has_payload if egress::hdr.eth.$valid
        # - bit[4]: egress::hdr.bridge.is_loopback if egress::hdr.eth.$valid
        # - bit[3]: egress::hdr.bridge.conn_phase if egress::hdr.eth.$valid
        # - bit[2..0]: egress::hdr.bridge.conn_semantics if egress::hdr.eth.$valid
    W48: H20(0)  # egress::hdr.bridge.channel_id if egress::hdr.eth.$valid
    TW6: H20(0)  # egress::hdr.bridge.bitmap if egress::hdr.eth.$valid
    W17: H20(0)  # egress::hdr.bridge.tx_loc_val if egress::hdr.eth.$valid
    W16: H20(0)  # egress::hdr.bridge.tx_offset_val if egress::hdr.eth.$valid
    W47: H20(0)  # egress::hdr.bridge.root_rank_id if egress::hdr.eth.$valid
    W26: H20(0)  # egress::hdr.bridge.next_token_addr.32-63 if egress::hdr.eth.$valid
    W23: H20(0)  # egress::hdr.bridge.next_token_addr.0-31 if egress::hdr.eth.$valid
    TB4: H20(0)  # egress::hdr.bridge.agg_op if egress::hdr.eth.$valid
    TH9: H20(5)  # egress::hdr.aeth.msn.16-31 if egress::hdr.aeth.$valid
    TH8: H20(5)  # egress::hdr.aeth.msn.0-15 if egress::hdr.aeth.$valid
    W28: H20(6)  # egress::hdr.reth.addr.32-63 if egress::hdr.reth.$valid
    W25: H20(6)  # egress::hdr.reth.addr.0-31 if egress::hdr.reth.$valid
    W46: H20(6)  # egress::hdr.reth.rkey if egress::hdr.reth.$valid
    W45: H20(6)  # egress::hdr.reth.len if egress::hdr.reth.$valid
    W22: H20(7)  # egress::hdr.payload_first_word.data if egress::hdr.payload_first_word.$valid
    TH11: H20(8)  # egress::hdr.payload.data00.16-31 if egress::hdr.payload.$valid
    TH10: H20(8)  # egress::hdr.payload.data00.0-15 if egress::hdr.payload.$valid
  drop_ctl: B16(0..2)  # bit[2..0]: egress::eg_intr_md_for_dprsr.drop_ctl
  egress_unicast_port: H16(0..8)  # bit[8..0]: egress::eg_intr_md.egress_port
stage 0 ingress:
  phase0_match A2AIngressParser.$PORT_METADATA:
    p4:
      name: A2AIngressParser.$PORT_METADATA
      size: 288
      preferred_match_type: exact
      match_type: exact
    size: 288
    p4_param_order:
      ig_intr_md.ingress_port: { type: exact, size: 9 }
    format: {ig_intr_md: 0..63}
    constant_value: 0
    actions:
      set_port_metadata:
      - handle: 0x20000000
      - p4_param_order: { ig_intr_md: 64 } 
  exact_match traffic_classify_0 0:
    p4: { name: A2AIngress.traffic_classify, size: 128 }
    p4_param_order: 
      hdr.ipv4.src_addr: { type: exact, size: 32, full_size: 32 }
      hdr.ipv4.dst_addr: { type: exact, size: 32, full_size: 32 }
      hdr.bth.dst_qp: { type: exact, size: 32, full_size: 32 }
      ig_intr_md.ingress_port: { type: exact, size: 9, full_size: 9 }
    row: 7
    bus: 1
    column: [ 7, 8, 9, 10 ]
    stash: 
      row: [ 7 ]
      col: [ 7 ]
      unit: [ 1 ]
    ways:
      - { group: 0, index: 0..9, select: 40..51 & 0x0, rams: [[7, 7]] }
      - { group: 0, index: 10..19, select: 40..51 & 0x0, rams: [[7, 8]] }
      - { group: 0, index: 20..29, select: 40..51 & 0x0, rams: [[7, 9]] }
      - { group: 0, index: 30..39, select: 40..51 & 0x0, rams: [[7, 10]] }
    input_xbar:
      exact group 0: { 0: hdr.ipv4.dst_addr, 32: hdr.ipv4.src_addr, 64: hdr.bth.dst_qp, 96: ig_intr_md.ingress_port }
      hash 0:
        1..9: random(hdr.ipv4.dst_addr(1..31), hdr.ipv4.src_addr)
        0: random(hdr.ipv4.dst_addr(1..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0)
        10: random(hdr.ipv4.dst_addr(1..31), hdr.ipv4.src_addr)
        12..19: random(hdr.ipv4.dst_addr(1..31), hdr.ipv4.src_addr)
        11: random(hdr.ipv4.dst_addr(1..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0)
        20..21: random(hdr.ipv4.dst_addr(1..31), hdr.ipv4.src_addr)
        23..29: random(hdr.ipv4.dst_addr(1..31), hdr.ipv4.src_addr)
        22: random(hdr.ipv4.dst_addr(1..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0)
        30..32: random(hdr.ipv4.dst_addr(1..31), hdr.ipv4.src_addr)
        34..39: random(hdr.ipv4.dst_addr(1..31), hdr.ipv4.src_addr)
        33: random(hdr.ipv4.dst_addr(1..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0)
      hash 1:
        0: random(hdr.bth.dst_qp)
        1..8: random(hdr.bth.dst_qp) ^ ig_intr_md.ingress_port(0..7)
        9: random(hdr.bth.dst_qp) ^ ig_intr_md.ingress_port(8)
        11: random(hdr.bth.dst_qp)
        12..19: random(hdr.bth.dst_qp) ^ ig_intr_md.ingress_port(0..7)
        10: random(hdr.bth.dst_qp) ^ ig_intr_md.ingress_port(8)
        22: random(hdr.bth.dst_qp)
        23..29: random(hdr.bth.dst_qp) ^ ig_intr_md.ingress_port(0..6)
        20: random(hdr.bth.dst_qp) ^ ig_intr_md.ingress_port(7)
        21: random(hdr.bth.dst_qp) ^ ig_intr_md.ingress_port(8)
        33: random(hdr.bth.dst_qp)
        34..39: random(hdr.bth.dst_qp) ^ ig_intr_md.ingress_port(0..5)
        30..31: random(hdr.bth.dst_qp) ^ ig_intr_md.ingress_port(6..7)
        32: random(hdr.bth.dst_qp) ^ ig_intr_md.ingress_port(8)
      hash group 0:
        table: [0, 1]
        seed: 0x81088dd2
    format: { version(0): 112..115, match(0): [ 9..15, 32..111, 0..7 ] }
    match: [ hdr.ipv4.dst_addr(1..7), hdr.ipv4.dst_addr(8..15), hdr.ipv4.dst_addr(16..23), hdr.ipv4.dst_addr(24..31), hdr.ipv4.src_addr(0..7), hdr.ipv4.src_addr(8..15), hdr.ipv4.src_addr(16..23), hdr.ipv4.src_addr(24..31), hdr.bth.dst_qp(0..7), hdr.bth.dst_qp(8..15), hdr.bth.dst_qp(16..23), hdr.bth.dst_qp(24..31) ]
    match_group_map: [ [ 0 ] ]
    hit: [  tbl_a2a_ingress_control110 ]
    miss:  tbl_a2a_ingress_control110
    action: traffic_classify_0$action_data($DIRECT, $DEFAULT)
    instruction: traffic_classify_0($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.set_a2a_traffic(0, 1):
      - p4_param_order: { conn_phase: 1, conn_semantics: 3, channel_id: 32, channel_class: 32, ing_rank_id: 32, root_rank_id: 32, reg_idx: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000003
      - next_table: 0
      - { $data0: $adf_b0(0..3), conn_semantics_1: $data0(0..2), conn_semantics: conn_semantics_1, conn_phase_1: $data0(3..3), conn_phase: conn_phase_1, channel_class_1.0-15: $adf_h1(0..15), channel_class.0-15: channel_class_1.0-15, channel_class_1.16-31: $adf_h2(0..15), channel_class.16-31: channel_class_1.16-31, channel_id_0: $adf_f2(0..31), channel_id: channel_id_0, root_rank_id_1: $adf_f3(0..31), root_rank_id: root_rank_id_1, ing_rank_id_1: $adf_f4(0..31), ing_rank_id: ing_rank_id_1, reg_idx: $adf_f5(0..31) }
      - set ig_md.channel_id, channel_id
      - set ig_md.ing_rank_id, ing_rank_id
      - set ig_md.root_rank_id, root_rank_id
      - set ig_md.channel_class.0-15, channel_class.0-15
      - set ig_md.channel_class.16-31, channel_class.16-31
      - set ig_md.tx_reg_idx, reg_idx
      - set B1(0..3), $data0
      NoAction(-1, 0):
      - hit_allowed: { allowed: false, reason: user_indicated_default_only }
      - default_only_action: { allowed: true }
      - handle: 0x20000004
      - next_table: 0
      - {  }
    default_only_action: NoAction
  action traffic_classify_0$action_data:
    p4: { name: A2AIngress.traffic_classify$action }
    row: [ 15, 14, 13, 13, 12 ]
    logical_bus: [ A, O, A, O, O ]
    word: [ 0, 0, 1, 0, 0 ]
    column:
    - 5
    - 5
    - [ 1, 2, 3, 4 ]
    - 5
    - 5
    vpns: 
    - [ 0 ]
    - [ 2 ]
    - [ 0, 2, 4, 6 ]
    - [ 4 ]
    - [ 6 ]
    home_row:
    - 15
    - 13
    format A2AIngress.set_a2a_traffic: { $adf_b0: 0..7, $adf_h1: 16..31, $adf_h2: 32..47, $adf_f2: 64..95, $adf_f3: 96..127, $adf_f4: 128..159, $adf_f5: 160..191 }
    action_bus: { 0 : $adf_b0, 66..67 : $adf_h1, 68..69 : $adf_h2, 96..99 : $adf_f2, 100..103 : $adf_f3, 104..107 : $adf_f4, 108..111 : $adf_f5 }
  ternary_match tbl_a2a_ingress_control110 1:
    p4: { name: tbl_a2a_ingress_control110, hidden: true }
    hit: [  tbl_a2a_ingress_control111 ]
    miss:  tbl_a2a_ingress_control111
    indirect: tbl_a2a_ingress_control110$tind
  ternary_indirect tbl_a2a_ingress_control110$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control110$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control110(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000001
      - next_table: 0
      - set ig_md.psn, hdr.bth.psn
    default_action: a2a_ingress_control110
stage 1 ingress:
  dependency: match
  ternary_match tbl_a2a_ingress_control111 0:
    p4: { name: tbl_a2a_ingress_control111, hidden: true }
    hit: [  cond-62 ]
    miss:  cond-62
    indirect: tbl_a2a_ingress_control111$tind
  ternary_indirect tbl_a2a_ingress_control111$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control111$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control111(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000002
      - next_table: 0
      - set ig_md.psn(0..0), 0
    default_action: a2a_ingress_control111
  gateway cond-62 1:
    name: cond-62
    input_xbar:
      exact group 0: { 3: ig_md.conn_phase }
    row: 5
    bus: 1
    unit: 1
    match: { 3: ig_md.conn_phase }
    0x0:
      next:  tbl_dispatch_control154
    miss:
      next:  cond-69
    condition: 
      expression: "(ig_md.conn_phase == 0)"
      true:  tbl_dispatch_control154
      false:  cond-69
  ternary_match tbl_dispatch_control154 3:
    p4: { name: tbl_dispatch_control154, hidden: true }
    gateway:
      name: cond-63
      input_xbar:
        exact group 0: { 0: ig_md.conn_semantics, 8: hdr.bth.opcode }
      row: 4
      bus: 1
      unit: 1
      match: { 8: ig_md.conn_semantics, 0: hdr.bth.opcode }
      0x211:
        run_table: true
      miss:
        next:  tbl_dispatch_control169
      condition: 
        expression: "(ig_md.conn_semantics == 2 && hdr.bth.opcode == 17)"
        true:  tbl_dispatch_control154
        false:  tbl_dispatch_control169
    hit: [  tbl_a2a_ingress_control123 ]
    miss:  tbl_a2a_ingress_control123
    indirect: tbl_dispatch_control154$tind
  ternary_indirect tbl_dispatch_control154$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control154$tind(action, $DEFAULT)
    actions:
      dispatch_control154(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000005
      - next_table: 0
      - set ig_intr_md_for_dprsr.drop_ctl, 1
    default_action: dispatch_control154
  ternary_match tbl_dispatch_control169 4:
    p4: { name: tbl_dispatch_control169, hidden: true }
    gateway:
      name: cond-64
      input_xbar:
        exact group 0: { 0: ig_md.conn_semantics }
      row: 4
      bus: 0
      unit: 0
      match: { 0: ig_md.conn_semantics }
      0x0:
        run_table: true
      miss:
        next:  tbl_dispatch_control182
      condition: 
        expression: "(ig_md.conn_semantics == 0)"
        true:  tbl_dispatch_control169
        false:  tbl_dispatch_control182
    hit: [  tbl_dispatch_control161 ]
    miss:  tbl_dispatch_control161
    indirect: tbl_dispatch_control169$tind
  ternary_indirect tbl_dispatch_control169$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control169$tind(action, $DEFAULT)
    actions:
      dispatch_control169(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000c
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control169
  gateway cond-69 2:
    name: cond-69
    input_xbar:
      exact group 0: { 3: ig_md.conn_phase }
    row: 5
    bus: 0
    unit: 0
    match: { 3: ig_md.conn_phase }
    0x1:
      next:  tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn
    miss:
      next:  tbl_a2a_ingress_control123
    condition: 
      expression: "(ig_md.conn_phase == 1)"
      true:  tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn
      false:  tbl_a2a_ingress_control123
stage 2 ingress:
  dependency: match
  hash_action tbl_dispatch_control182 7:
    p4: { name: tbl_dispatch_control182, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-65
      input_xbar:
        exact group 0: { 96: ig_md.conn_semantics }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.conn_semantics }
      0x1:
        next:  tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 1)"
        true:  tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn
        false:  tbl_a2a_ingress_control123
    next:  tbl_a2a_ingress_control123
    action_bus: { 104..107 : tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(0..31) }
    stateful: tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control182(action, $DEFAULT)
    actions:
      dispatch_control182(1, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000e
      - next_table: 0
      - set W7(0..31), tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn
      - tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(dispatch_ctrl_ra_read_tx_msn, $hash_dist)
    default_action: dispatch_control182
  hash_action tbl_dispatch_control161 8:
    p4: { name: tbl_dispatch_control161, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control161-gateway
      row: 4
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_ctrl_set_aeth_psn
      miss:  tbl_dispatch_ctrl_set_aeth_psn
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_ctrl_set_aeth_psn
        false:  tbl_dispatch_ctrl_set_aeth_psn
    next: []
    stateful: tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control161($DEFAULT, $DEFAULT)
    actions:
      dispatch_control161(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000007
      - next_table: 0
      - add W4, 1, W8
      - tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(dispatch_ctrl_ra_init_tx_msn, $hash_dist)
    default_action: dispatch_control161
  stateful tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn:
    p4: { name: A2AIngress.dispatch_ctrl.reg_tx_msn, size: 64 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 1: { 64: hdr.bth.opcode }
    data_bytemask: 1
    format: { lo: 32 }
    actions:
      dispatch_ctrl_ra_init_tx_msn:
      - alu_a lo, 0
      dispatch_ctrl_ra_read_tx_msn:
      - equ lo, phv_lo(0..7), -10
      - equ hi, phv_lo(0..7), -8
      - add (cmplo | cmphi), lo, lo, 1
      - output mem_lo
  ternary_match tbl_dispatch_ctrl_set_aeth_psn 11:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn, hidden: true }
    hit: [  tbl_dispatch_ctrl_mul ]
    miss:  tbl_dispatch_ctrl_mul
    indirect: tbl_dispatch_ctrl_set_aeth_psn$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000b
      - next_table: 0
      - set hdr.bth.psn, ig_md.psn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  hash_action tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn 0:
    p4: { name: tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-70
      input_xbar:
        exact group 0: { 96: ig_md.conn_semantics }
      row: 1
      bus: 1
      unit: 1
      payload_row: 1
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.conn_semantics }
      0x3:
        next:  cond-76
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 3)"
        true:  cond-76
        false:  tbl_combine_ctrl_do_read_inc_tx_msn
    next:  tbl_combine_ctrl_do_read_inc_tx_msn
    stateful: tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn$salu.A2AIngress.combine_ctrl.reg_rx_bitmap_epsn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_cond_inc_rx_bitmap_epsn(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000024
      - next_table: 0
      - tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn$salu.A2AIngress.combine_ctrl.reg_rx_bitmap_epsn(combine_ctrl_ra_read_cond_inc_rx_bitmap_epsn, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_cond_inc_rx_bitmap_epsn
  stateful tbl_combine_ctrl_do_read_cond_inc_rx_bitmap_epsn$salu.A2AIngress.combine_ctrl.reg_rx_bitmap_epsn:
    p4: { name: A2AIngress.combine_ctrl.reg_rx_bitmap_epsn, size: 64 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    input_xbar:
      exact group 0: { 64: ig_md.psn }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_read_cond_inc_rx_bitmap_epsn:
      - equ lo, phv_lo, -lo
      - add cmplo, lo, lo, 1
      - output mem_lo
  hash_action tbl_combine_ctrl_do_read_inc_tx_msn 1:
    p4: { name: tbl_combine_ctrl_do_read_inc_tx_msn, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.tx_reg_idx }
      hash 0:
        16..31: ig_md.tx_reg_idx(0..15)
        39..45: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-71
      input_xbar:
        exact group 0: { 96: ig_md.conn_semantics }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.conn_semantics }
      0x1:
        next:  tbl_combine_control348
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 1)"
        true:  tbl_combine_control348
        false:  tbl_combine_ctrl_do_read_add_rx_token_epsn
    next:  tbl_combine_ctrl_do_read_add_rx_token_epsn
    stateful: tbl_combine_ctrl_do_read_inc_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_do_read_inc_tx_msn(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_inc_tx_msn(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000026
      - next_table: 0
      - tbl_combine_ctrl_do_read_inc_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn(combine_ctrl_ra_read_inc_tx_msn, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_inc_tx_msn
  stateful tbl_combine_ctrl_do_read_inc_tx_msn$salu.A2AIngress.combine_ctrl.reg_tx_msn:
    p4: { name: A2AIngress.combine_ctrl.reg_tx_msn, size: 512 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_read_inc_tx_msn:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_combine_ctrl_do_read_add_rx_token_epsn 2:
    p4: { name: tbl_combine_ctrl_do_read_add_rx_token_epsn, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-74
      input_xbar:
        exact group 0: { 96: ig_md.conn_semantics }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.conn_semantics }
      0x4:
        next:  tbl_combine_control366
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 4)"
        true:  tbl_combine_control366
        false:  cond-76
    next:  cond-76
    action_bus: { 96..99 : tbl_combine_ctrl_do_read_add_rx_token_epsn$salu.A2AIngress.combine_ctrl.reg_rx_token_epsn(0..31) }
    stateful: tbl_combine_ctrl_do_read_add_rx_token_epsn$salu.A2AIngress.combine_ctrl.reg_rx_token_epsn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_do_read_add_rx_token_epsn(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_add_rx_token_epsn(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002d
      - next_table: 0
      - set W6(0..31), tbl_combine_ctrl_do_read_add_rx_token_epsn$salu.A2AIngress.combine_ctrl.reg_rx_token_epsn
      - tbl_combine_ctrl_do_read_add_rx_token_epsn$salu.A2AIngress.combine_ctrl.reg_rx_token_epsn(combine_ctrl_ra_read_add_rx_token_epsn, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_add_rx_token_epsn
  stateful tbl_combine_ctrl_do_read_add_rx_token_epsn$salu.A2AIngress.combine_ctrl.reg_rx_token_epsn:
    p4: { name: A2AIngress.combine_ctrl.reg_rx_token_epsn, size: 64 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_read_add_rx_token_epsn:
      - add lo, lo, 7
      - output mem_lo
  ternary_match tbl_combine_control366 5:
    p4: { name: tbl_combine_control366, hidden: true }
    gateway:
      name: cond-75
      input_xbar:
        exact group 1: { 0: hdr.payload.data00 }
      row: 3
      bus: 0
      unit: 0
      match: { 0: hdr.payload.data00(0..7), 8: hdr.payload.data00(8..15), 16: hdr.payload.data00(16..23), 24: hdr.payload.data00(24..31) }
      0x0000003f:
        run_table: true
      miss:
        next:  tbl_combine_control367
      condition: 
        expression: "(hdr.payload.data00 == 63)"
        true:  tbl_combine_control366
        false:  tbl_combine_control367
    hit: [  tbl_combine_control361 ]
    miss:  tbl_combine_control361
    indirect: tbl_combine_control366$tind
  ternary_indirect tbl_combine_control366$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control366$tind(action, $DEFAULT)
    actions:
      combine_control366(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002f
      - next_table: 0
      - set ig_md.tx_offset_val, 0
    default_action: combine_control366
  ternary_match tbl_combine_control367 6:
    p4: { name: tbl_combine_control367, hidden: true }
    hit: [  tbl_combine_control361 ]
    miss:  tbl_combine_control361
    indirect: tbl_combine_control367$tind
  ternary_indirect tbl_combine_control367$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control367$tind(action, $DEFAULT)
    actions:
      combine_control367(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000030
      - next_table: 0
      - add W3, 1, W2
    default_action: combine_control367
  ternary_match tbl_combine_control348 3:
    p4: { name: tbl_combine_control348, hidden: true }
    gateway:
      name: cond-72
      input_xbar:
        exact group 0: { 104: hdr.bth.opcode }
      row: 3
      bus: 1
      unit: 1
      match: { 0: hdr.bth.opcode }
      0x08:
        run_table: true
      miss:
        next:  tbl_combine_control346
      condition: 
        expression: "(hdr.bth.opcode != 8)"
        true:  tbl_combine_control346
        false:  tbl_combine_control348
    hit: [  tbl_combine_ctrl_do_read_tx_loc ]
    miss:  tbl_combine_ctrl_do_read_tx_loc
    indirect: tbl_combine_control348$tind
  ternary_indirect tbl_combine_control348$tind:
    row: 6
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control348$tind(action, $DEFAULT)
    actions:
      combine_control348(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000027
      - next_table: 0
      - set ig_md.tx_loc_val, hdr.reth.addr.32-63
      - set ig_md.tx_offset_val, 0
    default_action: combine_control348
  ternary_match tbl_combine_control346 4:
    p4: { name: tbl_combine_control346, hidden: true }
    hit: [  tbl_combine_ctrl_do_read_cond_inc_tx_epsn ]
    miss:  tbl_combine_ctrl_do_read_cond_inc_tx_epsn
    indirect: tbl_combine_control346$tind
  ternary_indirect tbl_combine_control346$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control346$tind(action, $DEFAULT)
    actions:
      combine_control346(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002c
      - next_table: 0
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control346
stage 3 ingress:
  dependency: match
  ternary_match tbl_dispatch_ctrl_mul 14:
    p4: { name: tbl_dispatch_ctrl_mul, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome
    indirect: tbl_dispatch_ctrl_mul$tind
  ternary_indirect tbl_dispatch_ctrl_mul$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000008
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  ternary_match tbl_combine_control361 0:
    p4: { name: tbl_combine_control361, hidden: true }
    hit: [  cond-76 ]
    miss:  cond-76
    indirect: tbl_combine_control361$tind
  ternary_indirect tbl_combine_control361$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control361$tind(action, $DEFAULT)
    actions:
      combine_control361(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002e
      - next_table: 0
      - set hdr.bth.psn, ig_md.tmp_a
      - set ig_md.is_loopback, 1
      - set ig_intr_md_for_tm.mcast_grp_a, ig_md.root_rank_id(0..15)
      - set ig_md.tx_loc_val, hdr.payload.data00
    default_action: combine_control361
  hash_action tbl_combine_ctrl_do_read_tx_loc 1:
    p4: { name: tbl_combine_ctrl_do_read_tx_loc, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tx_reg_idx }
      hash 0:
        0..15: ig_md.tx_reg_idx(0..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-73
      input_xbar:
        exact group 0: { 96: hdr.bth.opcode }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 1
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: hdr.bth.opcode }
      0x06:
        run_table : true
      0x0a:
        run_table : true
      miss:
        next:  tbl_combine_ctrl_do_read_inc_tx_offset
      condition: 
        expression: "(hdr.bth.opcode == 6 || hdr.bth.opcode == 10)"
        true:  tbl_combine_ctrl_do_reset_tx_offset
        false:  tbl_combine_ctrl_do_read_inc_tx_offset
    next:  tbl_combine_ctrl_do_reset_tx_offset
    action_bus: { 96..99 : tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(0..31) }
    stateful: tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_do_read_tx_loc(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_tx_loc(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002a
      - next_table: 0
      - set W5(0..31), tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc
      - tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(combine_ctrl_ra_read_tx_loc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_tx_loc
  hash_action tbl_combine_ctrl_do_reset_tx_offset 3:
    p4: { name: tbl_combine_ctrl_do_reset_tx_offset, hidden: true }
    row: 3
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tx_reg_idx }
      hash 0:
        0..15: ig_md.tx_reg_idx(0..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_reset_tx_offset-gateway
      row: 4
      bus: 0
      unit: 1
      0x0:  tbl_combine_ctrl_do_write_tx_loc
      miss:  tbl_combine_ctrl_do_write_tx_loc
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_ctrl_do_write_tx_loc
        false:  tbl_combine_ctrl_do_write_tx_loc
    next: []
    stateful: tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_reset_tx_offset($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_reset_tx_offset(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000029
      - next_table: 0
      - tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(combine_ctrl_ra_reset_tx_offset, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_reset_tx_offset
  stateful tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset:
    p4: { name: A2AIngress.combine_ctrl.reg_tx_packet_offset, size: 512 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_reset_tx_offset:
      - alu_a lo, 1
      combine_ctrl_ra_read_inc_tx_offset:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_combine_ctrl_do_write_tx_loc 4:
    p4: { name: tbl_combine_ctrl_do_write_tx_loc, hidden: true }
    row: 2
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tx_reg_idx }
      hash 0:
        0..15: ig_md.tx_reg_idx(0..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_write_tx_loc-gateway
      row: 4
      bus: 0
      unit: 0
      0x0:  tbl_combine_ctrl_do_read_cond_inc_tx_epsn
      miss:  tbl_combine_ctrl_do_read_cond_inc_tx_epsn
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_ctrl_do_read_cond_inc_tx_epsn
        false:  tbl_combine_ctrl_do_read_cond_inc_tx_epsn
    next: []
    stateful: tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_write_tx_loc($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_write_tx_loc(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000028
      - next_table: 0
      - tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(combine_ctrl_ra_write_tx_loc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_write_tx_loc
  stateful tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc:
    p4: { name: A2AIngress.combine_ctrl.reg_tx_loc, size: 512 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 0: { 64: ig_md.tx_loc_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_write_tx_loc:
      - alu_a lo, phv_lo
      combine_ctrl_ra_read_tx_loc:
      - output mem_lo
  hash_action tbl_combine_ctrl_do_read_inc_tx_offset 2:
    p4: { name: tbl_combine_ctrl_do_read_inc_tx_offset, hidden: true }
    row: 3
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tx_reg_idx }
      hash 0:
        0..15: ig_md.tx_reg_idx(0..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_read_inc_tx_offset-gateway
      row: 5
      bus: 0
      unit: 0
      0x0:  tbl_combine_ctrl_do_read_cond_inc_tx_epsn
      miss:  tbl_combine_ctrl_do_read_cond_inc_tx_epsn
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_ctrl_do_read_cond_inc_tx_epsn
        false:  tbl_combine_ctrl_do_read_cond_inc_tx_epsn
    next: []
    action_bus: { 104..107 : tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(0..31) }
    stateful: tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_read_inc_tx_offset($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_inc_tx_offset(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002b
      - next_table: 0
      - set W3(0..31), tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset
      - tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(combine_ctrl_ra_read_inc_tx_offset, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_inc_tx_offset
  hash_action tbl_combine_ctrl_do_read_cond_inc_tx_epsn 5:
    p4: { name: tbl_combine_ctrl_do_read_cond_inc_tx_epsn, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tx_reg_idx }
      hash 0:
        0..15: ig_md.tx_reg_idx(0..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_read_cond_inc_tx_epsn-gateway
      row: 3
      bus: 0
      unit: 1
      0x0:  cond-76
      miss:  cond-76
      condition: 
        expression: "true(always hit)"
        true:  cond-76
        false:  cond-76
    next: []
    stateful: tbl_combine_ctrl_do_read_cond_inc_tx_epsn$salu.A2AIngress.combine_ctrl.reg_tx_epsn(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_read_cond_inc_tx_epsn($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_cond_inc_tx_epsn(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000025
      - next_table: 0
      - tbl_combine_ctrl_do_read_cond_inc_tx_epsn$salu.A2AIngress.combine_ctrl.reg_tx_epsn(combine_ctrl_ra_read_cond_inc_tx_epsn, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_cond_inc_tx_epsn
  stateful tbl_combine_ctrl_do_read_cond_inc_tx_epsn$salu.A2AIngress.combine_ctrl.reg_tx_epsn:
    p4: { name: A2AIngress.combine_ctrl.reg_tx_epsn, size: 512 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 1: { 64: ig_md.psn }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_read_cond_inc_tx_epsn:
      - equ lo, phv_lo, -lo
      - add cmplo, lo, lo, 1
      - output mem_lo
  gateway cond-76 6:
    name: cond-76
    input_xbar:
      exact group 0: { 104: combine_ctrl_hasReturned }
    row: 3
    bus: 0
    unit: 0
    match: { 0: combine_ctrl_hasReturned }
    0x1:
      next:  tbl_a2a_ingress_control123
    miss:
      next:  tbl_combine_ctrl_queue_tail_0_do_read
    condition: 
      expression: "(combine_ctrl_hasReturned)"
      true:  tbl_a2a_ingress_control123
      false:  tbl_combine_ctrl_queue_tail_0_do_read
  hash_action tbl_combine_ctrl_queue_tail_0_do_read 7:
    p4: { name: tbl_combine_ctrl_queue_tail_0_do_read, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_class.0-15, 48: ig_md.channel_class.16-31 }
      hash 0:
        16..31: ig_md.channel_class.0-15
        39..45: ig_md.channel_class.16-31(0..6)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-77
      input_xbar:
        exact group 0: { 112: ig_md.conn_semantics }
      row: 0
      bus: 1
      unit: 1
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.conn_semantics }
      0x0:
        next:  tbl_combine_control374
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 0)"
        true:  tbl_combine_control374
        false:  tbl_combine_ctrl_step1_calc_token_idx_from_tail
    next:  tbl_combine_ctrl_step1_calc_token_idx_from_tail
    action_bus: { 112..115 : tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_tail_0_do_read(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_tail_0_do_read(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000031
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg
      - tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(combine_ctrl_queue_tail_0_ra_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_tail_0_do_read
  ternary_match tbl_combine_ctrl_step1_calc_token_idx_from_tail 8:
    p4: { name: tbl_combine_ctrl_step1_calc_token_idx_from_tail, hidden: true }
    gateway:
      name: cond-78
      input_xbar:
        exact group 0: { 112: ig_md.conn_semantics }
      row: 2
      bus: 1
      unit: 1
      match: { 0: ig_md.conn_semantics }
      0x3:
        run_table: true
      miss:
        next:  tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc
      condition: 
        expression: "(ig_md.conn_semantics == 3)"
        true:  tbl_combine_ctrl_step1_calc_token_idx_from_tail
        false:  tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc
    hit: [  tbl_combine_ctrl_queue_tail_0_do_read_add ]
    miss:  tbl_combine_ctrl_queue_tail_0_do_read_add
    indirect: tbl_combine_ctrl_step1_calc_token_idx_from_tail$tind
  ternary_indirect tbl_combine_ctrl_step1_calc_token_idx_from_tail$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step1_calc_token_idx_from_tail$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step1_calc_token_idx_from_tail(1, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000034
      - next_table: 0
      - shl ig_md.tmp_a, ig_md.channel_id, 6
    default_action: A2AIngress.combine_ctrl.step1_calc_token_idx_from_tail
  ternary_match tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc 9:
    p4: { name: tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc, hidden: true }
    gateway:
      name: cond-80
      input_xbar:
        exact group 0: { 112: ig_md.conn_semantics }
      row: 2
      bus: 0
      unit: 0
      match: { 0: ig_md.conn_semantics }
      0x1:
        run_table: true
      miss:
        next:  cond-84
      condition: 
        expression: "(ig_md.conn_semantics == 1)"
        true:  tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc
        false:  cond-84
    hit: [  combine_ctrl_tbl_rank_to_clear_mask ]
    miss:  combine_ctrl_tbl_rank_to_clear_mask
    indirect: tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc$tind
  ternary_indirect tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step1_calc_token_idx_from_tx_loc$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step1_calc_token_idx_from_tx_loc(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003a
      - next_table: 0
      - shl ig_md.tmp_a, ig_md.channel_id, 6
    default_action: A2AIngress.combine_ctrl.step1_calc_token_idx_from_tx_loc
  gateway cond-84 10:
    name: cond-84
    input_xbar:
      exact group 0: { 112: ig_md.conn_semantics }
    row: 1
    bus: 1
    unit: 1
    match: { 0: ig_md.conn_semantics }
    0x4:
      next:  tbl_combine_ctrl_queue_tail_0_do_read_0
    miss:
      next:  tbl_a2a_ingress_control123
    condition: 
      expression: "(ig_md.conn_semantics == 4)"
      true:  tbl_combine_ctrl_queue_tail_0_do_read_0
      false:  tbl_a2a_ingress_control123
  hash_action tbl_combine_ctrl_queue_tail_0_do_read_0 11:
    p4: { name: tbl_combine_ctrl_queue_tail_0_do_read_0, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_class.0-15, 48: ig_md.channel_class.16-31 }
      hash 0:
        16..31: ig_md.channel_class.0-15
        39..45: ig_md.channel_class.16-31(0..6)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-85
      input_xbar:
        exact group 1: { 0: ig_md.root_rank_id }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.root_rank_id(0..7), 8: ig_md.root_rank_id(8..15), 16: ig_md.root_rank_id(16..23), 24: ig_md.root_rank_id(24..31) }
      0x00000000:
        next:  tbl_combine_ctrl_step2_calc_next_token_idx
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.root_rank_id == 0)"
        true:  tbl_combine_ctrl_step2_calc_next_token_idx
        false:  tbl_combine_ctrl_step2_calc_next_token_idx
    next:  tbl_combine_ctrl_step2_calc_next_token_idx
    action_bus: { 112..115 : tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_tail_0_do_read_0(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_tail_0_do_read(1, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000043
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg
      - tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(combine_ctrl_queue_tail_0_ra_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_tail_0_do_read
  exact_match combine_ctrl_tbl_rank_to_clear_mask 13:
    p4: { name: A2AIngress.combine_ctrl.tbl_rank_to_clear_mask, size: 8 }
    p4_param_order: 
      ig_md.ing_rank_id: { type: exact, size: 32, full_size: 32 }
    row: 7
    bus: 0
    column: [ 2, 3, 4, 5 ]
    stash: 
      row: [ 7 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 1, index: 0..9, select: 40..51 & 0x0, rams: [[7, 2]] }
      - { group: 1, index: 10..19, select: 40..51 & 0x0, rams: [[7, 3]] }
      - { group: 1, index: 20..29, select: 40..51 & 0x0, rams: [[7, 4]] }
      - { group: 1, index: 30..39, select: 40..51 & 0x0, rams: [[7, 5]] }
    input_xbar:
      exact group 1: { 32: ig_md.ing_rank_id }
      hash 2:
        0..7: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(0..7)
        8..9: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(8..9)
        11..18: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(0..7)
        19: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(8)
        10: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(9)
        22..29: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(0..7)
        20..21: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(8..9)
        33..39: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(0..6)
        30: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(7)
        31..32: random(ig_md.ing_rank_id(10..31)) ^ ig_md.ing_rank_id(8..9)
      hash group 1:
        table: [2]
        seed: 0x91f47f809
    format: { immediate(0): 0..31, version(0): 112..115, match(0): [ 50..55, 32..47 ] }
    match: [ ig_md.ing_rank_id(10..15), ig_md.ing_rank_id(16..23), ig_md.ing_rank_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    hit: [  tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc ]
    miss:  tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc
    context_json:
      static_entries:
      - priority: 0
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x0"
        action_handle: 0x2000003f
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x1"
      - priority: 1
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x1"
        action_handle: 0x2000003f
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x2"
      - priority: 2
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x2"
        action_handle: 0x2000003f
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x4"
      - priority: 3
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x3"
        action_handle: 0x2000003f
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x8"
      - priority: 4
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x4"
        action_handle: 0x2000003f
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x10"
      - priority: 5
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x5"
        action_handle: 0x2000003f
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x20"
      - priority: 6
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x6"
        action_handle: 0x2000003f
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x40"
      - priority: 7
        match_key_fields_values:
        - field_name: ig_md.ing_rank_id
          value: "0x7"
        action_handle: 0x2000003f
        is_default_entry: false
        action_parameters_values:
        - parameter_name: m
          value: "0x80"

    action_bus: { 100..103 : immediate(0..31) }
    instruction: combine_ctrl_tbl_rank_to_clear_mask($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.set_bitmap_clear_mask(0, 10):
      - p4_param_order: { m: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x2000003f
      - next_table: 0
      - { m: immediate(0..31) }
      - set ig_md.tmp_c, m
    default_action: A2AIngress.combine_ctrl.set_bitmap_clear_mask
    default_action_parameters:
      m: "0x0"
  hash_action tbl_combine_ctrl_queue_tail_0_do_read_add 12:
    p4: { name: tbl_combine_ctrl_queue_tail_0_do_read_add, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_class.0-15, 48: ig_md.channel_class.16-31 }
      hash 0:
        16..31: ig_md.channel_class.0-15
        39..45: ig_md.channel_class.16-31(0..6)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-79
      input_xbar:
        exact group 1: { 32: ig_md.ing_rank_id }
      row: 7
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.ing_rank_id(0..7), 8: ig_md.ing_rank_id(8..15), 16: ig_md.ing_rank_id(16..23), 24: ig_md.ing_rank_id(24..31) }
      0x00000000:
        next:  tbl_combine_ctrl_step2_calc_token_idx_from_tail
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.ing_rank_id == 0)"
        true:  tbl_combine_ctrl_step2_calc_token_idx_from_tail
        false:  tbl_combine_ctrl_step2_calc_token_idx_from_tail
    next:  tbl_combine_ctrl_step2_calc_token_idx_from_tail
    action_bus: { 112..115 : tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_tail_0_do_read_add(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_tail_0_do_read_add(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000033
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg
      - tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(combine_ctrl_queue_tail_0_ra_read_add, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_tail_0_do_read_add
  stateful tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg:
    p4: { name: A2AIngress.combine_ctrl.queue_tail_0_reg, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_queue_tail_0_ra_read:
      - output mem_lo
      combine_ctrl_queue_tail_0_ra_read_add:
      - geq.u lo, lo, -56
      - add cmplo, lo, lo, 4294967240
      - add !cmplo, lo, lo, 8
      - output mem_lo
stage 4 ingress:
  dependency: match
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome 0:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome$tind:
    row: 4
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 96..99 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000009
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W4, $constant0, W4
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  ternary_match tbl_combine_ctrl_step2_calc_next_token_idx 2:
    p4: { name: tbl_combine_ctrl_step2_calc_next_token_idx, hidden: true }
    gateway:
      name: cond-86
      input_xbar:
        exact group 0: { 0: ig_md.tmp_c, 32: ig_md.tx_offset_val }
      row: 0
      bus: 1
      unit: 1
      match: { 0: ig_md.tx_offset_val(0..7), 8: ig_md.tx_offset_val(8..15), 16: ig_md.tx_offset_val(16..23), 24: ig_md.tx_offset_val(24..31) }
      xor: { 0: ig_md.tmp_c(0..7), 8: ig_md.tmp_c(8..15), 16: ig_md.tmp_c(16..23), 24: ig_md.tmp_c(24..31) }
      0x00000000:
        next:  tbl_a2a_ingress_control123
      miss:
        run_table: true
      condition: 
        expression: "(ig_md.tx_offset_val == ig_md.tmp_c)"
        true:  tbl_a2a_ingress_control123
        false:  tbl_combine_ctrl_step2_calc_next_token_idx
    hit: [  tbl_combine_ctrl_step1_calc_next_token_idx ]
    miss:  tbl_combine_ctrl_step1_calc_next_token_idx
    indirect: tbl_combine_ctrl_step2_calc_next_token_idx$tind
  ternary_indirect tbl_combine_ctrl_step2_calc_next_token_idx$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step2_calc_next_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step2_calc_next_token_idx(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000045
      - next_table: 0
      - set ig_md.tmp_b, ig_md.tx_offset_val
    default_action: A2AIngress.combine_ctrl.step2_calc_next_token_idx
  ternary_match tbl_combine_ctrl_step1_calc_next_token_idx 3:
    p4: { name: tbl_combine_ctrl_step1_calc_next_token_idx, hidden: true }
    hit: [  tbl_combine_ctrl_step3_calc_next_token_idx ]
    miss:  tbl_combine_ctrl_step3_calc_next_token_idx
    indirect: tbl_combine_ctrl_step1_calc_next_token_idx$tind
  ternary_indirect tbl_combine_ctrl_step1_calc_next_token_idx$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step1_calc_next_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step1_calc_next_token_idx(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000044
      - next_table: 0
      - shl ig_md.tmp_a, ig_md.channel_id, 6
    default_action: A2AIngress.combine_ctrl.step1_calc_next_token_idx
  ternary_match tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc 1:
    p4: { name: tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc, hidden: true }
    hit: [  tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc ]
    miss:  tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc
    indirect: tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc$tind
  ternary_indirect tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step2_calc_token_idx_from_tx_loc$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step2_calc_token_idx_from_tx_loc(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003b
      - next_table: 0
      - set ig_md.tmp_b, ig_md.tx_loc_val
    default_action: A2AIngress.combine_ctrl.step2_calc_token_idx_from_tx_loc
  ternary_match tbl_combine_ctrl_step2_calc_token_idx_from_tail 4:
    p4: { name: tbl_combine_ctrl_step2_calc_token_idx_from_tail, hidden: true }
    hit: [  tbl_combine_control407 ]
    miss:  tbl_combine_control407
    indirect: tbl_combine_ctrl_step2_calc_token_idx_from_tail$tind
  ternary_indirect tbl_combine_ctrl_step2_calc_token_idx_from_tail$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step2_calc_token_idx_from_tail$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step2_calc_token_idx_from_tail(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000035
      - next_table: 0
      - set ig_md.tmp_b, ig_md.tmp_c
    default_action: A2AIngress.combine_ctrl.step2_calc_token_idx_from_tail
  ternary_match tbl_combine_control407 5:
    p4: { name: tbl_combine_control407, hidden: true }
    hit: [  tbl_combine_ctrl_step3_calc_token_idx_from_tail ]
    miss:  tbl_combine_ctrl_step3_calc_token_idx_from_tail
    indirect: tbl_combine_control407$tind
  ternary_indirect tbl_combine_control407$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control407$tind(action, $DEFAULT)
    actions:
      combine_control407(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000038
      - next_table: 0
      - set ig_md.tmp_c, hdr.payload.data00
    default_action: combine_control407
  ternary_match tbl_combine_control374 10:
    p4: { name: tbl_combine_control374, hidden: true }
    hit: [  tbl_a2a_ingress_control123 ]
    miss:  tbl_a2a_ingress_control123
    indirect: tbl_combine_control374$tind
  ternary_indirect tbl_combine_control374$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control374$tind(action, $DEFAULT)
    actions:
      combine_control374(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000032
      - next_table: 0
      - set hdr.payload.data00, ig_md.tmp_c
    default_action: combine_control374
stage 5 ingress:
  dependency: action
  hash_action tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn 2:
    p4: { name: tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn-gateway
      row: 3
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control190
      miss:  tbl_dispatch_control190
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control190
        false:  tbl_dispatch_control190
    next: []
    action_bus: { 96..99 : tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(0..31) }
    stateful: tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.do_read_cond_inc_tx_epsn(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000d
      - next_table: 0
      - set W6(0..31), tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn
      - tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(dispatch_ctrl_ra_read_cond_inc_tx_epsn, $hash_dist)
    default_action: A2AIngress.dispatch_ctrl.do_read_cond_inc_tx_epsn
  ternary_match tbl_dispatch_control190 3:
    p4: { name: tbl_dispatch_control190, hidden: true }
    gateway:
      name: cond-66
      input_xbar:
        exact group 0: { 96: ig_md.psn_cmp }
      row: 1
      bus: 0
      unit: 0
      match: { 0: ig_md.psn_cmp }
      0x01:
        run_table: true
      miss:
        next:  tbl_dispatch_control202
      condition: 
        expression: "(ig_md.psn_cmp == 1)"
        true:  tbl_dispatch_control190
        false:  tbl_dispatch_control202
    hit: [  tbl_dispatch_control195 ]
    miss:  tbl_dispatch_control195
    indirect: tbl_dispatch_control190$tind
  ternary_indirect tbl_dispatch_control190$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control190$tind(action, $DEFAULT)
    actions:
      dispatch_control190(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000f
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_b
    default_action: dispatch_control190
  ternary_match tbl_dispatch_control202 4:
    p4: { name: tbl_dispatch_control202, hidden: true }
    gateway:
      name: cond-67
      input_xbar:
        exact group 0: { 96: ig_md.psn_cmp }
      row: 0
      bus: 1
      unit: 1
      match: { 0: ig_md.psn_cmp }
      0x00:
        run_table: true
      miss:
        next:  tbl_dispatch_control222
      condition: 
        expression: "(ig_md.psn_cmp == 0)"
        true:  tbl_dispatch_control202
        false:  tbl_dispatch_control222
    hit: [  tbl_dispatch_control207 ]
    miss:  tbl_dispatch_control207
    indirect: tbl_dispatch_control202$tind
  ternary_indirect tbl_dispatch_control202$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control202$tind(action, $DEFAULT)
    actions:
      dispatch_control202(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000015
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_b
    default_action: dispatch_control202
  ternary_match tbl_dispatch_control222 5:
    p4: { name: tbl_dispatch_control222, hidden: true }
    hit: [  tbl_dispatch_control231 ]
    miss:  tbl_dispatch_control231
    indirect: tbl_dispatch_control222$tind
  ternary_indirect tbl_dispatch_control222$tind:
    row: 2
    bus: 1
    format: { action: 0..0, immediate: 1..16 }
    action_bus: { 100..103 : immediate(0..15) }
    instruction: tbl_dispatch_control222$tind(action, $DEFAULT)
    actions:
      dispatch_control222(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001e
      - next_table: 0
      - { $constant0: immediate(0..15), $constant0: 100 }
      - set ig_intr_md_for_tm.mcast_grp_a, $constant0
      - set ig_md.msn, ig_md.tmp_b
    default_action: dispatch_control222
  ternary_match tbl_dispatch_control231 7:
    p4: { name: tbl_dispatch_control231, hidden: true }
    hit: [  tbl_dispatch_control215 ]
    miss:  tbl_dispatch_control215
    indirect: tbl_dispatch_control231$tind
  ternary_indirect tbl_dispatch_control231$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control231$tind(action, $DEFAULT)
    actions:
      dispatch_control231(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000023
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control231
  ternary_match tbl_dispatch_control215 8:
    p4: { name: tbl_dispatch_control215, hidden: true }
    gateway:
      name: cond-68
      input_xbar:
        exact group 0: { 104: hdr.bth.opcode }
      row: 0
      bus: 0
      unit: 0
      match: { 0: hdr.bth.opcode }
      0x06:
        run_table: true
      0x0a:
        run_table: true
      miss:
        next:  tbl_dispatch_control218
      condition: 
        expression: "(hdr.bth.opcode == 6 || hdr.bth.opcode == 10)"
        true:  tbl_dispatch_control215
        false:  tbl_dispatch_control218
    hit: [  tbl_dispatch_control216 ]
    miss:  tbl_dispatch_control216
    indirect: tbl_dispatch_control215$tind
  ternary_indirect tbl_dispatch_control215$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control215$tind(action, $DEFAULT)
    actions:
      dispatch_control215(1, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001b
      - next_table: 0
      - set ig_md.bitmap, hdr.reth.addr.0-31
    default_action: dispatch_control215
  ternary_match tbl_dispatch_control207 12:
    p4: { name: tbl_dispatch_control207, hidden: true }
    hit: [  tbl_dispatch_ctrl_mul_1 ]
    miss:  tbl_dispatch_ctrl_mul_1
    indirect: tbl_dispatch_control207$tind
  ternary_indirect tbl_dispatch_control207$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control207$tind(action, $DEFAULT)
    actions:
      dispatch_control207(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001a
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control207
  ternary_match tbl_dispatch_control195 13:
    p4: { name: tbl_dispatch_control195, hidden: true }
    hit: [  tbl_dispatch_ctrl_mul_0 ]
    miss:  tbl_dispatch_ctrl_mul_0
    indirect: tbl_dispatch_control195$tind
  ternary_indirect tbl_dispatch_control195$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control195$tind(action, $DEFAULT)
    actions:
      dispatch_control195(0, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000014
      - next_table: 0
      - set ig_md.has_aeth, 1
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control195
  ternary_match tbl_dispatch_ctrl_set_aeth_msn 14:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn, hidden: true }
    hit: [  tbl_dispatch_ctrl_do_init_tx_epsn ]
    miss:  tbl_dispatch_ctrl_do_init_tx_epsn
    indirect: tbl_dispatch_ctrl_set_aeth_msn$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 11):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000a
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  hash_action tbl_dispatch_ctrl_do_init_tx_epsn 15:
    p4: { name: tbl_dispatch_ctrl_do_init_tx_epsn, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_ctrl_do_init_tx_epsn-gateway
      row: 1
      bus: 0
      unit: 1
      0x0:  tbl_a2a_ingress_control123
      miss:  tbl_a2a_ingress_control123
      condition: 
        expression: "true(always hit)"
        true:  tbl_a2a_ingress_control123
        false:  tbl_a2a_ingress_control123
    next: []
    stateful: tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_ctrl_do_init_tx_epsn($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.do_init_tx_epsn(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000006
      - next_table: 0
      - tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(dispatch_ctrl_ra_init_tx_epsn, $hash_dist)
    default_action: A2AIngress.dispatch_ctrl.do_init_tx_epsn
  stateful tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn:
    p4: { name: A2AIngress.dispatch_ctrl.reg_tx_epsn, size: 64 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 0: { 64: ig_md.psn }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_ctrl_ra_init_tx_epsn:
      - alu_a lo, 0
      dispatch_ctrl_ra_read_cond_inc_tx_epsn:
      - equ lo, phv_lo, -lo
      - add cmplo, lo, lo, 1
      - output mem_lo
  ternary_match tbl_combine_ctrl_step3_calc_next_token_idx 1:
    p4: { name: tbl_combine_ctrl_step3_calc_next_token_idx, hidden: true }
    hit: [  tbl_combine_ctrl_calc_slot_id_from_next_token_idx ]
    miss:  tbl_combine_ctrl_calc_slot_id_from_next_token_idx
    indirect: tbl_combine_ctrl_step3_calc_next_token_idx$tind
  ternary_indirect tbl_combine_ctrl_step3_calc_next_token_idx$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step3_calc_next_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step3_calc_next_token_idx(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000046
      - next_table: 0
      - add W7, W6, W7
    default_action: A2AIngress.combine_ctrl.step3_calc_next_token_idx
  ternary_match tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc 0:
    p4: { name: tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc, hidden: true }
    hit: [  tbl_combine_ctrl_calc_slot_id_from_token_idx_0 ]
    miss:  tbl_combine_ctrl_calc_slot_id_from_token_idx_0
    indirect: tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc$tind
  ternary_indirect tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step3_calc_token_idx_from_tx_loc$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step3_calc_token_idx_from_tx_loc(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003c
      - next_table: 0
      - add W7, W6, W7
    default_action: A2AIngress.combine_ctrl.step3_calc_token_idx_from_tx_loc
  ternary_match tbl_combine_ctrl_step3_calc_token_idx_from_tail 6:
    p4: { name: tbl_combine_ctrl_step3_calc_token_idx_from_tail, hidden: true }
    hit: [  tbl_combine_ctrl_calc_slot_index_from_token_idx ]
    miss:  tbl_combine_ctrl_calc_slot_index_from_token_idx
    indirect: tbl_combine_ctrl_step3_calc_token_idx_from_tail$tind
  ternary_indirect tbl_combine_ctrl_step3_calc_token_idx_from_tail$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_step3_calc_token_idx_from_tail$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.step3_calc_token_idx_from_tail(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000036
      - next_table: 0
      - add W7, W6, W7
    default_action: A2AIngress.combine_ctrl.step3_calc_token_idx_from_tail
stage 6 ingress:
  dependency: match
  hash_action tbl_dispatch_control218 6:
    p4: { name: tbl_dispatch_control218, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control218-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_ctrl_mul_2
      miss:  tbl_dispatch_ctrl_mul_2
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_ctrl_mul_2
        false:  tbl_dispatch_ctrl_mul_2
    next: []
    action_bus: { 96..99 : tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(0..31) }
    stateful: tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control218($DEFAULT, $DEFAULT)
    actions:
      dispatch_control218(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001d
      - next_table: 0
      - set W15(0..31), tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap
      - tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(dispatch_ctrl_ra_read_tx_bitmap, $hash_dist)
    default_action: dispatch_control218
  hash_action tbl_dispatch_control216 7:
    p4: { name: tbl_dispatch_control216, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_id }
      hash 0:
        0..15: ig_md.channel_id(0..15)
        32..38: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control216-gateway
      row: 1
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_ctrl_mul_2
      miss:  tbl_dispatch_ctrl_mul_2
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_ctrl_mul_2
        false:  tbl_dispatch_ctrl_mul_2
    next: []
    stateful: tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control216($DEFAULT, $DEFAULT)
    actions:
      dispatch_control216(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001c
      - next_table: 0
      - tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(dispatch_ctrl_ra_write_tx_bitmap, $hash_dist)
    default_action: dispatch_control216
  stateful tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap:
    p4: { name: A2AIngress.dispatch_ctrl.reg_tx_bitmap, size: 64 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    input_xbar:
      exact group 0: { 64: ig_md.bitmap }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_ctrl_ra_write_tx_bitmap:
      - alu_a lo, phv_lo
      dispatch_ctrl_ra_read_tx_bitmap:
      - output mem_lo
  ternary_match tbl_dispatch_ctrl_mul_2 8:
    p4: { name: tbl_dispatch_ctrl_mul_2, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_psn_2 ]
    miss:  tbl_dispatch_ctrl_set_aeth_psn_2
    indirect: tbl_dispatch_ctrl_mul_2$tind
  ternary_indirect tbl_dispatch_ctrl_mul_2$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001f
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  ternary_match tbl_dispatch_ctrl_set_aeth_psn_2 13:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn_2, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome_2 ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome_2
    indirect: tbl_dispatch_ctrl_set_aeth_psn_2$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn_2$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000022
      - next_table: 0
      - add W9, 4294967295, W6
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  ternary_match tbl_dispatch_ctrl_mul_1 2:
    p4: { name: tbl_dispatch_ctrl_mul_1, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_psn_1 ]
    miss:  tbl_dispatch_ctrl_set_aeth_psn_1
    indirect: tbl_dispatch_ctrl_mul_1$tind
  ternary_indirect tbl_dispatch_ctrl_mul_1$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000016
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  ternary_match tbl_dispatch_ctrl_set_aeth_psn_1 14:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn_1, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome_1 ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome_1
    indirect: tbl_dispatch_ctrl_set_aeth_psn_1$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn_1$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000019
      - next_table: 0
      - add W9, 4294967295, W6
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  ternary_match tbl_dispatch_ctrl_mul_0 3:
    p4: { name: tbl_dispatch_ctrl_mul_0, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_psn_0 ]
    miss:  tbl_dispatch_ctrl_set_aeth_psn_0
    indirect: tbl_dispatch_ctrl_mul_0$tind
  ternary_indirect tbl_dispatch_ctrl_mul_0$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000010
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  ternary_match tbl_dispatch_ctrl_set_aeth_psn_0 15:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn_0, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome_0 ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome_0
    indirect: tbl_dispatch_ctrl_set_aeth_psn_0$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn_0$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 14):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000013
      - next_table: 0
      - add W9, 4294967295, W6
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  ternary_match tbl_combine_ctrl_calc_slot_id_from_next_token_idx 4:
    p4: { name: tbl_combine_ctrl_calc_slot_id_from_next_token_idx, hidden: true }
    hit: [  tbl_combine_ctrl_calc_slot_index_from_next_token_idx ]
    miss:  tbl_combine_ctrl_calc_slot_index_from_next_token_idx
    indirect: tbl_combine_ctrl_calc_slot_id_from_next_token_idx$tind
  ternary_indirect tbl_combine_ctrl_calc_slot_id_from_next_token_idx$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_calc_slot_id_from_next_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.calc_slot_id_from_next_token_idx(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000047
      - next_table: 0
      - and W6, 7, W7
    default_action: A2AIngress.combine_ctrl.calc_slot_id_from_next_token_idx
  ternary_match tbl_combine_ctrl_calc_slot_index_from_next_token_idx 5:
    p4: { name: tbl_combine_ctrl_calc_slot_index_from_next_token_idx, hidden: true }
    hit: [  tbl_combine_ctrl_bitmap_0_do_read ]
    miss:  tbl_combine_ctrl_bitmap_0_do_read
    indirect: tbl_combine_ctrl_calc_slot_index_from_next_token_idx$tind
  ternary_indirect tbl_combine_ctrl_calc_slot_index_from_next_token_idx$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_calc_slot_index_from_next_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.calc_slot_index_from_next_token_idx(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000048
      - next_table: 0
      - shru ig_md.tmp_b, ig_md.tmp_b, 3
    default_action: A2AIngress.combine_ctrl.calc_slot_index_from_next_token_idx
  ternary_match tbl_combine_ctrl_calc_slot_id_from_token_idx_0 0:
    p4: { name: tbl_combine_ctrl_calc_slot_id_from_token_idx_0, hidden: true }
    hit: [  tbl_combine_ctrl_calc_slot_index_from_token_idx_0 ]
    miss:  tbl_combine_ctrl_calc_slot_index_from_token_idx_0
    indirect: tbl_combine_ctrl_calc_slot_id_from_token_idx_0$tind
  ternary_indirect tbl_combine_ctrl_calc_slot_id_from_token_idx_0$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_calc_slot_id_from_token_idx_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.calc_slot_id_from_token_idx(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003d
      - next_table: 0
      - and W6, 7, W7
    default_action: A2AIngress.combine_ctrl.calc_slot_id_from_token_idx
  ternary_match tbl_combine_ctrl_calc_slot_index_from_token_idx_0 1:
    p4: { name: tbl_combine_ctrl_calc_slot_index_from_token_idx_0, hidden: true }
    hit: [  tbl_combine_ctrl_bitmap_0_do_clear_bit ]
    miss:  tbl_combine_ctrl_bitmap_0_do_clear_bit
    indirect: tbl_combine_ctrl_calc_slot_index_from_token_idx_0$tind
  ternary_indirect tbl_combine_ctrl_calc_slot_index_from_token_idx_0$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_calc_slot_index_from_token_idx_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.calc_slot_index_from_token_idx(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003e
      - next_table: 0
      - shru ig_md.tmp_b, ig_md.tmp_b, 3
    default_action: A2AIngress.combine_ctrl.calc_slot_index_from_token_idx
  ternary_match tbl_combine_ctrl_calc_slot_index_from_token_idx 9:
    p4: { name: tbl_combine_ctrl_calc_slot_index_from_token_idx, hidden: true }
    hit: [  tbl_combine_ctrl_bitmap_0_do_write ]
    miss:  tbl_combine_ctrl_bitmap_0_do_write
    indirect: tbl_combine_ctrl_calc_slot_index_from_token_idx$tind
  ternary_indirect tbl_combine_ctrl_calc_slot_index_from_token_idx$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_ctrl_calc_slot_index_from_token_idx$tind(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.calc_slot_index_from_token_idx(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000037
      - next_table: 0
      - shru ig_md.tmp_b, ig_md.tmp_b, 3
    default_action: A2AIngress.combine_ctrl.calc_slot_index_from_token_idx
stage 7 ingress:
  dependency: match
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome_2 1:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome_2, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn_2 ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn_2
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome_2$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome_2$tind:
    row: 2
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 100..103 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000020
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W4, $constant0, W4
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome_1 2:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome_1, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn_1 ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn_1
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome_1$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome_1$tind:
    row: 1
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 104..107 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000017
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W4, $constant0, W4
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome_0 3:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome_0, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn_0 ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn_0
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome_0$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome_0$tind:
    row: 1
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 108..111 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000011
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 96 }
      - add W4, $constant0, W4
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  hash_action tbl_combine_ctrl_bitmap_0_do_read 7:
    p4: { name: tbl_combine_ctrl_bitmap_0_do_read, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tmp_b }
      hash 0:
        0..15: ig_md.tmp_b(0..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-87
      input_xbar:
        exact group 1: { 0: ig_md.tmp_a }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x5801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.tmp_a(0..7), 8: ig_md.tmp_a(8..15), 16: ig_md.tmp_a(16..23), 24: ig_md.tmp_a(24..31) }
      0x00000000:
        next:  tbl_combine_control483
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.tmp_a == 0)"
        true:  tbl_combine_control483
        false:  tbl_combine_control483
    next:  tbl_combine_control483
    action_bus: { 96..99 : tbl_combine_ctrl_bitmap_0_do_read$salu.A2AIngress.combine_ctrl.bitmap_0_reg(0..31) }
    stateful: tbl_combine_ctrl_bitmap_0_do_read$salu.A2AIngress.combine_ctrl.bitmap_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_bitmap_0_do_read(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.bitmap_0_do_read(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000049
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_bitmap_0_do_read$salu.A2AIngress.combine_ctrl.bitmap_0_reg
      - tbl_combine_ctrl_bitmap_0_do_read$salu.A2AIngress.combine_ctrl.bitmap_0_reg(combine_ctrl_bitmap_0_ra_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.bitmap_0_do_read
  stateful tbl_combine_ctrl_bitmap_0_do_read$salu.A2AIngress.combine_ctrl.bitmap_0_reg:
    p4: { name: A2AIngress.combine_ctrl.bitmap_0_reg, size: 512 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 0: { 64: ig_md.tmp_c }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_bitmap_0_ra_write:
      - alu_a lo, phv_lo
      combine_ctrl_bitmap_0_ra_clear_bit:
      - xor lo, lo, phv_lo
      - output alu_lo
      combine_ctrl_bitmap_0_ra_read:
      - output mem_lo
  hash_action tbl_combine_ctrl_bitmap_0_do_clear_bit 0:
    p4: { name: tbl_combine_ctrl_bitmap_0_do_clear_bit, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tmp_b }
      hash 0:
        0..15: ig_md.tmp_b(0..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-81
      input_xbar:
        exact group 1: { 0: ig_md.tmp_a }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.tmp_a(0..7), 8: ig_md.tmp_a(8..15), 16: ig_md.tmp_a(16..23), 24: ig_md.tmp_a(24..31) }
      0x00000000:
        next:  tbl_combine_ctrl_queue_head_0_do_cond_inc
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.tmp_a == 0)"
        true:  tbl_combine_ctrl_queue_head_0_do_cond_inc
        false:  tbl_combine_ctrl_queue_head_0_do_cond_inc
    next:  tbl_combine_ctrl_queue_head_0_do_cond_inc
    action_bus: { 96..99 : tbl_combine_ctrl_bitmap_0_do_read$salu.A2AIngress.combine_ctrl.bitmap_0_reg(0..31) }
    stateful: tbl_combine_ctrl_bitmap_0_do_read$salu.A2AIngress.combine_ctrl.bitmap_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_bitmap_0_do_clear_bit(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.bitmap_0_do_clear_bit(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000040
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_bitmap_0_do_read$salu.A2AIngress.combine_ctrl.bitmap_0_reg
      - tbl_combine_ctrl_bitmap_0_do_read$salu.A2AIngress.combine_ctrl.bitmap_0_reg(combine_ctrl_bitmap_0_ra_clear_bit, $hash_dist)
    default_action: A2AIngress.combine_ctrl.bitmap_0_do_clear_bit
  hash_action tbl_combine_ctrl_bitmap_0_do_write 8:
    p4: { name: tbl_combine_ctrl_bitmap_0_do_write, hidden: true }
    row: 2
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tmp_b }
      hash 0:
        0..15: ig_md.tmp_b(0..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_bitmap_0_do_write-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  tbl_a2a_ingress_control123
      miss:  tbl_a2a_ingress_control123
      condition: 
        expression: "true(always hit)"
        true:  tbl_a2a_ingress_control123
        false:  tbl_a2a_ingress_control123
    next: []
    stateful: tbl_combine_ctrl_bitmap_0_do_read$salu.A2AIngress.combine_ctrl.bitmap_0_reg(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_bitmap_0_do_write($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.bitmap_0_do_write(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000039
      - next_table: 0
      - tbl_combine_ctrl_bitmap_0_do_read$salu.A2AIngress.combine_ctrl.bitmap_0_reg(combine_ctrl_bitmap_0_ra_write, $hash_dist)
    default_action: A2AIngress.combine_ctrl.bitmap_0_do_write
stage 8 ingress:
  dependency: match
  ternary_match tbl_dispatch_ctrl_set_aeth_msn_2 3:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn_2, hidden: true }
    hit: [  tbl_a2a_ingress_control123 ]
    miss:  tbl_a2a_ingress_control123
    indirect: tbl_dispatch_ctrl_set_aeth_msn_2$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn_2$tind:
    row: 6
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000021
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  ternary_match tbl_dispatch_ctrl_set_aeth_msn_1 4:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn_1, hidden: true }
    hit: [  tbl_a2a_ingress_control123 ]
    miss:  tbl_a2a_ingress_control123
    indirect: tbl_dispatch_ctrl_set_aeth_msn_1$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn_1$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000018
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  ternary_match tbl_dispatch_ctrl_set_aeth_msn_0 5:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn_0, hidden: true }
    hit: [  tbl_a2a_ingress_control123 ]
    miss:  tbl_a2a_ingress_control123
    indirect: tbl_dispatch_ctrl_set_aeth_msn_0$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn_0$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000012
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  ternary_match tbl_combine_control483 6:
    p4: { name: tbl_combine_control483, hidden: true }
    gateway:
      name: cond-88
      input_xbar:
        exact group 3: { 0: ig_md.tmp_c }
      row: 3
      bus: 0
      unit: 0
      match: { 0: ig_md.tmp_c(0..7), 8: ig_md.tmp_c(8..15), 16: ig_md.tmp_c(16..23), 24: ig_md.tmp_c(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_a2a_ingress_control123
      condition: 
        expression: "(ig_md.tmp_c != 0)"
        true:  tbl_a2a_ingress_control123
        false:  tbl_combine_control483
    hit: [  tbl_combine_ctrl_queue_head_0_do_inc ]
    miss:  tbl_combine_ctrl_queue_head_0_do_inc
    indirect: tbl_combine_control483$tind
  ternary_indirect tbl_combine_control483$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control483$tind(action, $DEFAULT)
    actions:
      combine_control483(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004a
      - next_table: 0
      - set hdr.payload.data00, ig_md.tx_offset_val
      - set ig_intr_md_for_tm.mcast_grp_b, 200
    default_action: combine_control483
  hash_action tbl_combine_ctrl_queue_head_0_do_inc 7:
    p4: { name: tbl_combine_ctrl_queue_head_0_do_inc, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      1: { hash: 1, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 1: { 0: ig_md.channel_class.0-15, 16: ig_md.channel_class.16-31 }
      hash 2:
        16..31: ig_md.channel_class.0-15
        39..45: ig_md.channel_class.16-31(0..6)
      hash group 1:
        table: [2]
        seed: 0x0
    gateway:
      name: cond-89
      input_xbar:
        exact group 3: { 32: ig_md.root_rank_id }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.root_rank_id(0..7), 8: ig_md.root_rank_id(8..15), 16: ig_md.root_rank_id(16..23), 24: ig_md.root_rank_id(24..31) }
      0x00000000:
        next:  tbl_a2a_ingress_control123
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.root_rank_id == 0)"
        true:  tbl_a2a_ingress_control123
        false:  tbl_a2a_ingress_control123
    next:  tbl_a2a_ingress_control123
    stateful: tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_head_0_do_inc(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_head_0_do_inc(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004b
      - next_table: 0
      - tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(combine_ctrl_queue_head_0_ra_inc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_head_0_do_inc
  stateful tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg:
    p4: { name: A2AIngress.combine_ctrl.queue_head_0_reg, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 1: { 64: ig_md.tx_loc_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_queue_head_0_ra_cond_inc:
      - equ lo, lo, -phv_lo
      - equ hi, lo, -63
      - alu_a (cmphi & cmplo), lo, 0
      - add (!cmphi & cmplo), lo, lo, 1
      - output mem_lo
      combine_ctrl_queue_head_0_ra_inc:
      - equ lo, lo, -63
      - alu_a cmplo, lo, 0
      - add !cmplo, lo, lo, 1
  hash_action tbl_combine_ctrl_queue_head_0_do_cond_inc 1:
    p4: { name: tbl_combine_ctrl_queue_head_0_do_cond_inc, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 1, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 1: { 0: ig_md.channel_class.0-15, 16: ig_md.channel_class.16-31 }
      hash 2:
        16..31: ig_md.channel_class.0-15
        39..45: ig_md.channel_class.16-31(0..6)
      hash group 1:
        table: [2]
        seed: 0x0
    gateway:
      name: cond-82
      input_xbar:
        exact group 2: { 0: ig_md.ing_rank_id }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.ing_rank_id(0..7), 8: ig_md.ing_rank_id(8..15), 16: ig_md.ing_rank_id(16..23), 24: ig_md.ing_rank_id(24..31) }
      0x00000000:
        next:  tbl_combine_control452
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.ing_rank_id == 0)"
        true:  tbl_combine_control452
        false:  tbl_combine_control452
    next:  tbl_combine_control452
    action_bus: { 104..107 : tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_head_0_do_cond_inc(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_head_0_do_cond_inc(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000041
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg
      - tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(combine_ctrl_queue_head_0_ra_cond_inc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_head_0_do_cond_inc
stage 9 ingress:
  dependency: match
  ternary_match tbl_combine_control452 6:
    p4: { name: tbl_combine_control452, hidden: true }
    gateway:
      name: cond-83
      input_xbar:
        exact group 1: { 32: ig_md.tx_loc_val, 64: ig_md.tmp_c }
      row: 2
      bus: 0
      unit: 0
      match: { 0: ig_md.tmp_c(0..7), 8: ig_md.tmp_c(8..15), 16: ig_md.tmp_c(16..23), 24: ig_md.tmp_c(24..31) }
      xor: { 0: ig_md.tx_loc_val(0..7), 8: ig_md.tx_loc_val(8..15), 16: ig_md.tx_loc_val(16..23), 24: ig_md.tx_loc_val(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_a2a_ingress_control123
      condition: 
        expression: "(ig_md.tmp_c != ig_md.tx_loc_val)"
        true:  tbl_a2a_ingress_control123
        false:  tbl_combine_control452
    hit: [  tbl_a2a_ingress_control123 ]
    miss:  tbl_a2a_ingress_control123
    indirect: tbl_combine_control452$tind
  ternary_indirect tbl_combine_control452$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control452$tind(action, $DEFAULT)
    actions:
      combine_control452(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000042
      - next_table: 0
      - set ig_intr_md_for_tm.mcast_grp_b, 200
    default_action: combine_control452
  ternary_match tbl_a2a_ingress_control123 7:
    p4: { name: tbl_a2a_ingress_control123, hidden: true }
    hit: [  tbl_a2a_ingress_control139 ]
    miss:  tbl_a2a_ingress_control139
    indirect: tbl_a2a_ingress_control123$tind
  ternary_indirect tbl_a2a_ingress_control123$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control123$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control123(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004c
      - next_table: 0
      - set hdr.bridge.$valid, 1
      - set hdr.bridge.root_rank_id(0..15), ig_md.root_rank_id(0..15)
    default_action: a2a_ingress_control123
  ternary_match tbl_a2a_ingress_control139 8:
    p4: { name: tbl_a2a_ingress_control139, hidden: true }
    hit: [  tbl_a2a_ingress_control137 ]
    miss:  tbl_a2a_ingress_control137
    indirect: tbl_a2a_ingress_control139$tind
  ternary_indirect tbl_a2a_ingress_control139$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control139$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control139(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004e
      - next_table: 0
      - set hdr.bridge.next_token_addr.0-31, ig_md.next_token_addr.0-31
      - set ig_intr_md_for_dprsr.mirror_type, 0
    default_action: a2a_ingress_control139
stage 10 ingress:
  dependency: action
  ternary_match tbl_a2a_ingress_control137 4:
    p4: { name: tbl_a2a_ingress_control137, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_a2a_ingress_control137$tind
  ternary_indirect tbl_a2a_ingress_control137$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control137$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control137(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004d
      - next_table: 0
      - set hdr.bridge.root_rank_id(16..31), ig_md.root_rank_id(16..31)
      - set hdr.bridge.next_token_addr.32-63, ig_md.next_token_addr.32-63
    default_action: a2a_ingress_control137
stage 0 egress:
  ternary_match tbl_a2a_egress_control30 2:
    p4: { name: tbl_a2a_egress_control30, hidden: true }
    hit: [  dispatch_egress_dispatch_rank_info ]
    miss:  dispatch_egress_dispatch_rank_info
    indirect: tbl_a2a_egress_control30$tind
  ternary_indirect tbl_a2a_egress_control30$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_a2a_egress_control30$tind(action, $DEFAULT)
    actions:
      a2a_egress_control30(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004f
      - next_table: 0
      - set eg_md.egress_rid(0..15), eg_intr_md.egress_rid
    default_action: a2a_egress_control30
  exact_match dispatch_egress_dispatch_rank_info 3:
    p4: { name: A2AEgress.dispatch_egress.dispatch_rank_info, size: 1024 }
    p4_param_order: 
      hdr.bridge.channel_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.channel_id" }
      eg_intr_md.egress_port: { type: exact, size: 9, full_size: 9 }
    row: 7
    bus: 0
    column: [ 2, 3, 4, 6 ]
    stash: 
      row: [ 7 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 1, index: 0..9, select: 40..51 & 0x0, rams: [[7, 2]] }
      - { group: 1, index: 10..19, select: 40..51 & 0x0, rams: [[7, 3]] }
      - { group: 1, index: 20..29, select: 40..51 & 0x0, rams: [[7, 4]] }
      - { group: 1, index: 30..39, select: 40..51 & 0x0, rams: [[7, 6]] }
    input_xbar:
      exact group 1: { 0: hdr.bridge.channel_id, 32: eg_intr_md.egress_port }
      hash 2:
        0: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        1..8: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..7)
        9: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
        11: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        12..19: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..7)
        10: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
        22: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        23..29: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..6)
        20: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(7)
        21: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
        33: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        34..39: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..5)
        30..31: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(6..7)
        32: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
      hash group 1:
        table: [2]
        seed: 0xdc0a759f1
    format: { action(0): 0..1, immediate(0): 2..33, version(0): 112..115, match(0): [ 65..71, 40..63 ] }
    match: [ hdr.bridge.channel_id(1..7), hdr.bridge.channel_id(8..15), hdr.bridge.channel_id(16..23), hdr.bridge.channel_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    gateway:
      name: cond-90
      input_xbar:
        exact group 0: { 115: hdr.bridge.conn_phase }
      row: 4
      bus: 0
      unit: 0
      match: { 3: hdr.bridge.conn_phase }
      0x0:
        run_table: true
      miss:
        next:  cond-112
      condition: 
        expression: "(hdr.bridge.conn_phase == 0)"
        true:  dispatch_egress_dispatch_rank_info
        false:  cond-112
    hit: [  tbl_dispatch_egress_set_ack_egress ]
    miss:  tbl_dispatch_egress_set_ack_egress
    action_bus: { 34..35 : immediate(16..31), 112..115 : immediate(0..31) }
    instruction: dispatch_egress_dispatch_rank_info(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.get_rank_id(1, 2):
      - p4_param_order: { rank_id: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000050
      - next_table: 0
      - { rank_id.0-15: immediate(0..15), rank_id.16-31: immediate(16..31) }
      - set eg_md.eg_rank_id.0-15, rank_id.0-15
      - set eg_md.eg_rank_id.16-31, rank_id.16-31
      NoAction(2, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000051
      - next_table: 0
      - {  }
    default_action: NoAction
  gateway cond-112 4:
    name: cond-112
    input_xbar:
      exact group 0: { 115: hdr.bridge.conn_phase }
    row: 3
    bus: 1
    unit: 1
    match: { 3: hdr.bridge.conn_phase }
    0x1:
      next:  cond-113
    miss:
      next:  END
    condition: 
      expression: "(hdr.bridge.conn_phase == 1)"
      true:  cond-113
      false:  END
  gateway cond-113 5:
    name: cond-113
    input_xbar:
      exact group 0: { 112: hdr.bridge.conn_semantics }
    row: 3
    bus: 0
    unit: 0
    match: { 0: hdr.bridge.conn_semantics }
    0x1:
      next:  tbl_combine_control622
    miss:
      next:  tbl_combine_control694
    condition: 
      expression: "(hdr.bridge.conn_semantics == 1)"
      true:  tbl_combine_control622
      false:  tbl_combine_control694
  ternary_match tbl_combine_control622 6:
    p4: { name: tbl_combine_control622, hidden: true }
    gateway:
      name: cond-114
      input_xbar:
        exact group 1: { 32: eg_intr_md.egress_port }
      row: 2
      bus: 1
      unit: 1
      match: { 0: eg_intr_md.egress_port(0..7), 8: eg_intr_md.egress_port(8) }
      0x0c0:
        run_table: true
      miss:
        next:  tbl_combine_control629
      condition: 
        expression: "(eg_intr_md.egress_port == 192)"
        true:  tbl_combine_control622
        false:  tbl_combine_control629
    hit: [  tbl_combine_egress_set_write_first_len ]
    miss:  tbl_combine_egress_set_write_first_len
    indirect: tbl_combine_control622$tind
  ternary_indirect tbl_combine_control622$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control622$tind(action, $DEFAULT)
    actions:
      combine_control622(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007f
      - next_table: 0
      - set hdr.aeth.$valid, 0
    default_action: combine_control622
  ternary_match tbl_combine_control629 7:
    p4: { name: tbl_combine_control629, hidden: true }
    gateway:
      name: cond-116
      input_xbar:
        exact group 0: { 116: hdr.bridge.is_loopback }
      row: 2
      bus: 0
      unit: 0
      match: { 4: hdr.bridge.is_loopback }
      0x1:
        next:  tbl_combine_control626
      miss:
        run_table: true
      condition: 
        expression: "((bool)hdr.bridge.is_loopback)"
        true:  tbl_combine_control626
        false:  tbl_combine_control629
    hit: [  combine_egress_tbl_buffer_idx ]
    miss:  combine_egress_tbl_buffer_idx
    indirect: tbl_combine_control629$tind
  ternary_indirect tbl_combine_control629$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control629$tind(action, $DEFAULT)
    actions:
      combine_control629(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000081
      - next_table: 0
      - set eg_md.tmp_b, hdr.bridge.tx_offset_val
    default_action: combine_control629
  ternary_match tbl_combine_egress_set_write_first_len 14:
    p4: { name: tbl_combine_egress_set_write_first_len, hidden: true }
    hit: [  combine_egress_tbl_rx_info ]
    miss:  combine_egress_tbl_rx_info
    indirect: tbl_combine_egress_set_write_first_len$tind
  ternary_indirect tbl_combine_egress_set_write_first_len$tind:
    row: 0
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 116..119 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_first_len$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_first_len(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007e
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1064 }
      - set hdr.ipv4.total_len, 1084
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_first_len
  exact_match combine_egress_tbl_rx_info 15:
    p4: { name: A2AEgress.combine_egress.tbl_rx_info, size: 128 }
    p4_param_order: 
      hdr.bridge.channel_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.channel_id" }
      hdr.bridge.root_rank_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.root_rank_id" }
    row: 6
    bus: 0
    column: [ 2, 3, 4, 6 ]
    stash: 
      row: [ 6 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 2, index: 0..9, select: 40..51 & 0x0, rams: [[6, 2]] }
      - { group: 2, index: 10..19, select: 40..51 & 0x0, rams: [[6, 3]] }
      - { group: 2, index: 20..29, select: 40..51 & 0x0, rams: [[6, 4]] }
      - { group: 2, index: 30..39, select: 40..51 & 0x0, rams: [[6, 6]] }
    input_xbar:
      exact group 2: { 0: hdr.bridge.root_rank_id, 32: hdr.bridge.channel_id }
      hash 4:
        0..7: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(0..7)
        8..9: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(8..9)
        11..18: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(0..7)
        19: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(8)
        10: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(9)
        22..29: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(0..7)
        20..21: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(8..9)
        33..39: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(0..6)
        30: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(7)
        31..32: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(8..9)
      hash group 2:
        table: [4]
        seed: 0x1dd6fc8f6b
    format: { action(0): 0..0, immediate(0): 1..16, version(0): 112..115, match(0): [ 82..87, 32..79 ] }
    match: [ hdr.bridge.root_rank_id(10..15), hdr.bridge.root_rank_id(16..23), hdr.bridge.root_rank_id(24..31), hdr.bridge.channel_id(0..7), hdr.bridge.channel_id(8..15), hdr.bridge.channel_id(16..23), hdr.bridge.channel_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    hit: [  tbl_combine_control619 ]
    miss:  tbl_combine_control619
    action_bus: { 32..33 : immediate(0..15) }
    action: combine_egress_tbl_rx_info$action_data($DIRECT, $DEFAULT)
    instruction: combine_egress_tbl_rx_info(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_rx_info(0, 10):
      - p4_param_order: { dst_mac: 48, dst_ip: 32, dst_qp: 32, rkey: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x2000007c
      - next_table: 0
      - { dst_mac_2.0-31: $adf_f0(0..31), dst_mac.0-31: dst_mac_2.0-31, dst_ip_2: $adf_f1(0..31), dst_ip: dst_ip_2, rkey_3: $adf_f2(0..31), rkey: rkey_3, dst_qp_3: $adf_f3(0..31), dst_qp: dst_qp_3, dst_mac_2.32-47: immediate(0..15), dst_mac.32-47: dst_mac_2.32-47 }
      - set hdr.eth.dst_addr.0-31, dst_mac.0-31
      - set hdr.eth.dst_addr.32-47, dst_mac.32-47
      - set hdr.ipv4.dst_addr, dst_ip
      - set hdr.bth.dst_qp, dst_qp
      - set hdr.reth.rkey, rkey
      NoAction(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x2000007d
      - next_table: 0
      - {  }
    default_action: NoAction
  action combine_egress_tbl_rx_info$action_data:
    p4: { name: A2AEgress.combine_egress.tbl_rx_info$action }
    row: 11
    logical_bus: A
    column: [ 0, 1, 2, 3 ]
    vpns: [ 0, 1, 2, 3 ]
    home_row:
    - 11
    format A2AEgress.combine_egress.set_rx_info: { $adf_f0: 0..31, $adf_f1: 32..63, $adf_f2: 64..95, $adf_f3: 96..127 }
    action_bus: { 120..123 : $adf_f2, 124..127 : $adf_f3, 80..83 : $adf_f0, 84..87 : $adf_f1 }
  ternary_match tbl_dispatch_egress_set_ack_egress 8:
    p4: { name: tbl_dispatch_egress_set_ack_egress, hidden: true }
    gateway:
      name: cond-91
      input_xbar:
        exact group 0: { 112: hdr.bridge.conn_semantics }
      row: 1
      bus: 1
      unit: 1
      match: { 0: hdr.bridge.conn_semantics }
      0x0:
        run_table: true
      miss:
        next:  cond-92
      condition: 
        expression: "(hdr.bridge.conn_semantics == 0)"
        true:  tbl_dispatch_egress_set_ack_egress
        false:  cond-92
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_egress_set_ack_egress$tind
  ternary_indirect tbl_dispatch_egress_set_ack_egress$tind:
    row: 2
    bus: 0
    format: { action: 0..0, immediate: 1..25 }
    action_bus: { 72..73 : immediate(0..15), 74..75 : immediate(16..24) }
    instruction: tbl_dispatch_egress_set_ack_egress$tind(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.set_ack_egress(1, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000052
      - next_table: 0
      - { $data0: immediate(6..8), $constant0: $data0(0..0), $constant0: 0, $constant1: $data0(2..2), $constant1: 0, $mask0: immediate(22..24), $constant2: $mask0(0..0), $constant2: 1, $constant3: $mask0(2..2), $constant3: 1 }
      - set hdr.bth.opcode, 17
      - set hdr.ipv4.total_len, 48
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - bitmasked-set H20, $data0, H20
      - set W31(0..31), 1835008
      - deposit-field W34(0..31), W34(16), W34
    default_action: A2AEgress.dispatch_egress.set_ack_egress
  gateway cond-92 9:
    name: cond-92
    input_xbar:
      exact group 0: { 112: hdr.bridge.conn_semantics }
    row: 1
    bus: 0
    unit: 0
    match: { 0: hdr.bridge.conn_semantics }
    0x1:
      next:  tbl_dispatch_egress_set_ack_egress_0
    miss:
      next:  END
    condition: 
      expression: "(hdr.bridge.conn_semantics == 1)"
      true:  tbl_dispatch_egress_set_ack_egress_0
      false:  END
  ternary_match tbl_dispatch_egress_set_ack_egress_0 10:
    p4: { name: tbl_dispatch_egress_set_ack_egress_0, hidden: true }
    gateway:
      name: cond-93
      input_xbar:
        exact group 1: { 48: eg_md.cmp(16..31), 64: eg_md.cmp(0..15) }
      row: 0
      bus: 1
      unit: 1
      match: { 0: eg_md.cmp(0..7), 8: eg_md.cmp(8..15), 16: eg_md.cmp(16..23), 24: eg_md.cmp(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_dispatch_control621
      condition: 
        expression: "(eg_md.cmp == 0)"
        true:  tbl_dispatch_egress_set_ack_egress_0
        false:  tbl_dispatch_control621
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_egress_set_ack_egress_0$tind
  ternary_indirect tbl_dispatch_egress_set_ack_egress_0$tind:
    row: 1
    bus: 1
    format: { action: 0..0, immediate: 1..25 }
    action_bus: { 76..77 : immediate(0..15), 78..79 : immediate(16..24) }
    instruction: tbl_dispatch_egress_set_ack_egress_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.set_ack_egress(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000053
      - next_table: 0
      - { $data0: immediate(6..8), $constant0: $data0(0..0), $constant0: 0, $constant1: $data0(2..2), $constant1: 0, $mask0: immediate(22..24), $constant2: $mask0(0..0), $constant2: 1, $constant3: $mask0(2..2), $constant3: 1 }
      - set hdr.bth.opcode, 17
      - set hdr.ipv4.total_len, 48
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - bitmasked-set H20, $data0, H20
      - set W31(0..31), 1835008
      - deposit-field W34(0..31), W34(16), W34
    default_action: A2AEgress.dispatch_egress.set_ack_egress
  ternary_match tbl_dispatch_control621 11:
    p4: { name: tbl_dispatch_control621, hidden: true }
    gateway:
      name: cond-94
      input_xbar:
        exact group 1: { 48: eg_md.cmp(16..31), 64: eg_md.cmp(0..15) }
      row: 0
      bus: 0
      unit: 0
      match: { 0: eg_md.cmp(0..7), 8: eg_md.cmp(8..15), 16: eg_md.cmp(16..23), 24: eg_md.cmp(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_dispatch_control624
      condition: 
        expression: "(eg_md.cmp == 0)"
        true:  tbl_dispatch_control621
        false:  tbl_dispatch_control624
    hit: [  cond-103 ]
    miss:  cond-103
    indirect: tbl_dispatch_control621$tind
  ternary_indirect tbl_dispatch_control621$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control621$tind(action, $DEFAULT)
    actions:
      dispatch_control621(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000078
      - next_table: 0
      - set hdr.aeth.$valid, 0
    default_action: dispatch_control621
  ternary_match tbl_dispatch_control624 13:
    p4: { name: tbl_dispatch_control624, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_control624$tind
  ternary_indirect tbl_dispatch_control624$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control624$tind(action, $DEFAULT)
    actions:
      dispatch_control624(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000079
      - next_table: 0
      - set eg_intr_md_for_dprsr.drop_ctl, 1
    default_action: dispatch_control624
  gateway cond-103 12:
    name: cond-103
    input_xbar:
      exact group 1: { 86: hdr.reth.$valid, 88: hdr.bth.opcode }
    row: 7
    bus: 0
    unit: 0
    match: { 14: hdr.reth.$valid, 0: hdr.bth.opcode }
    0b1******00000110:
      next:  tbl_dispatch_control345
    0b1******00001010:
      next:  tbl_dispatch_control345
    miss:
      next:  dispatch_egress_dispatch_rx_info
    condition: 
      expression: "(hdr.reth.$valid == 1 && (hdr.bth.opcode == 6 || hdr.bth.opcode == 10))"
      true:  tbl_dispatch_control345
      false:  dispatch_egress_dispatch_rx_info
stage 1 egress:
  dependency: match
  ternary_match tbl_combine_control626 5:
    p4: { name: tbl_combine_control626, hidden: true }
    hit: [  combine_egress_tbl_buffer_idx ]
    miss:  combine_egress_tbl_buffer_idx
    indirect: tbl_combine_control626$tind
  ternary_indirect tbl_combine_control626$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control626$tind(action, $DEFAULT)
    actions:
      combine_control626(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000080
      - next_table: 0
      - set eg_md.tmp_b, eg_md.egress_rid
    default_action: combine_control626
  ternary_match tbl_dispatch_control345 6:
    p4: { name: tbl_dispatch_control345, hidden: true }
    gateway:
      name: cond-104
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id.0-15, 32: eg_md.eg_rank_id.16-31 }
      row: 3
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_0
      condition: 
        expression: "(eg_md.eg_rank_id == 0)"
        true:  tbl_dispatch_control345
        false:  tbl_dispatch_control345_0
    hit: [  tbl_dispatch_control347 ]
    miss:  tbl_dispatch_control347
    indirect: tbl_dispatch_control345$tind
  ternary_indirect tbl_dispatch_control345$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345$tind(action, $DEFAULT)
    actions:
      dispatch_control345(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005f
      - next_table: 0
      - set dispatch_egress_addr_slot_0_add_val.16-31, 0
      - set W19(16..31), 1024
    default_action: dispatch_control345
  ternary_match tbl_dispatch_control345_0 7:
    p4: { name: tbl_dispatch_control345_0, hidden: true }
    gateway:
      name: cond-105
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id.0-15, 32: eg_md.eg_rank_id.16-31 }
      row: 3
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000001:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_1
      condition: 
        expression: "(eg_md.eg_rank_id == 1)"
        true:  tbl_dispatch_control345_0
        false:  tbl_dispatch_control345_1
    hit: [  tbl_dispatch_control347_0 ]
    miss:  tbl_dispatch_control347_0
    indirect: tbl_dispatch_control345_0$tind
  ternary_indirect tbl_dispatch_control345_0$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_0$tind(action, $DEFAULT)
    actions:
      dispatch_control345_0(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000062
      - next_table: 0
      - set dispatch_egress_addr_slot_1_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_1_add_val.16-31, 0
    default_action: dispatch_control345_0
  ternary_match tbl_dispatch_control345_1 8:
    p4: { name: tbl_dispatch_control345_1, hidden: true }
    gateway:
      name: cond-106
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id.0-15, 32: eg_md.eg_rank_id.16-31 }
      row: 2
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000002:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_2
      condition: 
        expression: "(eg_md.eg_rank_id == 2)"
        true:  tbl_dispatch_control345_1
        false:  tbl_dispatch_control345_2
    hit: [  tbl_dispatch_control347_1 ]
    miss:  tbl_dispatch_control347_1
    indirect: tbl_dispatch_control345_1$tind
  ternary_indirect tbl_dispatch_control345_1$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_1$tind(action, $DEFAULT)
    actions:
      dispatch_control345_1(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000065
      - next_table: 0
      - set dispatch_egress_addr_slot_2_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_2_add_val.16-31, 0
    default_action: dispatch_control345_1
  ternary_match tbl_dispatch_control345_2 9:
    p4: { name: tbl_dispatch_control345_2, hidden: true }
    gateway:
      name: cond-107
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id.0-15, 32: eg_md.eg_rank_id.16-31 }
      row: 2
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000003:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_3
      condition: 
        expression: "(eg_md.eg_rank_id == 3)"
        true:  tbl_dispatch_control345_2
        false:  tbl_dispatch_control345_3
    hit: [  tbl_dispatch_control347_2 ]
    miss:  tbl_dispatch_control347_2
    indirect: tbl_dispatch_control345_2$tind
  ternary_indirect tbl_dispatch_control345_2$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_2$tind(action, $DEFAULT)
    actions:
      dispatch_control345_2(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000068
      - next_table: 0
      - set dispatch_egress_addr_slot_3_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_3_add_val.16-31, 0
    default_action: dispatch_control345_2
  ternary_match tbl_dispatch_control345_3 10:
    p4: { name: tbl_dispatch_control345_3, hidden: true }
    gateway:
      name: cond-108
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id.0-15, 32: eg_md.eg_rank_id.16-31 }
      row: 1
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000004:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_4
      condition: 
        expression: "(eg_md.eg_rank_id == 4)"
        true:  tbl_dispatch_control345_3
        false:  tbl_dispatch_control345_4
    hit: [  tbl_dispatch_control347_3 ]
    miss:  tbl_dispatch_control347_3
    indirect: tbl_dispatch_control345_3$tind
  ternary_indirect tbl_dispatch_control345_3$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_3$tind(action, $DEFAULT)
    actions:
      dispatch_control345_3(1, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006b
      - next_table: 0
      - set dispatch_egress_addr_slot_4_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_4_add_val.16-31, 0
    default_action: dispatch_control345_3
  ternary_match tbl_dispatch_control345_4 11:
    p4: { name: tbl_dispatch_control345_4, hidden: true }
    gateway:
      name: cond-109
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id.0-15, 32: eg_md.eg_rank_id.16-31 }
      row: 1
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000005:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_5
      condition: 
        expression: "(eg_md.eg_rank_id == 5)"
        true:  tbl_dispatch_control345_4
        false:  tbl_dispatch_control345_5
    hit: [  tbl_dispatch_control347_4 ]
    miss:  tbl_dispatch_control347_4
    indirect: tbl_dispatch_control345_4$tind
  ternary_indirect tbl_dispatch_control345_4$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_4$tind(action, $DEFAULT)
    actions:
      dispatch_control345_4(1, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006e
      - next_table: 0
      - set dispatch_egress_addr_slot_5_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_5_add_val.16-31, 0
    default_action: dispatch_control345_4
  ternary_match tbl_dispatch_control345_5 12:
    p4: { name: tbl_dispatch_control345_5, hidden: true }
    gateway:
      name: cond-110
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id.0-15, 32: eg_md.eg_rank_id.16-31 }
      row: 0
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000006:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_6
      condition: 
        expression: "(eg_md.eg_rank_id == 6)"
        true:  tbl_dispatch_control345_5
        false:  tbl_dispatch_control345_6
    hit: [  tbl_dispatch_control347_5 ]
    miss:  tbl_dispatch_control347_5
    indirect: tbl_dispatch_control345_5$tind
  ternary_indirect tbl_dispatch_control345_5$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_5$tind(action, $DEFAULT)
    actions:
      dispatch_control345_5(1, 14):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000071
      - next_table: 0
      - set dispatch_egress_addr_slot_6_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_6_add_val.16-31, 0
    default_action: dispatch_control345_5
  ternary_match tbl_dispatch_control345_6 13:
    p4: { name: tbl_dispatch_control345_6, hidden: true }
    gateway:
      name: cond-111
      input_xbar:
        exact group 0: { 16: eg_md.eg_rank_id.0-15, 32: eg_md.eg_rank_id.16-31 }
      row: 0
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000007:
        run_table: true
      miss:
        next:  tbl_dispatch_control618
      condition: 
        expression: "(eg_md.eg_rank_id == 7)"
        true:  tbl_dispatch_control345_6
        false:  tbl_dispatch_control618
    hit: [  tbl_dispatch_control347_6 ]
    miss:  tbl_dispatch_control347_6
    indirect: tbl_dispatch_control345_6$tind
  ternary_indirect tbl_dispatch_control345_6$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_6$tind(action, $DEFAULT)
    actions:
      dispatch_control345_6(1, 16):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000074
      - next_table: 0
      - set dispatch_egress_addr_slot_7_add_val.0-15, 1024
      - set dispatch_egress_addr_slot_7_add_val.16-31, 0
    default_action: dispatch_control345_6
  hash_action tbl_dispatch_control347_6 14:
    p4: { name: tbl_dispatch_control347_6, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 48: hdr.bridge.channel_id(16..31), 64: hdr.bridge.channel_id(0..15) }
      hash 0:
        0..15: 0
        32..38: hdr.bridge.channel_id(16..22)
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: 0
      hash group 0:
        table: [0, 1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_6-gateway
      row: 6
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control346_6
      miss:  tbl_dispatch_control346_6
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_6
        false:  tbl_dispatch_control346_6
    next: []
    action_bus: { 96..99 : tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_6($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_6(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000076
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi
      - tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi(dispatch_egress_addr_slot_7_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_6
  stateful tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_7_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control347_5 15:
    p4: { name: tbl_dispatch_control347_5, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 48: hdr.bridge.channel_id(16..31), 64: hdr.bridge.channel_id(0..15) }
      hash 0:
        0..15: 0
        32..38: hdr.bridge.channel_id(16..22)
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: 0
      hash group 0:
        table: [0, 1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_5-gateway
      row: 6
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_5
      miss:  tbl_dispatch_control346_5
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_5
        false:  tbl_dispatch_control346_5
    next: []
    action_bus: { 104..107 : tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_5($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_5(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000073
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi
      - tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi(dispatch_egress_addr_slot_6_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_5
  stateful tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_6_ra_hi_read:
      - output mem_lo
stage 2 egress:
  dependency: match
  exact_match combine_egress_tbl_buffer_idx 9:
    p4: { name: A2AEgress.combine_egress.tbl_buffer_idx, size: 128 }
    p4_param_order: 
      hdr.bridge.channel_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.channel_id" }
      hdr.bridge.tx_loc_val: { type: exact, size: 32, full_size: 32, key_name: "eg_md.tx_loc_val" }
      eg_md.tmp_b: { type: exact, size: 32, full_size: 32 }
    row: 7
    bus: 0
    column: [ 2, 3, 4, 5 ]
    stash: 
      row: [ 7 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 1, index: 0..9, select: 40..51 & 0x0, rams: [[7, 2]] }
      - { group: 1, index: 10..19, select: 40..51 & 0x0, rams: [[7, 3]] }
      - { group: 1, index: 20..29, select: 40..51 & 0x0, rams: [[7, 4]] }
      - { group: 1, index: 30..39, select: 40..51 & 0x0, rams: [[7, 5]] }
    input_xbar:
      exact group 2: { 0: hdr.bridge.tx_loc_val, 32: eg_md.tmp_b, 64: hdr.bridge.channel_id }
      hash 4:
        0..7: random(hdr.bridge.tx_loc_val(10..31), eg_md.tmp_b) ^ hdr.bridge.tx_loc_val(0..7)
        8..9: random(hdr.bridge.tx_loc_val(10..31), eg_md.tmp_b) ^ hdr.bridge.tx_loc_val(8..9)
        11..18: random(hdr.bridge.tx_loc_val(10..31), eg_md.tmp_b) ^ hdr.bridge.tx_loc_val(0..7)
        19: random(hdr.bridge.tx_loc_val(10..31), eg_md.tmp_b) ^ hdr.bridge.tx_loc_val(8)
        10: random(hdr.bridge.tx_loc_val(10..31), eg_md.tmp_b) ^ hdr.bridge.tx_loc_val(9)
        22..29: random(hdr.bridge.tx_loc_val(10..31), eg_md.tmp_b) ^ hdr.bridge.tx_loc_val(0..7)
        20..21: random(hdr.bridge.tx_loc_val(10..31), eg_md.tmp_b) ^ hdr.bridge.tx_loc_val(8..9)
        33..39: random(hdr.bridge.tx_loc_val(10..31), eg_md.tmp_b) ^ hdr.bridge.tx_loc_val(0..6)
        30: random(hdr.bridge.tx_loc_val(10..31), eg_md.tmp_b) ^ hdr.bridge.tx_loc_val(7)
        31..32: random(hdr.bridge.tx_loc_val(10..31), eg_md.tmp_b) ^ hdr.bridge.tx_loc_val(8..9)
      hash 5:
        0..9: random(hdr.bridge.channel_id)
        10..19: random(hdr.bridge.channel_id)
        20..29: random(hdr.bridge.channel_id)
        30..39: random(hdr.bridge.channel_id)
      hash group 1:
        table: [4, 5]
        seed: 0x23aa7313fc
    format: { immediate(0): 0..31, version(0): 120..123, match(0): [ 114..119, 32..111 ] }
    match: [ hdr.bridge.tx_loc_val(10..15), hdr.bridge.tx_loc_val(16..23), hdr.bridge.tx_loc_val(24..31), eg_md.tmp_b(0..7), eg_md.tmp_b(8..15), eg_md.tmp_b(16..23), eg_md.tmp_b(24..31), hdr.bridge.channel_id(0..7), hdr.bridge.channel_id(8..15), hdr.bridge.channel_id(16..23), hdr.bridge.channel_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    hit: [  tbl_combine_control648 ]
    miss:  tbl_combine_control648
    action_bus: { 100..103 : immediate(0..31) }
    instruction: combine_egress_tbl_buffer_idx($DEFAULT, $DEFAULT)
    actions:
      A2AEgress.combine_egress.cal_buffer_idx(0, 1):
      - p4_param_order: { buffer_idx: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000082
      - next_table: 0
      - { buffer_idx: immediate(0..31) }
      - set eg_md.tmp_a, buffer_idx
      NoAction(-1, 0):
      - hit_allowed: { allowed: false, reason: user_indicated_default_only }
      - default_only_action: { allowed: true }
      - handle: 0x20000083
      - next_table: 0
      - {  }
    default_only_action: NoAction
  ternary_match tbl_combine_control648 10:
    p4: { name: tbl_combine_control648, hidden: true }
    hit: [  tbl_combine_control652 ]
    miss:  tbl_combine_control652
    indirect: tbl_combine_control648$tind
  ternary_indirect tbl_combine_control648$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control648$tind(action, $DEFAULT)
    actions:
      combine_control648(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000084
      - next_table: 0
      - set hdr.payload_first_word.$valid, 1
      - set eg_md.tmp_b, hdr.payload_first_word.data
    default_action: combine_control648
  ternary_match tbl_combine_control619 12:
    p4: { name: tbl_combine_control619, hidden: true }
    gateway:
      name: cond-115
      input_xbar:
        exact group 0: { 116: hdr.bridge.is_loopback }
      row: 2
      bus: 1
      unit: 1
      match: { 4: hdr.bridge.is_loopback }
      0x1:
        next:  tbl_combine_control615
      miss:
        run_table: true
      condition: 
        expression: "((bool)hdr.bridge.is_loopback)"
        true:  tbl_combine_control615
        false:  tbl_combine_control619
    hit: [  tbl_combine_control615 ]
    miss:  tbl_combine_control615
    indirect: tbl_combine_control619$tind
  ternary_indirect tbl_combine_control619$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control619$tind(action, $DEFAULT)
    actions:
      combine_control619(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007b
      - next_table: 0
      - set hdr.payload_first_word.data, hdr.bridge.tx_loc_val
    default_action: combine_control619
  ternary_match tbl_combine_control615 13:
    p4: { name: tbl_combine_control615, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_control615$tind
  ternary_indirect tbl_combine_control615$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control615$tind(action, $DEFAULT)
    actions:
      combine_control615(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007a
      - next_table: 0
      - set hdr.bth.opcode, 6
      - set hdr.reth.$valid, 1
      - set hdr.reth.addr.0-31, hdr.bridge.next_token_addr.0-31
      - set hdr.reth.addr.32-63, hdr.bridge.next_token_addr.32-63
      - set hdr.reth.len, 7168
    default_action: combine_control615
  ternary_match tbl_combine_control694 14:
    p4: { name: tbl_combine_control694, hidden: true }
    gateway:
      name: cond-121
      input_xbar:
        exact group 0: { 112: hdr.bridge.conn_semantics }
      row: 2
      bus: 0
      unit: 0
      match: { 0: hdr.bridge.conn_semantics }
      0x0:
        run_table: true
      miss:
        next:  tbl_combine_control702
      condition: 
        expression: "(hdr.bridge.conn_semantics == 0)"
        true:  tbl_combine_control694
        false:  tbl_combine_control702
    hit: [  tbl_combine_egress_swap_l2_l3_l4_0 ]
    miss:  tbl_combine_egress_swap_l2_l3_l4_0
    indirect: tbl_combine_control694$tind
  ternary_indirect tbl_combine_control694$tind:
    row: 2
    bus: 0
    format: { action: 0..0, immediate: 1..25 }
    action_bus: { 64..65 : immediate(0..15), 66..67 : immediate(16..24) }
    instruction: tbl_combine_control694$tind(action, $DEFAULT)
    actions:
      combine_control694(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000094
      - next_table: 0
      - { $data0: immediate(6..8), $constant0: $data0(0..0), $constant0: 0, $constant1: $data0(2..2), $constant1: 1, $mask0: immediate(22..24), $constant2: $mask0(0..0), $constant2: 1, $constant3: $mask0(2..2), $constant3: 1 }
      - set hdr.bth.opcode, 16
      - bitmasked-set H20, $data0, H20
    default_action: combine_control694
  ternary_match tbl_combine_egress_swap_l2_l3_l4_0 15:
    p4: { name: tbl_combine_egress_swap_l2_l3_l4_0, hidden: true }
    hit: [  tbl_combine_control690 ]
    miss:  tbl_combine_control690
    indirect: tbl_combine_egress_swap_l2_l3_l4_0$tind
  ternary_indirect tbl_combine_egress_swap_l2_l3_l4_0$tind:
    row: 6
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_swap_l2_l3_l4_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.swap_l2_l3_l4(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000093
      - next_table: 0
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - deposit-field W34(0..31), W34(16), W34
    default_action: A2AEgress.combine_egress.swap_l2_l3_l4
stage 3 egress:
  dependency: match
  ternary_match tbl_combine_control690 15:
    p4: { name: tbl_combine_control690, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_control690$tind
  ternary_indirect tbl_combine_control690$tind:
    row: 4
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 108..111 : immediate(0..31) }
    instruction: tbl_combine_control690$tind(action, $DEFAULT)
    actions:
      combine_control690(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000092
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 156 }
      - set hdr.ipv4.total_len, 176
      - set W31(0..31), $data0
    default_action: combine_control690
stage 4 egress:
  dependency: action
  ternary_match tbl_combine_control702 11:
    p4: { name: tbl_combine_control702, hidden: true }
    gateway:
      name: cond-122
      input_xbar:
        exact group 0: { 96: hdr.bridge.conn_semantics }
      row: 0
      bus: 0
      unit: 0
      match: { 0: hdr.bridge.conn_semantics }
      0x3:
        run_table: true
      miss:
        next:  END
      condition: 
        expression: "(hdr.bridge.conn_semantics == 3)"
        true:  tbl_combine_control702
        false:  END
    hit: [  tbl_combine_egress_set_ack_len_0 ]
    miss:  tbl_combine_egress_set_ack_len_0
    indirect: tbl_combine_control702$tind
  ternary_indirect tbl_combine_control702$tind:
    row: 0
    bus: 1
    format: { action: 0..0, immediate: 1..25 }
    action_bus: { 68..69 : immediate(0..15), 70..71 : immediate(16..24) }
    instruction: tbl_combine_control702$tind(action, $DEFAULT)
    actions:
      combine_control702(1, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000097
      - next_table: 0
      - { $data0: immediate(6..8), $constant0: $data0(0..0), $constant0: 0, $constant1: $data0(2..2), $constant1: 0, $mask0: immediate(22..24), $constant2: $mask0(0..0), $constant2: 1, $constant3: $mask0(2..2), $constant3: 1 }
      - set hdr.bth.opcode, 17
      - bitmasked-set H20, $data0, H20
    default_action: combine_control702
  ternary_match tbl_combine_egress_set_ack_len_0 12:
    p4: { name: tbl_combine_egress_set_ack_len_0, hidden: true }
    hit: [  tbl_combine_egress_swap_l2_l3_l4_1 ]
    miss:  tbl_combine_egress_swap_l2_l3_l4_1
    indirect: tbl_combine_egress_set_ack_len_0$tind
  ternary_indirect tbl_combine_egress_set_ack_len_0$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_egress_set_ack_len_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_ack_len(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000096
      - next_table: 0
      - set hdr.ipv4.total_len, 48
      - set W31(0..31), 1835008
    default_action: A2AEgress.combine_egress.set_ack_len
  ternary_match tbl_combine_egress_swap_l2_l3_l4_1 13:
    p4: { name: tbl_combine_egress_swap_l2_l3_l4_1, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_egress_swap_l2_l3_l4_1$tind
  ternary_indirect tbl_combine_egress_swap_l2_l3_l4_1$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_swap_l2_l3_l4_1$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.swap_l2_l3_l4(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000095
      - next_table: 0
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - deposit-field W34(0..31), W34(16), W34
    default_action: A2AEgress.combine_egress.swap_l2_l3_l4
  hash_action tbl_dispatch_control346_6 6:
    p4: { name: tbl_dispatch_control346_6, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 1: { 0: hdr.bridge.channel_id }
      hash 2:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_6-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 104..107 : tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_6($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_6(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000075
      - next_table: 0
      - set W24(0..31), tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo
      - tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo(dispatch_egress_addr_slot_7_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_6
  stateful tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo, size: 8 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    input_xbar:
      exact group 0: { 64: dispatch_egress_addr_slot_7_add_val.0-15, 80: dispatch_egress_addr_slot_7_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_7_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control346_5 7:
    p4: { name: tbl_dispatch_control346_5, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 1: { 0: hdr.bridge.channel_id }
      hash 2:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_5-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 112..115 : tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_5($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_5(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000072
      - next_table: 0
      - set W24(0..31), tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo
      - tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo(dispatch_egress_addr_slot_6_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_5
  stateful tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_6_add_val.0-15, 80: dispatch_egress_addr_slot_6_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_6_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347_4 8:
    p4: { name: tbl_dispatch_control347_4, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 1: { 0: hdr.bridge.channel_id }
      hash 2:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_4-gateway
      row: 1
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_4
      miss:  tbl_dispatch_control346_4
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_4
        false:  tbl_dispatch_control346_4
    next: []
    action_bus: { 120..123 : tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_4($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_4(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000070
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi
      - tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi(dispatch_egress_addr_slot_5_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_4
  stateful tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_5_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_4 9:
    p4: { name: tbl_dispatch_control346_4, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 1: { 0: hdr.bridge.channel_id }
      hash 2:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_4-gateway
      row: 1
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 64..67 : tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_4($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_4(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006f
      - next_table: 0
      - set W24(0..31), tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo
      - tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo(dispatch_egress_addr_slot_5_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_4
  stateful tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 2: { 64: dispatch_egress_addr_slot_5_add_val.0-15, 80: dispatch_egress_addr_slot_5_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_5_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
stage 5 egress:
  dependency: concurrent
  hash_action tbl_dispatch_control347_3 9:
    p4: { name: tbl_dispatch_control347_3, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_3-gateway
      row: 3
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control346_3
      miss:  tbl_dispatch_control346_3
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_3
        false:  tbl_dispatch_control346_3
    next: []
    action_bus: { 104..107 : tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_3($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_3(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006d
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi
      - tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi(dispatch_egress_addr_slot_4_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_3
  stateful tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi, size: 8 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_4_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_3 10:
    p4: { name: tbl_dispatch_control346_3, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_3-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 112..115 : tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_3($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_3(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006c
      - next_table: 0
      - set W24(0..31), tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo
      - tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo(dispatch_egress_addr_slot_4_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_3
  stateful tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_4_add_val.0-15, 80: dispatch_egress_addr_slot_4_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_4_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347_2 11:
    p4: { name: tbl_dispatch_control347_2, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_2-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control346_2
      miss:  tbl_dispatch_control346_2
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_2
        false:  tbl_dispatch_control346_2
    next: []
    action_bus: { 120..123 : tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_2($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_2(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006a
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi
      - tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi(dispatch_egress_addr_slot_3_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_2
  stateful tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_3_ra_hi_read:
      - output mem_lo
stage 6 egress:
  dependency: match
  hash_action tbl_dispatch_control346_2 10:
    p4: { name: tbl_dispatch_control346_2, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_2-gateway
      row: 1
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 104..107 : tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_2($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_2(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000069
      - next_table: 0
      - set W24(0..31), tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo
      - tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo(dispatch_egress_addr_slot_3_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_2
  stateful tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_3_add_val.0-15, 80: dispatch_egress_addr_slot_3_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_3_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347_1 11:
    p4: { name: tbl_dispatch_control347_1, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_1-gateway
      row: 0
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_1
      miss:  tbl_dispatch_control346_1
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_1
        false:  tbl_dispatch_control346_1
    next: []
    action_bus: { 112..115 : tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_1($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_1(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000067
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi
      - tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi(dispatch_egress_addr_slot_2_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_1
  stateful tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_2_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_1 12:
    p4: { name: tbl_dispatch_control346_1, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_1-gateway
      row: 0
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 120..123 : tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_1($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_1(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000066
      - next_table: 0
      - set W24(0..31), tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo
      - tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo(dispatch_egress_addr_slot_2_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_1
  stateful tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 2: { 64: dispatch_egress_addr_slot_2_add_val.0-15, 80: dispatch_egress_addr_slot_2_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_2_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
stage 7 egress:
  dependency: concurrent
  hash_action tbl_dispatch_control347_0 4:
    p4: { name: tbl_dispatch_control347_0, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_0-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control346_0
      miss:  tbl_dispatch_control346_0
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_0
        false:  tbl_dispatch_control346_0
    next: []
    action_bus: { 112..115 : tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_0($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_0(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000064
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi
      - tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi(dispatch_egress_addr_slot_1_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_0
  stateful tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi, size: 8 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_1_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_0 5:
    p4: { name: tbl_dispatch_control346_0, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_0-gateway
      row: 1
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 120..123 : tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_0($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_0(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000063
      - next_table: 0
      - set W24(0..31), tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo
      - tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo(dispatch_egress_addr_slot_1_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_0
  stateful tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_1_add_val.0-15, 80: dispatch_egress_addr_slot_1_add_val.16-31 }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_1_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347 6:
    p4: { name: tbl_dispatch_control347, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347-gateway
      row: 1
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control346
      miss:  tbl_dispatch_control346
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346
        false:  tbl_dispatch_control346
    next: []
    action_bus: { 64..67 : tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000061
      - next_table: 0
      - set W27(0..31), tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi
      - tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi(dispatch_egress_addr_slot_0_ra_hi_read, $hash_dist)
    default_action: dispatch_control347
  stateful tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_0_ra_hi_read:
      - output mem_lo
stage 8 egress:
  dependency: concurrent
  hash_action tbl_combine_control652 2:
    p4: { name: tbl_combine_control652, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      3: { hash: 2, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 2: { 32: eg_md.tmp_a }
      hash 4:
        0..15: eg_md.tmp_a(0..15)
        32..38: eg_md.tmp_a(16..22)
      hash group 2:
        table: [4]
        seed: 0x0
    gateway:
      name: cond-117
      input_xbar:
        exact group 0: { 36: hdr.bridge.is_loopback }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x30001
      format: { action: 0..0, meter_addr: 1..15, meter_pfe: 16..16, meter_type: 17..19 }
      match: { 4: hdr.bridge.is_loopback }
      0x1:
        next:  tbl_combine_control676
      miss:
        run_table : true
      condition: 
        expression: "((bool)hdr.bridge.is_loopback)"
        true:  tbl_combine_control676
        false:  tbl_combine_control655
    next:  tbl_combine_control655
    action_bus: { 112..115 : tbl_combine_control655$salu.A2AEgress.combine_egress.reg_agg(0..31) }
    stateful: tbl_combine_control655$salu.A2AEgress.combine_egress.reg_agg(hash_dist 3, meter_pfe, meter_type)
    instruction: tbl_combine_control652(action, $DEFAULT)
    actions:
      combine_control652(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000085
      - next_table: 0
      - set W19(0..31), tbl_combine_control655$salu.A2AEgress.combine_egress.reg_agg
      - tbl_combine_control655$salu.A2AEgress.combine_egress.reg_agg(combine_egress_ra_read_agg, $hash_dist)
    default_action: combine_control652
  hash_action tbl_combine_control655 8:
    p4: { name: tbl_combine_control655, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      3: { hash: 2, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 2: { 32: eg_md.tmp_a }
      hash 4:
        0..15: eg_md.tmp_a(0..15)
        32..38: eg_md.tmp_a(16..22)
      hash group 2:
        table: [4]
        seed: 0x0
    gateway:
      name: tbl_combine_control655-gateway
      row: 3
      bus: 0
      unit: 1
      0x0:  tbl_combine_control676
      miss:  tbl_combine_control676
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_control676
        false:  tbl_combine_control676
    next: []
    stateful: tbl_combine_control655$salu.A2AEgress.combine_egress.reg_agg(hash_dist 3, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_control655($DEFAULT, $DEFAULT)
    actions:
      combine_control655(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000086
      - next_table: 0
      - tbl_combine_control655$salu.A2AEgress.combine_egress.reg_agg(combine_egress_ra_aggregate, $hash_dist)
    default_action: combine_control655
  stateful tbl_combine_control655$salu.A2AEgress.combine_egress.reg_agg:
    p4: { name: A2AEgress.combine_egress.reg_agg, size: 28672 }
    row: [ 15, 13 ]
    logical_bus: [ S, O ]
    column:
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 0, 1 ]
    maprams: 
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 2: { 64: eg_md.tmp_b }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_egress_ra_read_agg:
      - output mem_lo
      combine_egress_ra_aggregate:
      - add lo, lo, phv_lo
  ternary_match tbl_combine_control676 9:
    p4: { name: tbl_combine_control676, hidden: true }
    gateway:
      name: cond-118
      input_xbar:
        exact group 0: { 36: hdr.bridge.is_loopback }
      row: 2
      bus: 1
      unit: 1
      match: { 4: hdr.bridge.is_loopback }
      0x1:
        run_table: true
      miss:
        next:  tbl_combine_control681
      condition: 
        expression: "((bool)hdr.bridge.is_loopback)"
        true:  tbl_combine_control676
        false:  tbl_combine_control681
    hit: [  tbl_combine_egress_set_write_first_len_0 ]
    miss:  tbl_combine_egress_set_write_first_len_0
    indirect: tbl_combine_control676$tind
  ternary_indirect tbl_combine_control676$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control676$tind(action, $DEFAULT)
    actions:
      combine_control676(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000008e
      - next_table: 0
      - set hdr.aeth.$valid, 0
    default_action: combine_control676
  ternary_match tbl_combine_control681 10:
    p4: { name: tbl_combine_control681, hidden: true }
    hit: [  tbl_combine_egress_set_ack_len ]
    miss:  tbl_combine_egress_set_ack_len
    indirect: tbl_combine_control681$tind
  ternary_indirect tbl_combine_control681$tind:
    row: 3
    bus: 1
    format: { action: 0..0, immediate: 1..25 }
    action_bus: { 64..65 : immediate(0..15), 66..67 : immediate(16..24) }
    instruction: tbl_combine_control681$tind(action, $DEFAULT)
    actions:
      combine_control681(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000091
      - next_table: 0
      - { $data0: immediate(5..8), $constant0: $data0(0..0), $constant0: 1, $constant1: $data0(1..1), $constant1: 0, $constant2: $data0(3..3), $constant2: 0, $mask0: immediate(21..24), $constant3: $mask0(0..1), $constant3: 3, $constant4: $mask0(3..3), $constant4: 1 }
      - set hdr.bth.opcode, 17
      - bitmasked-set H20, $data0, H20
    default_action: combine_control681
  ternary_match tbl_combine_egress_set_ack_len 11:
    p4: { name: tbl_combine_egress_set_ack_len, hidden: true }
    hit: [  tbl_combine_egress_swap_l2_l3_l4 ]
    miss:  tbl_combine_egress_swap_l2_l3_l4
    indirect: tbl_combine_egress_set_ack_len$tind
  ternary_indirect tbl_combine_egress_set_ack_len$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_egress_set_ack_len$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_ack_len(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000090
      - next_table: 0
      - set hdr.ipv4.total_len, 48
      - set W31(0..31), 1835008
    default_action: A2AEgress.combine_egress.set_ack_len
  ternary_match tbl_combine_egress_swap_l2_l3_l4 12:
    p4: { name: tbl_combine_egress_swap_l2_l3_l4, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_egress_swap_l2_l3_l4$tind
  ternary_indirect tbl_combine_egress_swap_l2_l3_l4$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_swap_l2_l3_l4$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.swap_l2_l3_l4(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000008f
      - next_table: 0
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - deposit-field W34(0..31), W34(16), W34
    default_action: A2AEgress.combine_egress.swap_l2_l3_l4
  ternary_match tbl_combine_egress_set_write_first_len_0 13:
    p4: { name: tbl_combine_egress_set_write_first_len_0, hidden: true }
    gateway:
      name: cond-119
      input_xbar:
        exact group 3: { 64: eg_md.eg_rank_id.16-31, 80: eg_md.eg_rank_id.0-15 }
      row: 2
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_combine_egress_set_write_middle_len
      condition: 
        expression: "(eg_md.eg_rank_id == 0)"
        true:  tbl_combine_egress_set_write_first_len_0
        false:  tbl_combine_egress_set_write_middle_len
    hit: [  tbl_combine_control663 ]
    miss:  tbl_combine_control663
    indirect: tbl_combine_egress_set_write_first_len_0$tind
  ternary_indirect tbl_combine_egress_set_write_first_len_0$tind:
    row: 2
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 100..103 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_first_len_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_first_len(1, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000089
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1064 }
      - set hdr.ipv4.total_len, 1084
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_first_len
  ternary_match tbl_combine_egress_set_write_middle_len 14:
    p4: { name: tbl_combine_egress_set_write_middle_len, hidden: true }
    gateway:
      name: cond-120
      input_xbar:
        exact group 3: { 64: eg_md.eg_rank_id.16-31, 80: eg_md.eg_rank_id.0-15 }
      row: 1
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000006:
        run_table: true
      miss:
        next:  tbl_combine_egress_set_write_middle_len_0
      condition: 
        expression: "(eg_md.eg_rank_id == 6)"
        true:  tbl_combine_egress_set_write_middle_len
        false:  tbl_combine_egress_set_write_middle_len_0
    hit: [  tbl_combine_control668 ]
    miss:  tbl_combine_control668
    indirect: tbl_combine_egress_set_write_middle_len$tind
  ternary_indirect tbl_combine_egress_set_write_middle_len$tind:
    row: 1
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 108..111 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_middle_len$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_middle_len(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000008b
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1048 }
      - set hdr.ipv4.total_len, 1068
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_middle_len
  ternary_match tbl_combine_egress_set_write_middle_len_0 15:
    p4: { name: tbl_combine_egress_set_write_middle_len_0, hidden: true }
    hit: [  tbl_combine_control672 ]
    miss:  tbl_combine_control672
    indirect: tbl_combine_egress_set_write_middle_len_0$tind
  ternary_indirect tbl_combine_egress_set_write_middle_len_0$tind:
    row: 6
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 116..119 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_middle_len_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_middle_len(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000008d
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1048 }
      - set hdr.ipv4.total_len, 1068
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_middle_len
  hash_action tbl_dispatch_control346 0:
    p4: { name: tbl_dispatch_control346, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      0: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346-gateway
      row: 4
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 96..99 : tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000060
      - next_table: 0
      - set W24(0..31), tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo
      - tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo(dispatch_egress_addr_slot_0_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346
  stateful tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 0: { 0: dispatch_egress_addr_slot_0_add_val.16-31, 16: dispatch_egress_addr_slot_0_add_val.0-15 }
      hash 0:
        16..31: dispatch_egress_addr_slot_0_add_val.16-31
        0..15: dispatch_egress_addr_slot_0_add_val.0-15
      hash group 0:
        table: [0]
        seed: 0x0
    hash_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_0_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
stage 9 egress:
  dependency: action
  ternary_match tbl_combine_control672 9:
    p4: { name: tbl_combine_control672, hidden: true }
    hit: [  tbl_combine_control659 ]
    miss:  tbl_combine_control659
    indirect: tbl_combine_control672$tind
  ternary_indirect tbl_combine_control672$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control672$tind(action, $DEFAULT)
    actions:
      combine_control672(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000008c
      - next_table: 0
      - set hdr.bth.opcode, 7
      - set hdr.reth.$valid, 0
    default_action: combine_control672
  ternary_match tbl_combine_control668 10:
    p4: { name: tbl_combine_control668, hidden: true }
    hit: [  tbl_combine_control659 ]
    miss:  tbl_combine_control659
    indirect: tbl_combine_control668$tind
  ternary_indirect tbl_combine_control668$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control668$tind(action, $DEFAULT)
    actions:
      combine_control668(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000008a
      - next_table: 0
      - set hdr.bth.opcode, 8
      - set hdr.reth.$valid, 0
    default_action: combine_control668
  ternary_match tbl_combine_control663 11:
    p4: { name: tbl_combine_control663, hidden: true }
    hit: [  tbl_combine_control659 ]
    miss:  tbl_combine_control659
    indirect: tbl_combine_control663$tind
  ternary_indirect tbl_combine_control663$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control663$tind(action, $DEFAULT)
    actions:
      combine_control663(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000088
      - next_table: 0
      - set hdr.bth.opcode, 6
      - set hdr.reth.$valid, 1
      - set hdr.reth.len, 7168
    default_action: combine_control663
  ternary_match tbl_combine_control659 12:
    p4: { name: tbl_combine_control659, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_control659$tind
  ternary_indirect tbl_combine_control659$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control659$tind(action, $DEFAULT)
    actions:
      combine_control659(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000087
      - next_table: 0
      - set hdr.payload_first_word.data, eg_md.tmp_b
      - add W21, W20, W21
    default_action: combine_control659
  ternary_match tbl_dispatch_control618 0:
    p4: { name: tbl_dispatch_control618, hidden: true }
    hit: [  dispatch_egress_dispatch_rx_info ]
    miss:  dispatch_egress_dispatch_rx_info
    indirect: tbl_dispatch_control618$tind
  ternary_indirect tbl_dispatch_control618$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control618$tind(action, $DEFAULT)
    actions:
      dispatch_control618(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000077
      - next_table: 0
      - set hdr.reth.addr.0-31, dispatch_egress_result_addr.0-31
      - set hdr.reth.addr.32-63, dispatch_egress_result_addr.32-63
    default_action: dispatch_control618
  exact_match dispatch_egress_dispatch_rx_info 1:
    p4: { name: A2AEgress.dispatch_egress.dispatch_rx_info, size: 1024 }
    p4_param_order: 
      hdr.bridge.channel_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.channel_id" }
      eg_md.eg_rank_id: { type: exact, size: 32, full_size: 32 }
    row: 7
    bus: 0
    column: [ 2, 3, 4, 5 ]
    stash: 
      row: [ 7 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 0, index: 0..9, select: 40..51 & 0x0, rams: [[7, 2]] }
      - { group: 0, index: 10..19, select: 40..51 & 0x0, rams: [[7, 3]] }
      - { group: 0, index: 20..29, select: 40..51 & 0x0, rams: [[7, 4]] }
      - { group: 0, index: 30..39, select: 40..51 & 0x0, rams: [[7, 5]] }
    input_xbar:
      exact group 0: { 0: hdr.bridge.channel_id(0..15), 16: eg_md.eg_rank_id.0-15, 32: eg_md.eg_rank_id.16-31, 48: hdr.bridge.channel_id(16..31) }
      hash 0:
        0..7: random(hdr.bridge.channel_id(0..15), eg_md.eg_rank_id.0-15, eg_md.eg_rank_id.16-31(10..15), hdr.bridge.channel_id(16..31)) ^ eg_md.eg_rank_id.16-31(0..7)
        8..9: random(hdr.bridge.channel_id(0..15), eg_md.eg_rank_id.0-15, eg_md.eg_rank_id.16-31(10..15), hdr.bridge.channel_id(16..31)) ^ eg_md.eg_rank_id.16-31(8..9)
        11..18: random(hdr.bridge.channel_id(0..15), eg_md.eg_rank_id.0-15, eg_md.eg_rank_id.16-31(10..15), hdr.bridge.channel_id(16..31)) ^ eg_md.eg_rank_id.16-31(0..7)
        19: random(hdr.bridge.channel_id(0..15), eg_md.eg_rank_id.0-15, eg_md.eg_rank_id.16-31(10..15), hdr.bridge.channel_id(16..31)) ^ eg_md.eg_rank_id.16-31(8)
        10: random(hdr.bridge.channel_id(0..15), eg_md.eg_rank_id.0-15, eg_md.eg_rank_id.16-31(10..15), hdr.bridge.channel_id(16..31)) ^ eg_md.eg_rank_id.16-31(9)
        22..29: random(hdr.bridge.channel_id(0..15), eg_md.eg_rank_id.0-15, eg_md.eg_rank_id.16-31(10..15), hdr.bridge.channel_id(16..31)) ^ eg_md.eg_rank_id.16-31(0..7)
        20..21: random(hdr.bridge.channel_id(0..15), eg_md.eg_rank_id.0-15, eg_md.eg_rank_id.16-31(10..15), hdr.bridge.channel_id(16..31)) ^ eg_md.eg_rank_id.16-31(8..9)
        33..39: random(hdr.bridge.channel_id(0..15), eg_md.eg_rank_id.0-15, eg_md.eg_rank_id.16-31(10..15), hdr.bridge.channel_id(16..31)) ^ eg_md.eg_rank_id.16-31(0..6)
        30: random(hdr.bridge.channel_id(0..15), eg_md.eg_rank_id.0-15, eg_md.eg_rank_id.16-31(10..15), hdr.bridge.channel_id(16..31)) ^ eg_md.eg_rank_id.16-31(7)
        31..32: random(hdr.bridge.channel_id(0..15), eg_md.eg_rank_id.0-15, eg_md.eg_rank_id.16-31(10..15), hdr.bridge.channel_id(16..31)) ^ eg_md.eg_rank_id.16-31(8..9)
      hash group 0:
        table: [0]
        seed: 0x23d87fc9d5
    format: { action(0): 0..0, immediate(0): 1..16, version(0): 112..115, match(0): [ 82..87, 32..79 ] }
    match: [ eg_md.eg_rank_id.16-31(10..15), eg_md.eg_rank_id.0-15(0..7), eg_md.eg_rank_id.0-15(8..15), hdr.bridge.channel_id(0..7), hdr.bridge.channel_id(8..15), hdr.bridge.channel_id(16..23), hdr.bridge.channel_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    hit: [  tbl_dispatch_control286 ]
    miss:  tbl_dispatch_control286
    action_bus: { 32..33 : immediate(0..15) }
    action: dispatch_egress_dispatch_rx_info$action_data($DIRECT, $DEFAULT)
    instruction: dispatch_egress_dispatch_rx_info(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.set_rx_info(0, 2):
      - p4_param_order: { dst_mac: 48, dst_ip: 32, dst_qp: 32, rkey: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000054
      - next_table: 0
      - { dst_mac.0-31: $adf_f0(0..31), dst_ip: $adf_f1(0..31), rkey_2: $adf_f2(0..31), rkey: rkey_2, dst_qp_2: $adf_f3(0..31), dst_qp: dst_qp_2, dst_mac.32-47: immediate(0..15) }
      - set hdr.eth.dst_addr.0-31, dst_mac.0-31
      - set hdr.eth.dst_addr.32-47, dst_mac.32-47
      - set hdr.ipv4.dst_addr, dst_ip
      - set hdr.bth.dst_qp, dst_qp
      - set hdr.reth.rkey, rkey
      NoAction(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000055
      - next_table: 0
      - {  }
    default_action: NoAction
  action dispatch_egress_dispatch_rx_info$action_data:
    p4: { name: A2AEgress.dispatch_egress.dispatch_rx_info$action }
    row: 13
    logical_bus: A
    column: [ 0, 1, 2, 3 ]
    vpns: [ 0, 1, 2, 3 ]
    home_row:
    - 13
    format A2AEgress.dispatch_egress.set_rx_info: { $adf_f0: 0..31, $adf_f1: 32..63, $adf_f2: 64..95, $adf_f3: 96..127 }
    action_bus: { 96..99 : $adf_f2, 100..103 : $adf_f3, 104..107 : $adf_f0, 108..111 : $adf_f1 }
  hash_action tbl_dispatch_control286 2:
    p4: { name: tbl_dispatch_control286, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [1]
        seed: 0x0
    gateway:
      name: cond-95
      input_xbar:
        exact group 1: { 0: eg_md.eg_rank_id.16-31, 16: eg_md.eg_rank_id.0-15 }
      row: 1
      bus: 1
      unit: 1
      payload_row: 1
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000000:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 0)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_0
    next:  tbl_dispatch_control286_0
    action_bus: { 112..115 : tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn(0..31) }
    stateful: tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286(action, $DEFAULT)
    actions:
      dispatch_control286(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000056
      - next_table: 0
      - set W18(0..15), tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn(0..15)
      - set W19(0..15), tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn(16..31)
      - tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn(dispatch_egress_psn_slot_0_ra_read_inc, $hash_dist)
    default_action: dispatch_control286
  stateful tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_0.reg_psn, size: 64 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_0_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_0 3:
    p4: { name: tbl_dispatch_control286_0, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [1]
        seed: 0x0
    gateway:
      name: cond-96
      input_xbar:
        exact group 1: { 0: eg_md.eg_rank_id.16-31, 16: eg_md.eg_rank_id.0-15 }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000001:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 1)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_1
    next:  tbl_dispatch_control286_1
    action_bus: { 120..123 : tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_0(action, $DEFAULT)
    actions:
      dispatch_control286_0(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000057
      - next_table: 0
      - set W18(0..15), tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn(0..15)
      - set W19(0..15), tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn(16..31)
      - tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn(dispatch_egress_psn_slot_1_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_0
  stateful tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_1.reg_psn, size: 64 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_1_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_1 4:
    p4: { name: tbl_dispatch_control286_1, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [1]
        seed: 0x0
    gateway:
      name: cond-97
      input_xbar:
        exact group 1: { 0: eg_md.eg_rank_id.16-31, 16: eg_md.eg_rank_id.0-15 }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000002:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 2)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_2
    next:  tbl_dispatch_control286_2
    action_bus: { 64..67 : tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_1(action, $DEFAULT)
    actions:
      dispatch_control286_1(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000058
      - next_table: 0
      - set W18(0..15), tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn(0..15)
      - set W19(0..15), tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn(16..31)
      - tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn(dispatch_egress_psn_slot_2_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_1
  stateful tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_2.reg_psn, size: 64 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_2_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_2 5:
    p4: { name: tbl_dispatch_control286_2, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [1]
        seed: 0x0
    gateway:
      name: cond-98
      input_xbar:
        exact group 1: { 0: eg_md.eg_rank_id.16-31, 16: eg_md.eg_rank_id.0-15 }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000003:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 3)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_3
    next:  tbl_dispatch_control286_3
    action_bus: { 72..75 : tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_2(action, $DEFAULT)
    actions:
      dispatch_control286_2(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000059
      - next_table: 0
      - set W18(0..15), tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn(0..15)
      - set W19(0..15), tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn(16..31)
      - tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn(dispatch_egress_psn_slot_3_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_2
  stateful tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_3.reg_psn, size: 64 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_3_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
stage 10 egress:
  dependency: match
  hash_action tbl_dispatch_control286_3 0:
    p4: { name: tbl_dispatch_control286_3, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-99
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id.16-31, 80: eg_md.eg_rank_id.0-15 }
      row: 1
      bus: 1
      unit: 1
      payload_row: 1
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000004:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 4)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_4
    next:  tbl_dispatch_control286_4
    action_bus: { 96..99 : tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_3(action, $DEFAULT)
    actions:
      dispatch_control286_3(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005a
      - next_table: 0
      - set W18(0..15), tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn(0..15)
      - set W19(0..15), tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn(16..31)
      - tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn(dispatch_egress_psn_slot_4_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_3
  stateful tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_4.reg_psn, size: 64 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_4_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_4 1:
    p4: { name: tbl_dispatch_control286_4, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-100
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id.16-31, 80: eg_md.eg_rank_id.0-15 }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000005:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 5)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_5
    next:  tbl_dispatch_control286_5
    action_bus: { 104..107 : tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_4(action, $DEFAULT)
    actions:
      dispatch_control286_4(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005b
      - next_table: 0
      - set W18(0..15), tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn(0..15)
      - set W19(0..15), tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn(16..31)
      - tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn(dispatch_egress_psn_slot_5_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_4
  stateful tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_5.reg_psn, size: 64 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_5_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_5 2:
    p4: { name: tbl_dispatch_control286_5, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-101
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id.16-31, 80: eg_md.eg_rank_id.0-15 }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000006:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 6)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_6
    next:  tbl_dispatch_control286_6
    action_bus: { 112..115 : tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_5(action, $DEFAULT)
    actions:
      dispatch_control286_5(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005c
      - next_table: 0
      - set W18(0..15), tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn(0..15)
      - set W19(0..15), tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn(16..31)
      - tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn(dispatch_egress_psn_slot_6_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_5
  stateful tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_6.reg_psn, size: 64 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_6_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_6 3:
    p4: { name: tbl_dispatch_control286_6, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-102
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id.16-31, 80: eg_md.eg_rank_id.0-15 }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id.0-15(0..7), 8: eg_md.eg_rank_id.0-15(8..15), 16: eg_md.eg_rank_id.16-31(0..7), 24: eg_md.eg_rank_id.16-31(8..15) }
      0x00000007:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 7)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control585
    next:  tbl_dispatch_control585
    action_bus: { 120..123 : tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_6(action, $DEFAULT)
    actions:
      dispatch_control286_6(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005d
      - next_table: 0
      - set W18(0..15), tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn(0..15)
      - set W19(0..15), tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn(16..31)
      - tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn(dispatch_egress_psn_slot_7_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_6
  stateful tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_7.reg_psn, size: 64 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_7_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
stage 11 egress:
  dependency: action
  ternary_match tbl_dispatch_control585 0:
    p4: { name: tbl_dispatch_control585, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_control585$tind
  ternary_indirect tbl_dispatch_control585$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control585$tind(action, $DEFAULT)
    actions:
      dispatch_control585(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005e
      - next_table: 0
      - deposit-field W21(16..31), W19(0..15), W18
    default_action: dispatch_control585


primitives: "a2a.prim.json"
dynhash: "a2a.dynhash.json"
