{"vcs1":{"timestamp_begin":1726416211.848646288, "rt":1.92, "ut":0.77, "st":0.40}}
{"vcselab":{"timestamp_begin":1726416213.845616172, "rt":0.80, "ut":0.27, "st":0.07}}
{"link":{"timestamp_begin":1726416214.714938042, "rt":0.43, "ut":0.24, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726416211.293040663}
{"VCS_COMP_START_TIME": 1726416211.293040663}
{"VCS_COMP_END_TIME": 1726416227.822750949}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353876}}
{"stitch_vcselab": {"peak_mem": 225840}}
