-- Gruppe 301

library ieee;
use ieee.std_logic_1164.all;

entity blu_tb is
end blu_tb;

architecture sim of blu_tb is
    component blu
        port(
            operation    : in  std_logic_vector(1 downto 0);
            a,b          : in  std_logic_vector(7 downto 0); -- 7 bis 0 fÃ¼r 8 Bit
            result       : out std_logic_vector(7 downto 0)
            );
    end component;
    signal t_op         : std_logic_vector(1 downto 0); 
    signal t_a          : std_logic_vector(7 downto 0);
    signal t_b          : std_logic_vector(7 downto 0);
    signal t_res        : std_logic_vector(7 downto 0);
--    constant CLK_PERIOD : time := 10ns;
    
begin
    dut: blu port map (operation => t_op, a => t_a, b => t_b, result => t_res);
    
    stimuli: process
    begin
        t_op <= "00"; -- operation auf 0
        wait for 100 ns;
        t_a  <= "000-000-";
        t_b  <= "00000001";
        t_op <= "01"; -- bitwise and, res --> '00000001'
        wait for 100 ns;
        t_op <= "10"; -- bitwise or, res --> '00000011'
        wait for 100 ns;
        t_op <= "11"; -- bitwise xnor, res --> '11111101'
        wait for 100 ns;
    end process stimuli;
--    clk_gen : process (clk)
--    begin
--       clk <= not clk after CLK_PERIOD / 2;
--    end process clk_gen;
-- obervation checking for results (optional)
end sim;
