# High Level Synthesis Resources
A collection of URLs related to High Level Synthesis (HLS). I will add more links if I find interesting resources. Please let me know interesting open source projects, books, or others, which are not included in this list. Also please feel free to report any broken URL links.

## Books:
- [Parallel Programming for FPGAs](https://arxiv.org/abs/1805.03648) [[Chinese](https://github.com/xupsh/pp4fpgas-cn)] [[Code](https://github.com/KastnerRG/pp4fpgas)]
- [The Zynq Book](http://www.zynqbook.com/)
- [Vivado Design Suite User Guide: High-Level Synthesis](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_1/ug902-vivado-high-level-synthesis.pdf)

## Papers:
- [Flexible Communication Avoiding Matrix Multiplicationon FPGA with High-Level Synthesis](https://spcl.inf.ethz.ch/Publications/.pdf/gemm-fpga.pdf) [[Code](https://github.com/spcl/gemm_hls)]
- [hlslib: Software Engineering for Hardware Design](https://arxiv.org/pdf/1910.04436.pdf) [[Code](https://github.com/definelicht/hlslib)]

## Slices:
- [High-Level Synthesis with Vivado HLS](http://home.mit.bme.hu/~szanto/education/vimima15/heterogen_xilinx_hls.pdf): 152 pages presentation slices relates to overall HLS concepts.
- [Vivado HLS â€“Tips and Tricks](https://www.xilinx.com/publications/events/developer-forum/2018-frankfurt/hls-tips-and-tricks.pdf)

# Neural network related
Below are sections for resources relates to HLS implemention of neural network.

## Papers:
- [SkyNet: A Champion Model for DAC-SDC on Low Power Object Detection](https://arxiv.org/pdf/1906.10327.pdf) [[Code](https://github.com/TomG008/SkyNet)]

## Interesting open source projects:
- [ZynqNet](https://github.com/dgschwend/zynqnet): An FPGA-Accelerated Embedded Convolutional Neural Network.
- [GUINNESS](https://github.com/HirokiNakahara/GUINNESS): A GUI based binarized Neural NEtwork SyntheSizer toward an FPGA.
- [iSmartDNN](https://github.com/onioncc/iSmartDNN): Light-weighted neural network inference for object detection on small-scale FPGA board.
- [FPGA_AI_Edge_Contest_2019](https://github.com/HirokiNakahara/FPGA_AI_Edge_Contest_2019): Sample scripts for FPGA-based AI Edge Contest 2019.
- [finn-hlslib](https://github.com/Xilinx/finn-hlslib): HLS library for hardware acceleration of Quantized Neural Network using FINN.
- [hls4ml](https://github.com/hls-fpga-machine-learning/hls4ml): A Python module for converting deep learning module (Tensorflow, Keras and Pytorch), to HLS format.
- [RFNoC-HLS-NeuralNet](https://github.com/Xilinx/RFNoC-HLS-NeuralNet): Using hls4ml to implement the neural network inference in FPGA fabric for RF signal processing.
- [lenet5_hls](https://github.com/changwoolee/lenet5_hls): LeNet-5 implementation with Xilinx SDSoC.
- [yolov2_xilinx_fpga](https://github.com/dhm2013724/yolov2_xilinx_fpga):
- [A-convolution-kernel-implemented-by-Vivado-HLS](https://github.com/lirui-shanghaitech/A-convolution-kernel-implemented-by-Vivado-HLS)

### Xilinx PYNQ projects:
- [pp4fpgas-cn-hls](https://github.com/xupsh/pp4fpgas-cn-hls): HLS Project for pp4fpgas-cn running on Pynq-Z1/Z2 board

# License:
```
MIT License
```
