# ğŸ•’ Digital_Clock-Saloni

ğŸ“Œ Project Description
This project involves designing and implementing a digital clock using the Xilinx Spartan-6 FPGA. The clock displays hours, minutes, and seconds using a 7-segment display or LCD module.
The design is implemented using Verilog/VHDL, simulated in Xilinx ISE, and programmed onto the FPGA.

ğŸ“· Expected Output
![digital_clock](https://github.com/user-attachments/assets/60099ce8-f572-47b4-9f45-427cc48f87ac)



ğŸ¯ Features

âœ” Real-time clock functionality

âœ” Display on 7-segment display or LCD

âœ” Clock division for accurate timing

âœ” Implemented on Spartan-6 FPGA


ğŸ“š Tools & Technologies

FPGA Board: Xilinx Spartan-6

Programming Language: Verilog/VHDL

Simulation & Implementation: Xilinx ISE Design Suite

Display Modules: 7-segment display / LCD


ğŸ‘¨â€ğŸ“ Student Details

Name: Saloni Tushar Khule

College: Bharati Vidyapeeth College Of Engineering

Class: TE-EXTC(A)

Semester: 6th

Team Members:
              
              Darshan Aiwale

              Prayas Bhoyar
              
              Saartha Badad

Guide: PROF A.V.SUTAR
