<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-fastpaths -xml example_top example_top.ncd -o example_top.twr example_top.pcf

</twCmdLine><twDesign>example_top.ncd</twDesign><twDesignPath>example_top.ncd</twDesignPath><twPCF>example_top.pcf</twPCF><twPcfPath>example_top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k410t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2012-12-17</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>28382</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4405</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.479</twMinPer></twConstHead><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.521</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>11.444</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X66Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X66Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y99.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O116</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y156.B4</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">4.793</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O115</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7478</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7479</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y136.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7478</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y136.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7480</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7481</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y136.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7480</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y136.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7480</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7482</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y116.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7481</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y116.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;9&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74120_F</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74120</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74119</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74240</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y131.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>ddr3_ila_rdpath_control&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iTDO</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23_G</twBEL><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>0.981</twLogDel><twRouteDel>10.463</twRouteDel><twTotDel>11.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.565</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>11.400</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X66Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X66Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.890</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y99.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O116</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y156.B4</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">4.793</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O115</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7478</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7479</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y136.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7478</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y136.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7480</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7481</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y136.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7480</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y136.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7480</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7482</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y116.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7481</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y116.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;9&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74120_F</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74120</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74119</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74240</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y131.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>ddr3_ila_rdpath_control&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iTDO</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23_G</twBEL><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>0.981</twLogDel><twRouteDel>10.419</twRouteDel><twTotDel>11.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.616</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>11.349</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X66Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X66Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y99.B3</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y99.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O116</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O1151</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y156.B4</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">4.793</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O115</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7478</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7479</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y136.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7478</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y136.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7480</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7481</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y136.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7480</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y136.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7480</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7482</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y116.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O7481</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y116.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;9&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74120_F</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74120</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74119</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74240</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y131.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>ddr3_ila_rdpath_control&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iTDO</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23_G</twBEL><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23</twBEL><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>0.981</twLogDel><twRouteDel>10.368</twRouteDel><twTotDel>11.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.104</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_STAT/U_TDO</twDest><twTotPathDel>0.104</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_STAT/U_TDO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y134.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_STAT/iSTAT_CNT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y134.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_STAT/U_TDO_next</twBEL><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.063</twRouteDel><twTotDel>0.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/S_ASYNC_REG</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>0.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/S_ASYNC_REG</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X99Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X99Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/INPUT_SHIFT&lt;12&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/S_ASYNC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/INPUT_SHIFT&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y85.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[92].ASYNC_IN_CELL/fd1_out</twComp><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.034</twLogDel><twRouteDel>0.081</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.115</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[52].ASYNC_IN_CELL/S_ASYNC_REG</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[53].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>0.115</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[52].ASYNC_IN_CELL/S_ASYNC_REG</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[53].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X79Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/INPUT_SHIFT&lt;56&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[52].ASYNC_IN_CELL/S_ASYNC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y62.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/INPUT_SHIFT&lt;53&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[54].ASYNC_IN_CELL/fd1_out</twComp><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[53].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[53].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.034</twLogDel><twRouteDel>0.081</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="19"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="20" type="MINPERIOD" name="Trper_CLKA" slack="28.161" period="30.000" constraintValue="30.000" deviceLimit="1.839" freqLimit="543.774" physResource="CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X0Y22.CLKARDCLKL" clockNet="ddr3_ila_basic_control&lt;0&gt;"/><twPinLimit anchorID="21" type="MINPERIOD" name="Trper_CLKA" slack="28.161" period="30.000" constraintValue="30.000" deviceLimit="1.839" freqLimit="543.774" physResource="CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X0Y22.CLKARDCLKU" clockNet="ddr3_ila_basic_control&lt;0&gt;"/><twPinLimit anchorID="22" type="MINPERIOD" name="Trper_CLKA" slack="28.161" period="30.000" constraintValue="30.000" deviceLimit="1.839" freqLimit="543.774" physResource="CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X0Y25.CLKARDCLKL" clockNet="ddr3_ila_basic_control&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.878</twMaxDel></twConstHead><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathFromToDelay"><twSlack>13.122</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>1.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X43Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y136.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y136.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.444</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>1.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathFromToDelay"><twSlack>13.122</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twTotPathDel>1.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X43Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y136.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y136.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.444</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>1.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathFromToDelay"><twSlack>13.293</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>1.672</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X43Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y128.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y128.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y136.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y136.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>1.205</twRouteDel><twTotDel>1.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="30"><twSlack>0.576</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X43Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y128.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y130.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.142</twLogDel><twRouteDel>0.469</twRouteDel><twTotDel>0.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="31"><twSlack>0.576</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X43Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y128.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y130.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.142</twLogDel><twRouteDel>0.469</twRouteDel><twTotDel>0.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="32"><twSlack>0.576</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X43Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y128.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y128.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y130.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.014</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.142</twLogDel><twRouteDel>0.469</twRouteDel><twTotDel>0.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="33" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.541</twMaxDel></twConstHead><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathFromToDelay"><twSlack>14.459</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X43Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y126.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y126.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.232</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising">CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="36"><twSlack>0.204</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising">CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X43Y126.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y126.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y126.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.204</twTotDel><twDestClk twEdge ="twRising">CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="37" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>2303</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>397</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.541</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[146].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>5.225</twDel><twSUTime>0.281</twSUTime><twTotPathDel>5.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[146].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X60Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X60Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y137.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>ddr3_ila_wrpath_control&lt;20&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_sync_async_out72/U0/I_VIO/OUTPUT_SHIFT&lt;236&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>289</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>ddr3_vio_sync_in_async_out_control&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/UPDATE&lt;18&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[146].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>4.781</twRouteDel><twTotDel>5.506</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.541</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[145].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>5.225</twDel><twSUTime>0.281</twSUTime><twTotPathDel>5.506</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[145].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X60Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X60Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y137.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>ddr3_ila_wrpath_control&lt;20&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_sync_async_out72/U0/I_VIO/OUTPUT_SHIFT&lt;236&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y74.SR</twSite><twDelType>net</twDelType><twFanCnt>289</twFanCnt><twDelInfo twEdge="twRising">2.793</twDelInfo><twComp>ddr3_vio_sync_in_async_out_control&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y74.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/UPDATE&lt;18&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[145].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>4.781</twRouteDel><twTotDel>5.506</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.509</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[132].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twDel>5.193</twDel><twSUTime>0.281</twSUTime><twTotPathDel>5.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[132].UPDATE_CELL/GEN_CLK.USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X60Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X60Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y137.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y137.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>ddr3_ila_wrpath_control&lt;20&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_sync_async_out72/U0/I_VIO/OUTPUT_SHIFT&lt;236&gt;</twComp><twBEL>CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>289</twFanCnt><twDelInfo twEdge="twRising">2.761</twDelInfo><twComp>ddr3_vio_sync_in_async_out_control&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/UPDATE&lt;7&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[132].UPDATE_CELL/GEN_CLK.USER_REG</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>4.749</twRouteDel><twTotDel>5.474</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMinDelay" ><twTotDel>0.094</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twDel>0.188</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.129</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y169.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y169.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.088</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y169.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.088</twRouteDel><twTotDel>0.129</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMinDelay" ><twTotDel>0.095</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twDel>0.189</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.130</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X75Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X75Y169.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y169.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.089</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X74Y169.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.089</twRouteDel><twTotDel>0.130</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMinDelay" ><twTotDel>0.124</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twDel>0.191</twDel><twSUTime>0.032</twSUTime><twTotPathDel>0.159</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising">ddr3_ila_basic_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X41Y152.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y152.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y152.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.091</twRouteDel><twTotDel>0.159</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="50" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>1910</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1406</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.667</twTotDel><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_4</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>3.639</twDel><twSUTime>-0.007</twSUTime><twTotPathDel>3.632</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_4</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X177Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X177Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val&lt;5&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y108.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y108.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/po_curr_tap_cnt_r&lt;8&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/Mmux_pi_counter_read_val51</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.195</twDelInfo><twComp>ddr3_ila_rdpath_w&lt;752&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.007</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[112].ASYNC_IN_CELL/fd1_out</twComp><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>3.273</twRouteDel><twTotDel>3.632</twTotDel><twDestClk twEdge ="twRising">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.661</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/po_curr_tap_cnt_r_5</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>3.617</twDel><twSUTime>0.009</twSUTime><twTotPathDel>3.626</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/po_curr_tap_cnt_r_5</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X150Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X150Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/po_curr_tap_cnt_r&lt;7&gt;</twComp><twBEL>CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/po_curr_tap_cnt_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X150Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/po_curr_tap_cnt_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X150Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/app_wdf_data&lt;82&gt;</twComp><twBEL>CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/Mmux_eod12</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y95.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.170</twDelInfo><twComp>CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/Mmux_eod11</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/win_state_r_FSM_FFd3-In3</twComp><twBEL>CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/Mmux_eod13</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.568</twDelInfo><twComp>ddr3_vio_async_in_twm&lt;46&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/fd1_out</twComp><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.272</twRouteDel><twTotDel>3.626</twTotDel><twDestClk twEdge ="twRising">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.635</twTotDel><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_1</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>3.609</twDel><twSUTime>-0.009</twSUTime><twTotPathDel>3.600</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_1</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X189Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X189Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val&lt;3&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y115.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y115.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_rdval_cnt&lt;3&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/Mmux_pi_counter_read_val21</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>ddr3_ila_rdpath_w&lt;749&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[82].ASYNC_IN_CELL/fd1_out</twComp><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.362</twLogDel><twRouteDel>3.238</twRouteDel><twTotDel>3.600</twTotDel><twDestClk twEdge ="twRising">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D_TO_J_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMinDelay" ><twTotDel>0.144</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/win_current_byte_2</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[67].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>0.243</twDel><twSUTime>0.064</twSUTime><twTotPathDel>0.179</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/win_current_byte_2</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[67].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X111Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X111Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>ddr3_vio_async_in_twm&lt;68&gt;</twComp><twBEL>CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/win_current_byte_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y79.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>ddr3_vio_async_in_twm&lt;67&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.064</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[68].ASYNC_IN_CELL/fd1_out</twComp><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[67].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[67].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>0.036</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="59" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="60"><twUnconstPath anchorID="61" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.986</twTotDel><twSrc BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.942</twDel><twSUTime>0.009</twSUTime><twTotPathDel>1.951</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y130.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr3_ila_rdpath_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y130.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y129.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y126.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y126.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y126.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.472</twLogDel><twRouteDel>1.479</twRouteDel><twTotDel>1.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="62"><twUnconstPath anchorID="63" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.977</twTotDel><twSrc BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.964</twDel><twSUTime>-0.022</twSUTime><twTotPathDel>1.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X64Y150.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr3_ila_wrpath_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X64Y150.CQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y151.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y156.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y156.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.441</twLogDel><twRouteDel>1.501</twRouteDel><twTotDel>1.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="64"><twUnconstPath anchorID="65" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.639</twTotDel><twSrc BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.595</twDel><twSUTime>0.009</twSUTime><twTotPathDel>1.604</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X51Y142.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr3_ila_basic_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y142.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y142.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y143.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y143.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y143.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.436</twLogDel><twRouteDel>1.168</twRouteDel><twTotDel>1.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="66"><twUnconstPath anchorID="67" twDataPathType="twDataPathMinDelay" ><twTotDel>0.124</twTotDel><twSrc BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.218</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.159</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y142.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr3_ila_basic_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y142.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y142.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y142.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.076</twLogDel><twRouteDel>0.083</twRouteDel><twTotDel>0.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMinDelay" ><twTotDel>0.151</twTotDel><twSrc BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.245</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.186</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y130.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr3_ila_rdpath_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y130.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y129.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y129.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.089</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMinDelay" ><twTotDel>0.258</twTotDel><twSrc BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.333</twDel><twSUTime>0.040</twSUTime><twTotPathDel>0.293</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y130.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ddr3_ila_rdpath_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y130.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y129.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y129.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y129.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.136</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ddr3_ila_basic_control&lt;0&gt;</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="72" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="73" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="74" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.417</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.630</twDel><twSUTime>0.151</twSUTime><twTotPathDel>0.781</twTotPathDel><twClkSkew dest = "1.114" src = "3.583">2.469</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.103" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X59Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y130.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.374</twLogDel><twRouteDel>0.407</twRouteDel><twTotDel>0.781</twTotDel><twDestClk twEdge ="twFalling">ddr3_ila_rdpath_control&lt;13&gt;</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.091</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.617</twDel><twSUTime>0.208</twSUTime><twTotPathDel>0.825</twTotPathDel><twClkSkew dest = "1.492" src = "3.591">2.099</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.103" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X53Y141.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y142.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y142.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.495</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.825</twTotDel><twDestClk twEdge ="twFalling">ddr3_ila_basic_control&lt;13&gt;</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="79"><twUnconstPath anchorID="80" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.008</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.614</twDel><twSUTime>0.151</twSUTime><twTotPathDel>0.765</twTotPathDel><twClkSkew dest = "1.514" src = "3.590">2.076</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.103" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X65Y148.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y150.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.374</twLogDel><twRouteDel>0.391</twRouteDel><twTotDel>0.765</twTotDel><twDestClk twEdge ="twFalling">ddr3_ila_wrpath_control&lt;13&gt;</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_path&quot; TIG;
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.163</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.286</twDel><twSUTime>-0.044</twSUTime><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "1.623" src = "1.297">-0.326</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.103" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X65Y148.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y150.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.144</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twFalling">ddr3_ila_wrpath_control&lt;13&gt;</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMinDelay" ><twTotDel>0.041</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.301</twDel><twSUTime>-0.061</twSUTime><twTotPathDel>0.362</twTotPathDel><twClkSkew dest = "1.451" src = "1.297">-0.154</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.103" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X53Y141.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y142.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y142.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.362</twTotDel><twDestClk twEdge ="twFalling">ddr3_ila_basic_control&lt;13&gt;</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMinDelay" ><twTotDel>0.199</twTotDel><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>0.302</twDel><twSUTime>-0.044</twSUTime><twTotPathDel>0.346</twTotPathDel><twClkSkew dest = "1.273" src = "1.293">0.020</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.103" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X59Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iARM</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y130.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.144</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.346</twTotDel><twDestClk twEdge ="twFalling">ddr3_ila_rdpath_control&lt;13&gt;</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_sys_clk = PERIOD TIMEGRP &quot;TNM_sys_clk&quot; 9.996 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP &quot;TNM_sys_clk&quot; 9.996 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.595" period="1.666" constraintValue="1.666" deviceLimit="1.071" freqLimit="933.707" physResource="u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i/CLKOUT0" logResource="u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i/CLKOUT0" locationPin="PLLE2_ADV_X1Y1.CLKOUT0" clockNet="u_ddr3_interface_fast/freq_refclk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.595" period="1.666" constraintValue="1.666" deviceLimit="1.071" freqLimit="933.707" physResource="u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i/CLKOUT1" logResource="u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i/CLKOUT1" locationPin="PLLE2_ADV_X1Y1.CLKOUT1" clockNet="u_ddr3_interface_fast/mem_refclk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.094" period="4.165" constraintValue="4.165" deviceLimit="1.071" freqLimit="933.707" physResource="u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i/CLKOUT5" logResource="u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i/CLKOUT5" locationPin="PLLE2_ADV_X1Y1.CLKOUT5" clockNet="u_ddr3_interface_fast/clk_ref_i"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_ISERDES_CLOCK = PERIOD TIMEGRP &quot;TNM_ISERDES_CLK&quot; 1.666 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP &quot;TNM_ISERDES_CLK&quot; 1.666 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Tisper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y139.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tisper_CLKB" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y139.CLKB" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tisper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y105.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP &quot;TNM_SOURCE_IDLE&quot; TO TIMEGRP         &quot;TNM_DEST_ISERDES&quot; TS_ISERDES_CLOCK * 6;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.308</twMaxDel></twConstHead><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>4.687</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq</twDest><twTotPathDel>6.306</twTotPathDel><twClkSkew dest = "3.064" src = "1.867">-1.197</twClkSkew><twDelConst>9.995</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.135" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X148Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X148Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AK4.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">3.849</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AK4.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>ddr3_dq&lt;31&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y101.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y101.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelaye2</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y101.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y101.CLKB</twSite><twDelType>Tisdck_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>2.457</twLogDel><twRouteDel>3.849</twRouteDel><twTotDel>6.306</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.728">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>4.781</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twDest><twTotPathDel>6.212</twTotPathDel><twClkSkew dest = "3.064" src = "1.867">-1.197</twClkSkew><twDelConst>9.995</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.135" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X148Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X148Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AK5.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">3.755</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AK5.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>ddr3_dq&lt;30&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y102.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y102.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y102.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y102.CLKB</twSite><twDelType>Tisdck_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>2.457</twLogDel><twRouteDel>3.755</twRouteDel><twTotDel>6.212</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.728">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>4.825</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq</twDest><twTotPathDel>6.168</twTotPathDel><twClkSkew dest = "3.064" src = "1.867">-1.197</twClkSkew><twDelConst>9.995</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.135" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X148Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X148Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AK4.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">3.849</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AK4.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>ddr3_dq&lt;31&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y101.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y101.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelaye2</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y101.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y101.CLK</twSite><twDelType>Tisdck_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>2.319</twLogDel><twRouteDel>3.849</twRouteDel><twTotDel>6.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP &quot;TNM_SOURCE_IDLE&quot; TO TIMEGRP
        &quot;TNM_DEST_ISERDES&quot; TS_ISERDES_CLOCK * 6;
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="104"><twSlack>0.026</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twDest><twClkSkew dest = "2.281" src = "0.697">1.584</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.135" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X148Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X148Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AE4.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AE4.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ddr3_dq&lt;11&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y130.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y130.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y130.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y130.CLKB</twSite><twDelType>Tisckd_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>0.777</twRouteDel><twTotDel>1.809</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="-0.938">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="105"><twSlack>0.026</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twDest><twClkSkew dest = "2.281" src = "0.697">1.584</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.135" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X148Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X148Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AE4.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AE4.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ddr3_dq&lt;11&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y130.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y130.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y130.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y130.CLK</twSite><twDelType>Tisckd_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>0.777</twRouteDel><twTotDel>1.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.105">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="106"><twSlack>0.036</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twDest><twClkSkew dest = "2.283" src = "0.697">1.586</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.135" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X148Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X148Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AF1.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AF1.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ddr3_dq&lt;10&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y133.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y133.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y133.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y133.CLKB</twSite><twDelType>Tisckd_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>0.789</twRouteDel><twTotDel>1.821</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="-0.938">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="107" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         &quot;TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC&quot; 20 ns DATAPATHONLY;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.416</twMaxDel></twConstHead><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>16.584</twSlack><twSrc BELType="PAD">sys_clk_i</twSrc><twDest BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_1</twDest><twTotPathDel>3.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sys_clk_i</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>sys_clk_i</twComp><twBEL>sys_clk_i</twBEL><twBEL>u_ddr3_interface_fast/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_clk_ibuf/sys_clk_ibufg</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i</twComp><twBEL>u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-4.025</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>u_ddr3_interface_fast/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y162.CLK</twSite><twDelType>net</twDelType><twFanCnt>5437</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>clk</twComp></twPathDel><twLogDel>-3.133</twLogDel><twRouteDel>6.549</twRouteDel><twTotDel>3.416</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathFromToDelay"><twSlack>16.584</twSlack><twSrc BELType="PAD">sys_clk_i</twSrc><twDest BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_0</twDest><twTotPathDel>3.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sys_clk_i</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>sys_clk_i</twComp><twBEL>sys_clk_i</twBEL><twBEL>u_ddr3_interface_fast/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_clk_ibuf/sys_clk_ibufg</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i</twComp><twBEL>u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-4.025</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>u_ddr3_interface_fast/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y162.CLK</twSite><twDelType>net</twDelType><twFanCnt>5437</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>clk</twComp></twPathDel><twLogDel>-3.133</twLogDel><twRouteDel>6.549</twRouteDel><twTotDel>3.416</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathFromToDelay"><twSlack>16.584</twSlack><twSrc BELType="PAD">sys_clk_i</twSrc><twDest BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_2</twDest><twTotPathDel>3.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sys_clk_i</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>sys_clk_i</twComp><twBEL>sys_clk_i</twBEL><twBEL>u_ddr3_interface_fast/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_clk_ibuf/sys_clk_ibufg</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i</twComp><twBEL>u_ddr3_interface_fast/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-4.025</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.184</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>u_ddr3_interface_fast/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y162.CLK</twSite><twDelType>net</twDelType><twFanCnt>5437</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>clk</twComp></twPathDel><twLogDel>-3.133</twLogDel><twRouteDel>6.549</twRouteDel><twTotDel>3.416</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP
        &quot;TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC&quot; 20 ns DATAPATHONLY;
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="114"><twSlack>0.236</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_7</twSrc><twDest BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_7</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.660">u_ddr3_interface_fast/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X51Y166.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl&lt;7&gt;</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y163.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y163.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1&lt;7&gt;</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.328">clk</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="115"><twSlack>0.243</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_5</twSrc><twDest BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_5</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.660">u_ddr3_interface_fast/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X51Y166.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl&lt;7&gt;</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y163.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y163.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1&lt;7&gt;</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.328">clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="116"><twSlack>0.250</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_2</twSrc><twDest BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_2</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.660">u_ddr3_interface_fast/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X52Y167.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl&lt;3&gt;</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y162.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y162.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1&lt;3&gt;</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_2</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.328">clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="117" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_ddr3_infrastructure_pll_clk3&quot; TS_sys_clk /         1.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_ddr3_infrastructure_pll_clk3&quot; TS_sys_clk /
        1.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_150_200" slack="3.664" period="6.664" constraintValue="3.332" deviceLimit="1.500" physResource="u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i/CLKIN1" logResource="u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="u_ddr3_interface_fast/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="120" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_150_200" slack="3.664" period="6.664" constraintValue="3.332" deviceLimit="1.500" physResource="u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i/CLKIN1" logResource="u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="u_ddr3_interface_fast/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="121" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="5.593" period="6.664" constraintValue="6.664" deviceLimit="1.071" freqLimit="933.707" physResource="u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i/CLKIN1" logResource="u_ddr3_interface_fast/u_ddr3_infrastructure/mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="u_ddr3_interface_fast/u_ddr3_infrastructure/pll_clk3"/></twPinLimitRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_freq_refclk = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_freq_refclk&quot; TS_sys_clk / 6 PHASE 1.561875 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.072</twMinPer></twConstHead><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_freq_refclk = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_freq_refclk&quot; TS_sys_clk / 6 PHASE 1.561875 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Tpopper_FRQ" slack="0.594" period="1.666" constraintValue="1.666" deviceLimit="1.072" freqLimit="932.836" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y6.FREQREFCLK" clockNet="u_ddr3_interface_fast/freq_refclk"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tpopper_FRQ" slack="0.594" period="1.666" constraintValue="1.666" deviceLimit="1.072" freqLimit="932.836" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y9.FREQREFCLK" clockNet="u_ddr3_interface_fast/freq_refclk"/><twPinLimit anchorID="126" type="MINPERIOD" name="Tpopper_FRQ" slack="0.594" period="1.666" constraintValue="1.666" deviceLimit="1.072" freqLimit="932.836" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y7.FREQREFCLK" clockNet="u_ddr3_interface_fast/freq_refclk"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_mem_refclk = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_mem_refclk&quot; TS_sys_clk / 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="128"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_mem_refclk = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_mem_refclk&quot; TS_sys_clk / 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="129" type="MINLOWPULSE" name="Tpctpwl" slack="0.596" period="1.666" constraintValue="0.833" deviceLimit="0.535" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="u_ddr3_interface_fast/mem_refclk"/><twPinLimit anchorID="130" type="MINHIGHPULSE" name="Tpctpwh" slack="0.596" period="1.666" constraintValue="0.833" deviceLimit="0.535" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="u_ddr3_interface_fast/mem_refclk"/><twPinLimit anchorID="131" type="MINPERIOD" name="Tpct_MCLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="u_ddr3_interface_fast/mem_refclk"/></twPinLimitRpt></twConst><twConst anchorID="132" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_clk_ref_i = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_clk_ref_i&quot; TS_sys_clk / 2.4 HIGH 50%;</twConstName><twItemCnt>224</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>159</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.055</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_ddr3_infrastructure/rstdiv0_sync_r_12_78</twSrc><twDest BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r1</twDest><twTotPathDel>1.184</twTotPathDel><twClkSkew dest = "1.596" src = "0.991">-0.605</twClkSkew><twDelConst>0.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.135" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_ddr3_infrastructure/rstdiv0_sync_r_12_78</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X139Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="19.992">clk</twSrcClk><twPathDel><twSite>SLICE_X139Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/rstdiv0_sync_r&lt;12&gt;_81</twComp><twBEL>u_ddr3_interface_fast/u_ddr3_infrastructure/rstdiv0_sync_r_12_78</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y122.AX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>u_ddr3_interface_fast/u_ddr3_infrastructure/rstdiv0_sync_r&lt;12&gt;_78</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y122.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r1</twBEL></twPathDel><twLogDel>0.133</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>1.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.825">u_ddr3_interface_fast/clk_ref</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.614</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2</twSrc><twDest BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_8</twDest><twTotPathDel>3.274</twTotPathDel><twClkSkew dest = "1.044" src = "1.261">0.217</twClkSkew><twDelConst>4.165</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.096" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X100Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y175.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y175.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y181.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer&lt;10&gt;</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_8</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.165">u_ddr3_interface_fast/clk_ref</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.614</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2</twSrc><twDest BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_9</twDest><twTotPathDel>3.274</twTotPathDel><twClkSkew dest = "1.044" src = "1.261">0.217</twClkSkew><twDelConst>4.165</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.096" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X100Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X100Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y175.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y175.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y181.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer&lt;10&gt;</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_9</twBEL></twPathDel><twLogDel>0.583</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.165">u_ddr3_interface_fast/clk_ref</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_clk_ref_i = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_clk_ref_i&quot; TS_sys_clk / 2.4 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.171</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_11</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_12</twDest><twTotPathDel>0.205</twTotPathDel><twClkSkew dest = "0.403" src = "0.369">-0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_11</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X169Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.165">u_ddr3_interface_fast/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X169Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r&lt;11&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X171Y95.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.145</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X171Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r&lt;14&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_12</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.145</twRouteDel><twTotDel>0.205</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.165">u_ddr3_interface_fast/clk_ref</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.183</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_3</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_4</twDest><twTotPathDel>0.197</twTotPathDel><twClkSkew dest = "0.077" src = "0.063">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_3</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X160Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.165">u_ddr3_interface_fast/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X160Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r&lt;3&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X163Y89.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X163Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.040</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_4</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.165">u_ddr3_interface_fast/clk_ref</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_2</twSrc><twDest BELType="FF">u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en</twDest><twTotPathDel>0.213</twTotPathDel><twClkSkew dest = "0.069" src = "0.056">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_2</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.165">u_ddr3_interface_fast/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X52Y179.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer&lt;3&gt;</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y180.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y180.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en</twComp><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/GND_9_o_GND_9_o_equal_29_o&lt;10&gt;</twBEL><twBEL>u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.127</twRouteDel><twTotDel>0.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.165">u_ddr3_interface_fast/clk_ref</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_clk_ref_i = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_clk_ref_i&quot; TS_sys_clk / 2.4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="146" type="MINPERIOD" name="Tadc_DCLK" slack="0.165" period="4.165" constraintValue="4.165" deviceLimit="4.000" freqLimit="250.000" physResource="u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.XADC_inst/DCLK" logResource="u_ddr3_interface_fast/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.XADC_inst/DCLK" locationPin="XADC_X0Y0.DCLK" clockNet="u_ddr3_interface_fast/clk_ref"/><twPinLimit anchorID="147" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.940" period="4.165" constraintValue="4.165" deviceLimit="3.225" freqLimit="310.078" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK" locationPin="IDELAYCTRL_X1Y2.REFCLK" clockNet="u_ddr3_interface_fast/clk_ref"/><twPinLimit anchorID="148" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="1.099" period="4.165" constraintValue="4.165" deviceLimit="5.264" freqLimit="189.970" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK" locationPin="IDELAYCTRL_X1Y2.REFCLK" clockNet="u_ddr3_interface_fast/clk_ref"/></twPinLimitRpt></twConst><twConst anchorID="149" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_sync_pulse = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_sync_pulse&quot; TS_sys_clk / 0.375 PHASE 0.728875         ns HIGH 6.25%;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.560</twMinPer></twConstHead><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.567</twSlack><twSrc BELType="OTHER">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>1.191</twTotPathDel><twClkSkew dest = "0.644" src = "0.488">-0.156</twClkSkew><twDelConst>26.656</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.728">u_ddr3_interface_fast/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.MEMREFCLK</twSite><twDelType>Tpctckd_EMP</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.584</twLogDel><twRouteDel>0.607</twRouteDel><twTotDel>1.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.384">u_ddr3_interface_fast/mem_refclk</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.644</twSlack><twSrc BELType="OTHER">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.958</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>26.656</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.728">u_ddr3_interface_fast/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSite><twDelType>Tpctckd_EMP</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.584</twLogDel><twRouteDel>0.374</twRouteDel><twTotDel>0.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.384">u_ddr3_interface_fast/mem_refclk</twDestClk><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_sync_pulse = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_sync_pulse&quot; TS_sys_clk / 0.375 PHASE 0.728875
        ns HIGH 6.25%;
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="OTHER">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew dest = "0.372" src = "0.205">-0.167</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='OTHER'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.384">u_ddr3_interface_fast/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PHY_CONTROL_X1Y2.MEMREFCLK</twSite><twDelType>Tpctdck_EMP</twDelType><twDelInfo twEdge="twFalling">-0.133</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.384">u_ddr3_interface_fast/mem_refclk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="OTHER">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='OTHER'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="27.384">u_ddr3_interface_fast/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSite><twDelType>Tpctdck_EMP</twDelType><twDelInfo twEdge="twFalling">-0.133</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="27.384">u_ddr3_interface_fast/mem_refclk</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="158"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_sync_pulse = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_sync_pulse&quot; TS_sys_clk / 0.375 PHASE 0.728875
        ns HIGH 6.25%;</twPinLimitBanner><twPinLimit anchorID="159" type="MINHIGHPULSE" name="Tpctpwh" slack="18.096" period="26.656" constraintValue="1.666" deviceLimit="0.535" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="u_ddr3_interface_fast/mem_refclk"/><twPinLimit anchorID="160" type="MINHIGHPULSE" name="Tpctpwh" slack="18.096" period="26.656" constraintValue="1.666" deviceLimit="0.535" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="u_ddr3_interface_fast/mem_refclk"/><twPinLimit anchorID="161" type="MINPERIOD" name="Tpct_MCLK" slack="25.586" period="26.656" constraintValue="26.656" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="u_ddr3_interface_fast/mem_refclk"/></twPinLimitRpt></twConst><twConst anchorID="162" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_ddr3_infrastructure_clk_pll_i&quot;         TS_u_ddr3_interface_fast_u_ddr3_infrastructure_pll_clk3 HIGH 50%;</twConstName><twItemCnt>396693</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>61194</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.290</twMinPer></twConstHead><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.374</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[368].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.151</twTotPathDel><twClkSkew dest = "0.705" src = "0.780">0.075</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[368].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X6Y128.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA&lt;371&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[368].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y25.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.291</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA&lt;368&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y25.CLKBWRCLKL</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>5.291</twRouteDel><twTotDel>6.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">clk</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.655</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_ddr3_infrastructure/rstdiv0_sync_r_12_1</twSrc><twDest BELType="FF">ddr3_ila_wrpath_99</twDest><twTotPathDel>5.659</twTotPathDel><twClkSkew dest = "0.979" src = "1.265">0.286</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_ddr3_infrastructure/rstdiv0_sync_r_12_1</twSrc><twDest BELType='FF'>ddr3_ila_wrpath_99</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X120Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X120Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>rst</twComp><twBEL>u_ddr3_interface_fast/u_ddr3_infrastructure/rstdiv0_sync_r_12_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y156.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.358</twDelInfo><twComp>rst</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>u_ddr3_interface_fast_ui_clk_sync_rst_2</twComp><twBEL>u_ddr3_interface_fast_ui_clk_sync_rst_73</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y90.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>u_ddr3_interface_fast_ui_clk_sync_rst_73</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ddr3_vio_async_in_twm&lt;33&gt;</twComp><twBEL>u_ddr3_interface_fast_ui_clk_sync_rst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y169.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>u_ddr3_interface_fast_ui_clk_sync_rst_1</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y169.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>ddr3_ila_wrpath&lt;99&gt;</twComp><twBEL>ddr3_ila_wrpath_99</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>5.196</twRouteDel><twTotDel>5.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">clk</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[593].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.879</twTotPathDel><twClkSkew dest = "0.137" src = "0.132">-0.005</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[593].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X96Y152.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA&lt;594&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[593].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y30.DIBDI24</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.020</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA&lt;593&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y30.CLKBWRCLKL</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.859</twLogDel><twRouteDel>5.020</twRouteDel><twTotDel>5.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_ddr3_infrastructure_clk_pll_i&quot;
        TS_u_ddr3_interface_fast_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.051</twTotPathDel><twClkSkew dest = "0.153" src = "0.102">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">clk</twSrcClk><twPathDel><twSite>SLICE_X8Y164.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.257</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iDATA&lt;119&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y33.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iDATA&lt;115&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y33.CLKBWRCLKL</twSite><twDelType>Trckd_DIPB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.270</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">clk</twDestClk><twPctLog>-529.4</twPctLog><twPctRoute>629.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[699].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.066</twTotPathDel><twClkSkew dest = "0.383" src = "0.317">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[699].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X126Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">clk</twSrcClk><twPathDel><twSite>SLICE_X126Y118.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA&lt;702&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[699].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y22.DIBDI23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.219</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA&lt;699&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X7Y22.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.153</twLogDel><twRouteDel>0.219</twRouteDel><twTotDel>0.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">clk</twDestClk><twPctLog>-231.8</twPctLog><twPctRoute>331.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[626].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.218</twTotPathDel><twClkSkew dest = "0.699" src = "0.481">-0.218</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[626].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X110Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">clk</twSrcClk><twPathDel><twSite>SLICE_X110Y135.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA&lt;630&gt;</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[626].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y27.DIBDI22</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA&lt;626&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y27.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.145</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">clk</twDestClk><twPctLog>-66.5</twPctLog><twPctRoute>166.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="175"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_ddr3_infrastructure_clk_pll_i&quot;
        TS_u_ddr3_interface_fast_u_ddr3_infrastructure_pll_clk3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="176" type="MINLOWPULSE" name="Tpctpwl" slack="4.164" period="6.664" constraintValue="3.332" deviceLimit="1.250" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y1.PHYCLK" clockNet="clk"/><twPinLimit anchorID="177" type="MINHIGHPULSE" name="Tpctpwh" slack="4.164" period="6.664" constraintValue="3.332" deviceLimit="1.250" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y1.PHYCLK" clockNet="clk"/><twPinLimit anchorID="178" type="MINPERIOD" name="Tpct_PCLK" slack="4.164" period="6.664" constraintValue="6.664" deviceLimit="2.500" freqLimit="400.000" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y1.PHYCLK" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="179" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;         TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="180"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;
        TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="181" type="MINPERIOD" name="Tisper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y105.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="182" type="MINPERIOD" name="Tisper_CLKB" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y105.CLKB" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="183" type="MINPERIOD" name="Tisper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y106.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="184" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.808</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y102.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y102.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.810</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y102.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y102.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.814</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y102.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y102.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y109.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y109.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y109.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y109.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.525</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y109.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y109.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="197"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="198" type="MINPERIOD" name="Tiffpwl" slack="1.206" period="3.332" constraintValue="3.332" deviceLimit="2.126" freqLimit="470.367" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y8.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="199" type="MINLOWPULSE" name="Tiffpwl" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y8.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="200" type="MINHIGHPULSE" name="Tiffpwh" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y8.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="201" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;         TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="202"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;
        TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="203" type="MINPERIOD" name="Tisper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y116.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="204" type="MINPERIOD" name="Tisper_CLKB" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y116.CLKB" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="205" type="MINPERIOD" name="Tisper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y115.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="206" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.822</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y114.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y114.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.824</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y114.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y114.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.828</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y114.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y114.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y121.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y121.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y121.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y121.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.520</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y121.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y121.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="219"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="220" type="MINPERIOD" name="Tiffpwl" slack="1.206" period="3.332" constraintValue="3.332" deviceLimit="2.126" freqLimit="470.367" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y9.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="221" type="MINLOWPULSE" name="Tiffpwl" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y9.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="222" type="MINHIGHPULSE" name="Tiffpwh" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y9.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="223" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="224"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;
        TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="225" type="MINPERIOD" name="Tisper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y129.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="226" type="MINPERIOD" name="Tisper_CLKB" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y129.CLKB" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="227" type="MINPERIOD" name="Tisper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y134.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="228" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.827</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.829</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.833</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.517</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="241"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="242" type="MINPERIOD" name="Tiffpwl" slack="1.206" period="3.332" constraintValue="3.332" deviceLimit="2.126" freqLimit="470.367" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="243" type="MINLOWPULSE" name="Tiffpwl" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="244" type="MINHIGHPULSE" name="Tiffpwh" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="245" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="246"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;
        TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="247" type="MINPERIOD" name="Tisper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y139.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="248" type="MINPERIOD" name="Tisper_CLKB" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y139.CLKB" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="249" type="MINPERIOD" name="Tisper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y141.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="250" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.814</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.816</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.820</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.561">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.893">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="263"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="264" type="MINPERIOD" name="Tiffpwl" slack="1.206" period="3.332" constraintValue="3.332" deviceLimit="2.126" freqLimit="470.367" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="265" type="MINLOWPULSE" name="Tiffpwl" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="266" type="MINHIGHPULSE" name="Tiffpwh" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="267" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="268"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;
        TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="269" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y103.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="270" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y102.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="271" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y105.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="272" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.345</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.299" src = "0.000">-0.299</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y109.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.346</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.300" src = "0.000">-0.300</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y106.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y106.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.346</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.300" src = "0.000">-0.300</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y105.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y105.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y103.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y103.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y103.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="285"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="286" type="MINPERIOD" name="Toffpwl" slack="1.206" period="3.332" constraintValue="3.332" deviceLimit="2.126" freqLimit="470.367" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y8.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="287" type="MINLOWPULSE" name="Toffpwl" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y8.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="288" type="MINHIGHPULSE" name="Toffpwh" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y8.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="289" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="290"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;
        TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="291" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y115.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="292" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y114.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="293" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y117.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="294" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.212</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.355</twTotPathDel><twClkSkew dest = "0.289" src = "0.000">-0.289</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q62</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y121.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y121.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>1.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.335</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.289" src = "0.000">-0.289</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y121.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y121.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.336</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y117.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y115.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y115.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y115.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y115.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y115.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y115.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="307"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="308" type="MINPERIOD" name="Toffpwl" slack="1.206" period="3.332" constraintValue="3.332" deviceLimit="2.126" freqLimit="470.367" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y9.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="309" type="MINLOWPULSE" name="Toffpwl" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y9.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="310" type="MINHIGHPULSE" name="Toffpwh" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y9.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="311" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="312"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;
        TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="313" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y126.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="314" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y129.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="315" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y133.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="316" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.340</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.294" src = "0.000">-0.294</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y133.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y133.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.341</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.295" src = "0.000">-0.295</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y130.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y130.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.341</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.295" src = "0.000">-0.295</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y129.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="329"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="330" type="MINPERIOD" name="Toffpwl" slack="1.206" period="3.332" constraintValue="3.332" deviceLimit="2.126" freqLimit="470.367" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="331" type="MINLOWPULSE" name="Toffpwl" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="332" type="MINHIGHPULSE" name="Toffpwh" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="333" twConstType="PERIOD" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="334"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;
        TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="335" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y143.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="336" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y148.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="337" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y140.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="338" twConstType="PERIOD" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRpt anchorID="339"><twConstPath anchorID="340" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.353</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.307" src = "0.000">-0.307</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y145.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y145.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.354</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y142.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.354</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>3.332</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y141.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y141.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="349"><twConstPath anchorID="350" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.332">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="351"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="352" type="MINPERIOD" name="Toffpwl" slack="1.206" period="3.332" constraintValue="3.332" deviceLimit="2.126" freqLimit="470.367" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="353" type="MINLOWPULSE" name="Toffpwl" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="354" type="MINHIGHPULSE" name="Toffpwh" slack="1.504" period="3.332" constraintValue="1.666" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="355" twConstType="PERIOD" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="356"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;
        TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="357" type="MINPERIOD" name="Tockper" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q&lt;0&gt;/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/CK" locationPin="OLOGIC_X1Y94.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="358" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y95.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="359" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y92.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="360" twConstType="PERIOD" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRpt anchorID="361"><twConstPath anchorID="362" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.685</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.307" src = "0.000">-0.307</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y95.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="363"><twConstPath anchorID="364" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.686</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y91.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y91.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="365"><twConstPath anchorID="366" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.686</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y92.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="373"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="374" type="MINPERIOD" name="Toffpwl" slack="4.538" period="6.664" constraintValue="6.664" deviceLimit="2.126" freqLimit="470.367" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="375" type="MINLOWPULSE" name="Toffpwl" slack="4.836" period="6.664" constraintValue="3.332" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="376" type="MINHIGHPULSE" name="Toffpwh" slack="4.836" period="6.664" constraintValue="3.332" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="377" twConstType="PERIOD" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="378"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;
        TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="379" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y75.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="380" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y77.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="381" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y76.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="382" twConstType="PERIOD" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>48</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>48</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRpt anchorID="383"><twConstPath anchorID="384" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.668</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.238</twTotPathDel><twClkSkew dest = "0.296" src = "0.000">-0.296</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q01</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y75.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>1.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.4</twPctLog><twPctRoute>23.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.672</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.294" src = "0.000">-0.294</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q64</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y82.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.672</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.294" src = "0.000">-0.294</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y83.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="395"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="396" type="MINPERIOD" name="Toffpwl" slack="4.538" period="6.664" constraintValue="6.664" deviceLimit="2.126" freqLimit="470.367" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="397" type="MINLOWPULSE" name="Toffpwl" slack="4.836" period="6.664" constraintValue="3.332" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="398" type="MINHIGHPULSE" name="Toffpwh" slack="4.836" period="6.664" constraintValue="3.332" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="399" twConstType="PERIOD" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="400"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;
        TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="401" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y69.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="402" type="MINPERIOD" name="Tosper_CLK" slack="0.596" period="1.666" constraintValue="1.666" deviceLimit="1.070" freqLimit="934.579" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y70.CLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="403" twConstType="PERIOD" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRpt anchorID="404"><twConstPath anchorID="405" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.667</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.289" src = "0.000">-0.289</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q64</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y70.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="406"><twConstPath anchorID="407" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.667</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.289" src = "0.000">-0.289</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q54</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="408"><twConstPath anchorID="409" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.670</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.229</twTotPathDel><twClkSkew dest = "0.289" src = "0.000">-0.289</twClkSkew><twDelConst>6.664</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.081" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.054</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q55</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>1.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>77.0</twPctLog><twPctRoute>23.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="410"><twConstPath anchorID="411" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.075</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.195" src = "0.000">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q56</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y69.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.135</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="412"><twConstPath anchorID="413" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.271</twTotPathDel><twClkSkew dest = "0.195" src = "0.000">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q55</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y69.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.135</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="414"><twConstPath anchorID="415" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="RAM">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.271</twTotPathDel><twClkSkew dest = "0.195" src = "0.000">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q54</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y69.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.135</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.664">u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="416"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="417" type="MINPERIOD" name="Toffpwl" slack="4.538" period="6.664" constraintValue="6.664" deviceLimit="2.126" freqLimit="470.367" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="418" type="MINLOWPULSE" name="Toffpwl" slack="4.836" period="6.664" constraintValue="3.332" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="419" type="MINHIGHPULSE" name="Toffpwh" slack="4.836" period="6.664" constraintValue="3.332" deviceLimit="0.914" physResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="u_ddr3_interface_fast/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConstRollupTable uID="10" anchorID="420"><twConstRollup name="TS_sys_clk" fullName="TS_sys_clk = PERIOD TIMEGRP &quot;TNM_sys_clk&quot; 9.996 ns HIGH 50%;" type="origin" depth="0" requirement="9.996" prefType="period" actual="4.000" actualRollup="9.600" errors="0" errorRollup="0" items="0" itemsRollup="397287"/><twConstRollup name="TS_u_ddr3_interface_fast_u_ddr3_infrastructure_pll_clk3" fullName="TS_u_ddr3_interface_fast_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_ddr3_infrastructure_pll_clk3&quot; TS_sys_clk /         1.5 HIGH 50%;" type="child" depth="1" requirement="6.664" prefType="period" actual="3.000" actualRollup="6.290" errors="0" errorRollup="0" items="0" itemsRollup="396693"/><twConstRollup name="TS_u_ddr3_interface_fast_u_ddr3_infrastructure_clk_pll_i" fullName="TS_u_ddr3_interface_fast_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_ddr3_infrastructure_clk_pll_i&quot;         TS_u_ddr3_interface_fast_u_ddr3_infrastructure_pll_clk3 HIGH 50%;" type="child" depth="2" requirement="6.664" prefType="period" actual="6.290" actualRollup="N/A" errors="0" errorRollup="0" items="396693" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_freq_refclk" fullName="TS_u_ddr3_interface_fast_freq_refclk = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_freq_refclk&quot; TS_sys_clk / 6 PHASE 1.561875 ns         HIGH 50%;" type="child" depth="1" requirement="1.666" prefType="period" actual="1.072" actualRollup="1.070" errors="0" errorRollup="0" items="0" itemsRollup="128"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;         TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.666" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.332" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;         TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.666" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.332" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.666" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.332" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_u_ddr3_interface_fast_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.666" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.332" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_mem_refclk" fullName="TS_u_ddr3_interface_fast_mem_refclk = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_mem_refclk&quot; TS_sys_clk / 6 HIGH 50%;" type="child" depth="1" requirement="1.666" prefType="period" actual="1.070" actualRollup="1.070" errors="0" errorRollup="0" items="0" itemsRollup="240"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.666" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.332" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.666" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.332" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.666" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.332" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.666" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.332" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.666" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="6.664" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.666" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="6.664" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="48" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_u_ddr3_interface_fast_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.666" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv" fullName="TS_u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_u_ddr3_interface_fast_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="6.664" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="8" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_clk_ref_i" fullName="TS_u_ddr3_interface_fast_clk_ref_i = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_clk_ref_i&quot; TS_sys_clk / 2.4 HIGH 50%;" type="child" depth="1" requirement="4.165" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="224" itemsRollup="0"/><twConstRollup name="TS_u_ddr3_interface_fast_sync_pulse" fullName="TS_u_ddr3_interface_fast_sync_pulse = PERIOD TIMEGRP         &quot;u_ddr3_interface_fast_sync_pulse&quot; TS_sys_clk / 0.375 PHASE 0.728875         ns HIGH 6.25%;" type="child" depth="1" requirement="26.656" prefType="period" actual="8.560" actualRollup="N/A" errors="0" errorRollup="0" items="2" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="11" anchorID="421"><twConstRollup name="TS_ISERDES_CLOCK" fullName="TS_ISERDES_CLOCK = PERIOD TIMEGRP &quot;TNM_ISERDES_CLK&quot; 1.666 ns HIGH 50%;" type="origin" depth="0" requirement="1.666" prefType="period" actual="1.070" actualRollup="0.885" errors="0" errorRollup="0" items="0" itemsRollup="64"/><twConstRollup name="TS_MULTICYCLEPATH" fullName="TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP &quot;TNM_SOURCE_IDLE&quot; TO TIMEGRP         &quot;TNM_DEST_ISERDES&quot; TS_ISERDES_CLOCK * 6;" type="child" depth="1" requirement="9.996" prefType="maxdelay" actual="5.308" actualRollup="N/A" errors="0" errorRollup="0" items="64" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="422">0</twUnmetConstCnt><twDataSheet anchorID="423" twNameLen="15"><twClk2SUList anchorID="424" twDestWidth="9"><twDest>sys_clk_i</twDest><twClk2SU><twSrc>sys_clk_i</twSrc><twRiseRise>6.290</twRiseRise><twRiseFall>5.308</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="425"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>430034</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>83441</twConnCnt></twConstCov><twStats anchorID="426"><twMinPer>11.479</twMinPer><twFootnote number="1" /><twMaxFreq>87.116</twMaxFreq><twMaxFromToDel>5.308</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jan 17 11:45:07 2013 </twTimestamp></twFoot><twClientInfo anchorID="427"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1590 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
