/**********************************************
*                 Generated include file
*                      DO NOT MODIFY
*/
#ifndef GENERATED_DTS_BOARD_UNFIXED_H
#define GENERATED_DTS_BOARD_UNFIXED_H
/* code-partition@400 */
#define DT_CODE_PARTITION_OFFSET	1024
#define DT_CODE_PARTITION_SIZE		0

/* flash@63000000 */
#define DT_FLASH_BASE_ADDRESS	0x63000000
#define DT_FLASH_SIZE		8192

/* bbl@0 */
#define DT_BRCM_CIT_BBL_0_IRQ_0		33
#define DT_BRCM_CIT_BBL_0_IRQ_0_TYPE	1
#define DT_BRCM_CIT_BBL_0_IRQ_1		26
#define DT_BRCM_CIT_BBL_0_IRQ_1_TYPE	1

/* clock@56010000 */
#define DT_BRCM_CIT_ARMPLL_56010000_BASE_ADDRESS	0x56010000
#define DT_BRCM_CIT_ARMPLL_56010000_SIZE		3584
#define DT_BRCM_CIT_ARMPLL_0_BASE_ADDRESS		DT_BRCM_CIT_ARMPLL_56010000_BASE_ADDRESS
#define DT_BRCM_CIT_ARMPLL_0_SIZE			DT_BRCM_CIT_ARMPLL_56010000_SIZE

/* dma@51000000 */
#define DT_ARM_PL080_51000000_BASE_ADDRESS	0x51000000
#define DT_ARM_PL080_51000000_DMA_CHANNELS	8
#define DT_ARM_PL080_51000000_IRQ_0		14
#define DT_ARM_PL080_51000000_IRQ_0_TYPE	1
#define DT_ARM_PL080_51000000_IRQ_1		15
#define DT_ARM_PL080_51000000_IRQ_1_TYPE	1
#define DT_ARM_PL080_51000000_SIZE		4096
#define DT_ARM_PL080_0_BASE_ADDRESS		DT_ARM_PL080_51000000_BASE_ADDRESS
#define DT_ARM_PL080_0_DMA_CHANNELS		DT_ARM_PL080_51000000_DMA_CHANNELS
#define DT_ARM_PL080_0_IRQ_0			DT_ARM_PL080_51000000_IRQ_0
#define DT_ARM_PL080_0_IRQ_0_TYPE		DT_ARM_PL080_51000000_IRQ_0_TYPE
#define DT_ARM_PL080_0_IRQ_1			DT_ARM_PL080_51000000_IRQ_1
#define DT_ARM_PL080_0_IRQ_1_TYPE		DT_ARM_PL080_51000000_IRQ_1_TYPE
#define DT_ARM_PL080_0_SIZE			DT_ARM_PL080_51000000_SIZE

/* dmu@30024000 */
#define DT_BRCM_CIT_DMU_30024000_BASE_ADDRESS	0x30024000
#define DT_BRCM_CIT_DMU_30024000_SIZE		2048
#define DT_BRCM_CIT_DMU_0_BASE_ADDRESS		DT_BRCM_CIT_DMU_30024000_BASE_ADDRESS
#define DT_BRCM_CIT_DMU_0_SIZE			DT_BRCM_CIT_DMU_30024000_SIZE

/* dpa@50020830 */
#define DT_BRCM_CIT_DPA_50020830_BASE_ADDRESS	0x50020830
#define DT_BRCM_CIT_DPA_50020830_SIZE		256
#define DT_BRCM_CIT_DPA_0_BASE_ADDRESS		DT_BRCM_CIT_DPA_50020830_BASE_ADDRESS
#define DT_BRCM_CIT_DPA_0_SIZE			DT_BRCM_CIT_DPA_50020830_SIZE

/* dru@3001c000 */
#define DT_BRCM_CIT_CRMU_DRU_3001C000_BASE_ADDRESS	0x3001c000
#define DT_BRCM_CIT_CRMU_DRU_3001C000_SIZE		4096
#define DT_BRCM_CIT_CRMU_DRU_0_BASE_ADDRESS		DT_BRCM_CIT_CRMU_DRU_3001C000_BASE_ADDRESS
#define DT_BRCM_CIT_CRMU_DRU_0_SIZE			DT_BRCM_CIT_CRMU_DRU_3001C000_SIZE

/* dru@3001d000 */
#define DT_BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS	0x3001d000
#define DT_BRCM_CIT_CHIP_DRU_3001D000_SIZE		3072
#define DT_BRCM_CIT_CHIP_DRU_0_BASE_ADDRESS		DT_BRCM_CIT_CHIP_DRU_3001D000_BASE_ADDRESS
#define DT_BRCM_CIT_CHIP_DRU_0_SIZE			DT_BRCM_CIT_CHIP_DRU_3001D000_SIZE

/* flash0_read@63000000 */
#define DT_BRCM_CIT_QSPI_63000000_BASE_ADDRESS		0x63000000
#define DT_BRCM_CIT_QSPI_63000000_SIZE			33554432
#define DT_BRCM_CIT_QSPI_0_BASE_ADDRESS			DT_BRCM_CIT_QSPI_63000000_BASE_ADDRESS
#define DT_BRCM_CIT_QSPI_0_SIZE				DT_BRCM_CIT_QSPI_63000000_SIZE

/* flash0_write@67000000 */
#define DT_BRCM_CIT_QSPI_67000000_BASE_ADDRESS		0x67000000
#define DT_BRCM_CIT_QSPI_67000000_SIZE			33554432
#define DT_BRCM_CIT_QSPI_1_BASE_ADDRESS			DT_BRCM_CIT_QSPI_67000000_BASE_ADDRESS
#define DT_BRCM_CIT_QSPI_1_SIZE				DT_BRCM_CIT_QSPI_67000000_SIZE

/* flash1_read@65000000 */
#define DT_BRCM_CIT_QSPI_65000000_BASE_ADDRESS		0x65000000
#define DT_BRCM_CIT_QSPI_65000000_SIZE			33554432
#define DT_BRCM_CIT_QSPI_2_BASE_ADDRESS			DT_BRCM_CIT_QSPI_65000000_BASE_ADDRESS
#define DT_BRCM_CIT_QSPI_2_SIZE				DT_BRCM_CIT_QSPI_65000000_SIZE

/* flash1_write@69000000 */
#define DT_BRCM_CIT_QSPI_69000000_BASE_ADDRESS		0x69000000
#define DT_BRCM_CIT_QSPI_69000000_SIZE			33554432
#define DT_BRCM_CIT_QSPI_3_BASE_ADDRESS			DT_BRCM_CIT_QSPI_69000000_BASE_ADDRESS
#define DT_BRCM_CIT_QSPI_3_SIZE				DT_BRCM_CIT_QSPI_69000000_SIZE

/* gpio@30024800 */
#define DT_BRCM_CIT_AON_GPIO_30024800_BASE_ADDRESS	0x30024800
#define DT_BRCM_CIT_AON_GPIO_30024800_SIZE		1024
#define DT_BRCM_CIT_AON_GPIO_0_BASE_ADDRESS		DT_BRCM_CIT_AON_GPIO_30024800_BASE_ADDRESS
#define DT_BRCM_CIT_AON_GPIO_0_SIZE			DT_BRCM_CIT_AON_GPIO_30024800_SIZE

/* gpio@44098000 */
#define DT_BRCM_CIT_IOSYS_GPIO_44098000_BASE_ADDRESS	0x44098000
#define DT_BRCM_CIT_IOSYS_GPIO_44098000_SIZE		20
#define DT_BRCM_CIT_IOSYS_GPIO_0_BASE_ADDRESS		DT_BRCM_CIT_IOSYS_GPIO_44098000_BASE_ADDRESS
#define DT_BRCM_CIT_IOSYS_GPIO_0_SIZE			DT_BRCM_CIT_IOSYS_GPIO_44098000_SIZE

/* gpio@45030000 */
#define DT_BRCM_CIT_GPIO_45030000_BASE_ADDRESS		0x45030000
#define DT_BRCM_CIT_GPIO_45030000_IRQ_0			54
#define DT_BRCM_CIT_GPIO_45030000_IRQ_0_TYPE		1
#define DT_BRCM_CIT_GPIO_45030000_SIZE			1104
#define DT_BRCM_CIT_GPIO_0_BASE_ADDRESS			DT_BRCM_CIT_GPIO_45030000_BASE_ADDRESS
#define DT_BRCM_CIT_GPIO_0_IRQ_0			DT_BRCM_CIT_GPIO_45030000_IRQ_0
#define DT_BRCM_CIT_GPIO_0_IRQ_0_TYPE			DT_BRCM_CIT_GPIO_45030000_IRQ_0_TYPE
#define DT_BRCM_CIT_GPIO_0_SIZE				DT_BRCM_CIT_GPIO_45030000_SIZE

/* i2c@30020000 */
#define DT_BRCM_CIT_I2C_30020000_BASE_ADDRESS	0x30020000
#define DT_BRCM_CIT_I2C_30020000_SIZE		256
#define DT_BRCM_CIT_I2C_0_BASE_ADDRESS		DT_BRCM_CIT_I2C_30020000_BASE_ADDRESS
#define DT_BRCM_CIT_I2C_0_SIZE			DT_BRCM_CIT_I2C_30020000_SIZE

/* i2c@30020100 */
#define DT_BRCM_CIT_I2C_30020100_BASE_ADDRESS	0x30020100
#define DT_BRCM_CIT_I2C_30020100_SIZE		256
#define DT_BRCM_CIT_I2C_1_BASE_ADDRESS		DT_BRCM_CIT_I2C_30020100_BASE_ADDRESS
#define DT_BRCM_CIT_I2C_1_SIZE			DT_BRCM_CIT_I2C_30020100_SIZE

/* i2c@30020200 */
#define DT_BRCM_CIT_I2C_30020200_BASE_ADDRESS	0x30020200
#define DT_BRCM_CIT_I2C_30020200_SIZE		256
#define DT_BRCM_CIT_I2C_2_BASE_ADDRESS		DT_BRCM_CIT_I2C_30020200_BASE_ADDRESS
#define DT_BRCM_CIT_I2C_2_SIZE			DT_BRCM_CIT_I2C_30020200_SIZE

/* interrupt-controller@62001000 */
#define DT_ARM_GIC_62001000_ARM_NUM_IRQS	160
#define DT_ARM_GIC_62001000_BASE_ADDRESS_0	0x62001000
#define DT_ARM_GIC_62001000_BASE_ADDRESS_1	0x62002000
#define DT_ARM_GIC_62001000_SIZE_0		4096
#define DT_ARM_GIC_62001000_SIZE_1		8192
#define DT_ARM_GIC_0_ARM_NUM_IRQS		DT_ARM_GIC_62001000_ARM_NUM_IRQS
#define DT_ARM_GIC_0_BASE_ADDRESS_0		DT_ARM_GIC_62001000_BASE_ADDRESS_0
#define DT_ARM_GIC_0_BASE_ADDRESS_1		DT_ARM_GIC_62001000_BASE_ADDRESS_1
#define DT_ARM_GIC_0_SIZE_0			DT_ARM_GIC_62001000_SIZE_0
#define DT_ARM_GIC_0_SIZE_1			DT_ARM_GIC_62001000_SIZE_1

/* memory@24000000 */
#define DT_MMIO_SRAM_0				1
#define DT_MMIO_SRAM_24000000_BASE_ADDRESS	0x24000000
#define DT_MMIO_SRAM_24000000_SIZE		1048576
#define DT_SRAM_BASE_ADDRESS			0x24000000
#define DT_SRAM_SIZE				1024
#define DT_MMIO_SRAM_0_BASE_ADDRESS		DT_SRAM_BASE_ADDRESS
#define DT_MMIO_SRAM_0_SIZE			DT_SRAM_SIZE

/* otpc@3001C800 */
#define DT_BRCM_CIT_OTPC_3001C800_BASE_ADDRESS		0x3001c800
#define DT_BRCM_CIT_OTPC_3001C800_SIZE			256
#define DT_BRCM_CIT_OTPC_0_BASE_ADDRESS			DT_BRCM_CIT_OTPC_3001C800_BASE_ADDRESS
#define DT_BRCM_CIT_OTPC_0_SIZE				DT_BRCM_CIT_OTPC_3001C800_SIZE

/* pka@E0042000 */
#define DT_BRCM_CIT_PKA_E0042000_BASE_ADDRESS	0xe0042000
#define DT_BRCM_CIT_PKA_E0042000_SIZE		256
#define DT_BRCM_CIT_PKA_0_BASE_ADDRESS		DT_BRCM_CIT_PKA_E0042000_BASE_ADDRESS
#define DT_BRCM_CIT_PKA_0_SIZE			DT_BRCM_CIT_PKA_E0042000_SIZE

/* pwm@440a0500 */
#define DT_BRCM_CIT_PWM_440A0500_BASE_ADDRESS	0x440a0500
#define DT_BRCM_CIT_PWM_440A0500_SIZE		4096
#define DT_BRCM_CIT_PWM_0_BASE_ADDRESS		DT_BRCM_CIT_PWM_440A0500_BASE_ADDRESS
#define DT_BRCM_CIT_PWM_0_SIZE			DT_BRCM_CIT_PWM_440A0500_SIZE

/* rng@45220000 */
#define DT_BRCM_CIT_RNG_45220000_BASE_ADDRESS	0x45220000
#define DT_BRCM_CIT_RNG_45220000_SIZE		256
#define DT_BRCM_CIT_RNG_0_BASE_ADDRESS		DT_BRCM_CIT_RNG_45220000_BASE_ADDRESS
#define DT_BRCM_CIT_RNG_0_SIZE			DT_BRCM_CIT_RNG_45220000_SIZE

/* scc@45130000 */
#define DT_BRCM_CIT_SCC_45130000_BASE_ADDRESS	0x45130000
#define DT_BRCM_CIT_SCC_45130000_SIZE		4096
#define DT_BRCM_CIT_SCC_0_BASE_ADDRESS		DT_BRCM_CIT_SCC_45130000_BASE_ADDRESS
#define DT_BRCM_CIT_SCC_0_SIZE			DT_BRCM_CIT_SCC_45130000_SIZE

/* sdio@48000000 */
#define DT_BRCM_CIT_SDIO_48000000_BASE_ADDRESS		0x48000000
#define DT_BRCM_CIT_SDIO_48000000_IRQ_0			76
#define DT_BRCM_CIT_SDIO_48000000_IRQ_0_TYPE		1
#define DT_BRCM_CIT_SDIO_48000000_SIZE			256
#define DT_BRCM_CIT_SDIO_0_BASE_ADDRESS			DT_BRCM_CIT_SDIO_48000000_BASE_ADDRESS
#define DT_BRCM_CIT_SDIO_0_IRQ_0			DT_BRCM_CIT_SDIO_48000000_IRQ_0
#define DT_BRCM_CIT_SDIO_0_IRQ_0_TYPE			DT_BRCM_CIT_SDIO_48000000_IRQ_0_TYPE
#define DT_BRCM_CIT_SDIO_0_SIZE				DT_BRCM_CIT_SDIO_48000000_SIZE

/* smau@50020400 */
#define DT_BRCM_CIT_SMAU_50020400_BASE_ADDRESS		0x50020400
#define DT_BRCM_CIT_SMAU_50020400_SIZE			256
#define DT_BRCM_CIT_SMAU_0_BASE_ADDRESS			DT_BRCM_CIT_SMAU_50020400_BASE_ADDRESS
#define DT_BRCM_CIT_SMAU_0_SIZE				DT_BRCM_CIT_SMAU_50020400_SIZE

/* smc@53000000 */
#define DT_ARM_SMC_PL352_53000000_BASE_ADDRESS		0x53000000
#define DT_ARM_SMC_PL352_53000000_SIZE			4096
#define DT_ARM_SMC_PL352_0_BASE_ADDRESS			DT_ARM_SMC_PL352_53000000_BASE_ADDRESS
#define DT_ARM_SMC_PL352_0_SIZE				DT_ARM_SMC_PL352_53000000_SIZE

/* sotp@30027000 */
#define DT_BRCM_CIT_SOTP_30027000_BASE_ADDRESS		0x30027000
#define DT_BRCM_CIT_SOTP_30027000_SIZE			256
#define DT_BRCM_CIT_SOTP_0_BASE_ADDRESS			DT_BRCM_CIT_SOTP_30027000_BASE_ADDRESS
#define DT_BRCM_CIT_SOTP_0_SIZE				DT_BRCM_CIT_SOTP_30027000_SIZE

/* spi@44040000 */
#define DT_BRCM_CIT_SPI_44040000_BASE_ADDRESS	0x44040000
#define DT_BRCM_CIT_SPI_44040000_IRQ_0		53
#define DT_BRCM_CIT_SPI_44040000_IRQ_0_TYPE	1
#define DT_BRCM_CIT_SPI_44040000_SIZE		4096
#define DT_BRCM_CIT_SPI_0_BASE_ADDRESS		DT_BRCM_CIT_SPI_44040000_BASE_ADDRESS
#define DT_BRCM_CIT_SPI_0_IRQ_0			DT_BRCM_CIT_SPI_44040000_IRQ_0
#define DT_BRCM_CIT_SPI_0_IRQ_0_TYPE		DT_BRCM_CIT_SPI_44040000_IRQ_0_TYPE
#define DT_BRCM_CIT_SPI_0_SIZE			DT_BRCM_CIT_SPI_44040000_SIZE

/* spi@44050000 */
#define DT_BRCM_CIT_SPI_44050000_BASE_ADDRESS	0x44050000
#define DT_BRCM_CIT_SPI_44050000_IRQ_0		52
#define DT_BRCM_CIT_SPI_44050000_IRQ_0_TYPE	1
#define DT_BRCM_CIT_SPI_44050000_SIZE		4096
#define DT_BRCM_CIT_SPI_1_BASE_ADDRESS		DT_BRCM_CIT_SPI_44050000_BASE_ADDRESS
#define DT_BRCM_CIT_SPI_1_IRQ_0			DT_BRCM_CIT_SPI_44050000_IRQ_0
#define DT_BRCM_CIT_SPI_1_IRQ_0_TYPE		DT_BRCM_CIT_SPI_44050000_IRQ_0_TYPE
#define DT_BRCM_CIT_SPI_1_SIZE			DT_BRCM_CIT_SPI_44050000_SIZE

/* spi@44060000 */
#define DT_BRCM_CIT_SPI_44060000_BASE_ADDRESS	0x44060000
#define DT_BRCM_CIT_SPI_44060000_IRQ_0		51
#define DT_BRCM_CIT_SPI_44060000_IRQ_0_TYPE	1
#define DT_BRCM_CIT_SPI_44060000_SIZE		4096
#define DT_BRCM_CIT_SPI_2_BASE_ADDRESS		DT_BRCM_CIT_SPI_44060000_BASE_ADDRESS
#define DT_BRCM_CIT_SPI_2_IRQ_0			DT_BRCM_CIT_SPI_44060000_IRQ_0
#define DT_BRCM_CIT_SPI_2_IRQ_0_TYPE		DT_BRCM_CIT_SPI_44060000_IRQ_0_TYPE
#define DT_BRCM_CIT_SPI_2_SIZE			DT_BRCM_CIT_SPI_44060000_SIZE

/* spi@44070000 */
#define DT_BRCM_CIT_SPI_44070000_BASE_ADDRESS	0x44070000
#define DT_BRCM_CIT_SPI_44070000_IRQ_0		50
#define DT_BRCM_CIT_SPI_44070000_IRQ_0_TYPE	1
#define DT_BRCM_CIT_SPI_44070000_SIZE		4096
#define DT_BRCM_CIT_SPI_3_BASE_ADDRESS		DT_BRCM_CIT_SPI_44070000_BASE_ADDRESS
#define DT_BRCM_CIT_SPI_3_IRQ_0			DT_BRCM_CIT_SPI_44070000_IRQ_0
#define DT_BRCM_CIT_SPI_3_IRQ_0_TYPE		DT_BRCM_CIT_SPI_44070000_IRQ_0_TYPE
#define DT_BRCM_CIT_SPI_3_SIZE			DT_BRCM_CIT_SPI_44070000_SIZE

/* spi@44080000 */
#define DT_BRCM_CIT_SPI_44080000_BASE_ADDRESS	0x44080000
#define DT_BRCM_CIT_SPI_44080000_IRQ_0		49
#define DT_BRCM_CIT_SPI_44080000_IRQ_0_TYPE	1
#define DT_BRCM_CIT_SPI_44080000_SIZE		4096
#define DT_BRCM_CIT_SPI_4_BASE_ADDRESS		DT_BRCM_CIT_SPI_44080000_BASE_ADDRESS
#define DT_BRCM_CIT_SPI_4_IRQ_0			DT_BRCM_CIT_SPI_44080000_IRQ_0
#define DT_BRCM_CIT_SPI_4_IRQ_0_TYPE		DT_BRCM_CIT_SPI_44080000_IRQ_0_TYPE
#define DT_BRCM_CIT_SPI_4_SIZE			DT_BRCM_CIT_SPI_44080000_SIZE

/* spl@30025000 */
#define DT_BRCM_CIT_SPL_30025000_BASE_ADDRESS	0x30025000
#define DT_BRCM_CIT_SPL_30025000_IRQ_0		27
#define DT_BRCM_CIT_SPL_30025000_IRQ_0_TYPE	1
#define DT_BRCM_CIT_SPL_30025000_IRQ_1		28
#define DT_BRCM_CIT_SPL_30025000_IRQ_1_TYPE	1
#define DT_BRCM_CIT_SPL_30025000_IRQ_2		29
#define DT_BRCM_CIT_SPL_30025000_IRQ_2_TYPE	1
#define DT_BRCM_CIT_SPL_30025000_IRQ_3		30
#define DT_BRCM_CIT_SPL_30025000_IRQ_3_TYPE	1
#define DT_BRCM_CIT_SPL_30025000_SIZE		256
#define DT_BRCM_CIT_SPL_0_BASE_ADDRESS		DT_BRCM_CIT_SPL_30025000_BASE_ADDRESS
#define DT_BRCM_CIT_SPL_0_IRQ_0			DT_BRCM_CIT_SPL_30025000_IRQ_0
#define DT_BRCM_CIT_SPL_0_IRQ_0_TYPE		DT_BRCM_CIT_SPL_30025000_IRQ_0_TYPE
#define DT_BRCM_CIT_SPL_0_IRQ_1			DT_BRCM_CIT_SPL_30025000_IRQ_1
#define DT_BRCM_CIT_SPL_0_IRQ_1_TYPE		DT_BRCM_CIT_SPL_30025000_IRQ_1_TYPE
#define DT_BRCM_CIT_SPL_0_IRQ_2			DT_BRCM_CIT_SPL_30025000_IRQ_2
#define DT_BRCM_CIT_SPL_0_IRQ_2_TYPE		DT_BRCM_CIT_SPL_30025000_IRQ_2_TYPE
#define DT_BRCM_CIT_SPL_0_IRQ_3			DT_BRCM_CIT_SPL_30025000_IRQ_3
#define DT_BRCM_CIT_SPL_0_IRQ_3_TYPE		DT_BRCM_CIT_SPL_30025000_IRQ_3_TYPE
#define DT_BRCM_CIT_SPL_0_SIZE			DT_BRCM_CIT_SPL_30025000_SIZE

/* spru@30026000 */
#define DT_BRCM_CIT_SPRU_30026000_BASE_ADDRESS		0x30026000
#define DT_BRCM_CIT_SPRU_30026000_SIZE			16
#define DT_BRCM_CIT_SPRU_0_BASE_ADDRESS			DT_BRCM_CIT_SPRU_30026000_BASE_ADDRESS
#define DT_BRCM_CIT_SPRU_0_SIZE				DT_BRCM_CIT_SPRU_30026000_SIZE

/* timer */
#define DT_ARM_CORTEXA_TIMER_TIMER_IRQ_0	29
#define DT_ARM_CORTEXA_TIMER_TIMER_IRQ_0_TYPE	0
#define DT_ARM_CORTEXA_TIMER_0_IRQ_0		DT_ARM_CORTEXA_TIMER_TIMER_IRQ_0
#define DT_ARM_CORTEXA_TIMER_0_IRQ_0_TYPE	DT_ARM_CORTEXA_TIMER_TIMER_IRQ_0_TYPE

/* timer@45040000 */
#define DT_ARM_SP804_TIMER_45040000_BASE_ADDRESS	0x45040000
#define DT_ARM_SP804_TIMER_45040000_IRQ_0		56
#define DT_ARM_SP804_TIMER_45040000_IRQ_0_TYPE		1
#define DT_ARM_SP804_TIMER_45040000_SIZE		32
#define DT_ARM_SP804_TIMER_0_BASE_ADDRESS		DT_ARM_SP804_TIMER_45040000_BASE_ADDRESS
#define DT_ARM_SP804_TIMER_0_IRQ_0			DT_ARM_SP804_TIMER_45040000_IRQ_0
#define DT_ARM_SP804_TIMER_0_IRQ_0_TYPE			DT_ARM_SP804_TIMER_45040000_IRQ_0_TYPE
#define DT_ARM_SP804_TIMER_0_SIZE			DT_ARM_SP804_TIMER_45040000_SIZE

/* timer@45040020 */
#define DT_ARM_SP804_TIMER_45040020_BASE_ADDRESS	0x45040020
#define DT_ARM_SP804_TIMER_45040020_IRQ_0		57
#define DT_ARM_SP804_TIMER_45040020_IRQ_0_TYPE		1
#define DT_ARM_SP804_TIMER_45040020_SIZE		32
#define DT_ARM_SP804_TIMER_1_BASE_ADDRESS		DT_ARM_SP804_TIMER_45040020_BASE_ADDRESS
#define DT_ARM_SP804_TIMER_1_IRQ_0			DT_ARM_SP804_TIMER_45040020_IRQ_0
#define DT_ARM_SP804_TIMER_1_IRQ_0_TYPE			DT_ARM_SP804_TIMER_45040020_IRQ_0_TYPE
#define DT_ARM_SP804_TIMER_1_SIZE			DT_ARM_SP804_TIMER_45040020_SIZE

/* timer@45050000 */
#define DT_ARM_SP804_TIMER_45050000_BASE_ADDRESS	0x45050000
#define DT_ARM_SP804_TIMER_45050000_IRQ_0		58
#define DT_ARM_SP804_TIMER_45050000_IRQ_0_TYPE		1
#define DT_ARM_SP804_TIMER_45050000_SIZE		32
#define DT_ARM_SP804_TIMER_2_BASE_ADDRESS		DT_ARM_SP804_TIMER_45050000_BASE_ADDRESS
#define DT_ARM_SP804_TIMER_2_IRQ_0			DT_ARM_SP804_TIMER_45050000_IRQ_0
#define DT_ARM_SP804_TIMER_2_IRQ_0_TYPE			DT_ARM_SP804_TIMER_45050000_IRQ_0_TYPE
#define DT_ARM_SP804_TIMER_2_SIZE			DT_ARM_SP804_TIMER_45050000_SIZE

/* timer@45050020 */
#define DT_ARM_SP804_TIMER_45050020_BASE_ADDRESS	0x45050020
#define DT_ARM_SP804_TIMER_45050020_IRQ_0		59
#define DT_ARM_SP804_TIMER_45050020_IRQ_0_TYPE		1
#define DT_ARM_SP804_TIMER_45050020_SIZE		32
#define DT_ARM_SP804_TIMER_3_BASE_ADDRESS		DT_ARM_SP804_TIMER_45050020_BASE_ADDRESS
#define DT_ARM_SP804_TIMER_3_IRQ_0			DT_ARM_SP804_TIMER_45050020_IRQ_0
#define DT_ARM_SP804_TIMER_3_IRQ_0_TYPE			DT_ARM_SP804_TIMER_45050020_IRQ_0_TYPE
#define DT_ARM_SP804_TIMER_3_SIZE			DT_ARM_SP804_TIMER_45050020_SIZE

/* timer@45140000 */
#define DT_ARM_SP804_TIMER_45140000_BASE_ADDRESS	0x45140000
#define DT_ARM_SP804_TIMER_45140000_IRQ_0		71
#define DT_ARM_SP804_TIMER_45140000_IRQ_0_TYPE		1
#define DT_ARM_SP804_TIMER_45140000_SIZE		32
#define DT_ARM_SP804_TIMER_4_BASE_ADDRESS		DT_ARM_SP804_TIMER_45140000_BASE_ADDRESS
#define DT_ARM_SP804_TIMER_4_IRQ_0			DT_ARM_SP804_TIMER_45140000_IRQ_0
#define DT_ARM_SP804_TIMER_4_IRQ_0_TYPE			DT_ARM_SP804_TIMER_45140000_IRQ_0_TYPE
#define DT_ARM_SP804_TIMER_4_SIZE			DT_ARM_SP804_TIMER_45140000_SIZE

/* timer@45140020 */
#define DT_ARM_SP804_TIMER_45140020_BASE_ADDRESS	0x45140020
#define DT_ARM_SP804_TIMER_45140020_IRQ_0		72
#define DT_ARM_SP804_TIMER_45140020_IRQ_0_TYPE		1
#define DT_ARM_SP804_TIMER_45140020_SIZE		32
#define DT_ARM_SP804_TIMER_5_BASE_ADDRESS		DT_ARM_SP804_TIMER_45140020_BASE_ADDRESS
#define DT_ARM_SP804_TIMER_5_IRQ_0			DT_ARM_SP804_TIMER_45140020_IRQ_0
#define DT_ARM_SP804_TIMER_5_IRQ_0_TYPE			DT_ARM_SP804_TIMER_45140020_IRQ_0_TYPE
#define DT_ARM_SP804_TIMER_5_SIZE			DT_ARM_SP804_TIMER_45140020_SIZE

/* timer@45150000 */
#define DT_ARM_SP804_TIMER_45150000_BASE_ADDRESS	0x45150000
#define DT_ARM_SP804_TIMER_45150000_IRQ_0		73
#define DT_ARM_SP804_TIMER_45150000_IRQ_0_TYPE		1
#define DT_ARM_SP804_TIMER_45150000_SIZE		32
#define DT_ARM_SP804_TIMER_6_BASE_ADDRESS		DT_ARM_SP804_TIMER_45150000_BASE_ADDRESS
#define DT_ARM_SP804_TIMER_6_IRQ_0			DT_ARM_SP804_TIMER_45150000_IRQ_0
#define DT_ARM_SP804_TIMER_6_IRQ_0_TYPE			DT_ARM_SP804_TIMER_45150000_IRQ_0_TYPE
#define DT_ARM_SP804_TIMER_6_SIZE			DT_ARM_SP804_TIMER_45150000_SIZE

/* timer@45150020 */
#define DT_ARM_SP804_TIMER_45150020_BASE_ADDRESS	0x45150020
#define DT_ARM_SP804_TIMER_45150020_IRQ_0		74
#define DT_ARM_SP804_TIMER_45150020_IRQ_0_TYPE		1
#define DT_ARM_SP804_TIMER_45150020_SIZE		32
#define DT_ARM_SP804_TIMER_7_BASE_ADDRESS		DT_ARM_SP804_TIMER_45150020_BASE_ADDRESS
#define DT_ARM_SP804_TIMER_7_IRQ_0			DT_ARM_SP804_TIMER_45150020_IRQ_0
#define DT_ARM_SP804_TIMER_7_IRQ_0_TYPE			DT_ARM_SP804_TIMER_45150020_IRQ_0_TYPE
#define DT_ARM_SP804_TIMER_7_SIZE			DT_ARM_SP804_TIMER_45150020_SIZE

/* uart@44000000 */
#define DT_NS16550_0				1
#define DT_NS16550_44000000_BASE_ADDRESS	0x44000000
#define DT_NS16550_44000000_CLOCK_FREQUENCY	66000000
#define DT_NS16550_44000000_CURRENT_SPEED	9600
#define DT_NS16550_44000000_IRQ_0		48
#define DT_NS16550_44000000_IRQ_0_TYPE		1
#define DT_NS16550_44000000_LABEL		"UART_3"
#define DT_NS16550_44000000_SIZE		256
#define DT_NS16550_0_BASE_ADDRESS		DT_NS16550_44000000_BASE_ADDRESS
#define DT_NS16550_0_CLOCK_FREQUENCY		DT_NS16550_44000000_CLOCK_FREQUENCY
#define DT_NS16550_0_CURRENT_SPEED		DT_NS16550_44000000_CURRENT_SPEED
#define DT_NS16550_0_IRQ_0			DT_NS16550_44000000_IRQ_0
#define DT_NS16550_0_IRQ_0_TYPE			DT_NS16550_44000000_IRQ_0_TYPE
#define DT_NS16550_0_LABEL			DT_NS16550_44000000_LABEL
#define DT_NS16550_0_SIZE			DT_NS16550_44000000_SIZE

/* uart@44010000 */
#define DT_NS16550_1				1
#define DT_NS16550_44010000_BASE_ADDRESS	0x44010000
#define DT_NS16550_44010000_CLOCK_FREQUENCY	66000000
#define DT_NS16550_44010000_CURRENT_SPEED	9600
#define DT_NS16550_44010000_IRQ_0		47
#define DT_NS16550_44010000_IRQ_0_TYPE		1
#define DT_NS16550_44010000_LABEL		"UART_2"
#define DT_NS16550_44010000_SIZE		256
#define DT_NS16550_1_BASE_ADDRESS		DT_NS16550_44010000_BASE_ADDRESS
#define DT_NS16550_1_CLOCK_FREQUENCY		DT_NS16550_44010000_CLOCK_FREQUENCY
#define DT_NS16550_1_CURRENT_SPEED		DT_NS16550_44010000_CURRENT_SPEED
#define DT_NS16550_1_IRQ_0			DT_NS16550_44010000_IRQ_0
#define DT_NS16550_1_IRQ_0_TYPE			DT_NS16550_44010000_IRQ_0_TYPE
#define DT_NS16550_1_LABEL			DT_NS16550_44010000_LABEL
#define DT_NS16550_1_SIZE			DT_NS16550_44010000_SIZE

/* uart@44020000 */
#define DT_NS16550_2				1
#define DT_NS16550_44020000_BASE_ADDRESS	0x44020000
#define DT_NS16550_44020000_CLOCK_FREQUENCY	66000000
#define DT_NS16550_44020000_CURRENT_SPEED	9600
#define DT_NS16550_44020000_IRQ_0		46
#define DT_NS16550_44020000_IRQ_0_TYPE		1
#define DT_NS16550_44020000_LABEL		"UART_1"
#define DT_NS16550_44020000_SIZE		256
#define DT_NS16550_2_BASE_ADDRESS		DT_NS16550_44020000_BASE_ADDRESS
#define DT_NS16550_2_CLOCK_FREQUENCY		DT_NS16550_44020000_CLOCK_FREQUENCY
#define DT_NS16550_2_CURRENT_SPEED		DT_NS16550_44020000_CURRENT_SPEED
#define DT_NS16550_2_IRQ_0			DT_NS16550_44020000_IRQ_0
#define DT_NS16550_2_IRQ_0_TYPE			DT_NS16550_44020000_IRQ_0_TYPE
#define DT_NS16550_2_LABEL			DT_NS16550_44020000_LABEL
#define DT_NS16550_2_SIZE			DT_NS16550_44020000_SIZE

/* uart@44030000 */
#define DT_NS16550_3				1
#define DT_NS16550_44030000_BASE_ADDRESS	0x44030000
#define DT_NS16550_44030000_CLOCK_FREQUENCY	66000000
#define DT_NS16550_44030000_CURRENT_SPEED	9600
#define DT_NS16550_44030000_IRQ_0		45
#define DT_NS16550_44030000_IRQ_0_TYPE		1
#define DT_NS16550_44030000_LABEL		"UART_0"
#define DT_NS16550_44030000_SIZE		256
#define DT_UART_CONSOLE_ON_DEV_NAME		"UART_0"
#define DT_UART_SHELL_ON_DEV_NAME		"UART_0"
#define DT_NS16550_3_BASE_ADDRESS		DT_NS16550_44030000_BASE_ADDRESS
#define DT_NS16550_3_CLOCK_FREQUENCY		DT_NS16550_44030000_CLOCK_FREQUENCY
#define DT_NS16550_3_CURRENT_SPEED		DT_NS16550_44030000_CURRENT_SPEED
#define DT_NS16550_3_IRQ_0			DT_NS16550_44030000_IRQ_0
#define DT_NS16550_3_IRQ_0_TYPE			DT_NS16550_44030000_IRQ_0_TYPE
#define DT_NS16550_3_LABEL			DT_NS16550_44030000_LABEL
#define DT_NS16550_3_SIZE			DT_NS16550_44030000_SIZE

/* unicam@56001000 */
#define DT_BRCM_CIT_UNICAM_56001000_BASE_ADDRESS	0x56001000
#define DT_BRCM_CIT_UNICAM_56001000_IRQ_0		75
#define DT_BRCM_CIT_UNICAM_56001000_IRQ_0_TYPE		1
#define DT_BRCM_CIT_UNICAM_56001000_SIZE		5416
#define DT_BRCM_CIT_UNICAM_0_BASE_ADDRESS		DT_BRCM_CIT_UNICAM_56001000_BASE_ADDRESS
#define DT_BRCM_CIT_UNICAM_0_IRQ_0			DT_BRCM_CIT_UNICAM_56001000_IRQ_0
#define DT_BRCM_CIT_UNICAM_0_IRQ_0_TYPE			DT_BRCM_CIT_UNICAM_56001000_IRQ_0_TYPE
#define DT_BRCM_CIT_UNICAM_0_SIZE			DT_BRCM_CIT_UNICAM_56001000_SIZE

/* usb2h@46000000 */
#define DT_BRCM_CIT_USB2H_46000000_BASE_ADDRESS		0x46000000
#define DT_BRCM_CIT_USB2H_46000000_IRQ_0		44
#define DT_BRCM_CIT_USB2H_46000000_IRQ_0_TYPE		1
#define DT_BRCM_CIT_USB2H_46000000_SIZE			4096
#define DT_BRCM_CIT_USB2H_0_BASE_ADDRESS		DT_BRCM_CIT_USB2H_46000000_BASE_ADDRESS
#define DT_BRCM_CIT_USB2H_0_IRQ_0			DT_BRCM_CIT_USB2H_46000000_IRQ_0
#define DT_BRCM_CIT_USB2H_0_IRQ_0_TYPE			DT_BRCM_CIT_USB2H_46000000_IRQ_0_TYPE
#define DT_BRCM_CIT_USB2H_0_SIZE			DT_BRCM_CIT_USB2H_46000000_SIZE

/* usbd@47000000 */
#define DT_BRCM_CIT_USBD_47000000_BASE_ADDRESS		0x47000000
#define DT_BRCM_CIT_USBD_47000000_IRQ_0			70
#define DT_BRCM_CIT_USBD_47000000_IRQ_0_TYPE		1
#define DT_BRCM_CIT_USBD_47000000_SIZE			1536
#define DT_BRCM_CIT_USBD_0_BASE_ADDRESS			DT_BRCM_CIT_USBD_47000000_BASE_ADDRESS
#define DT_BRCM_CIT_USBD_0_IRQ_0			DT_BRCM_CIT_USBD_47000000_IRQ_0
#define DT_BRCM_CIT_USBD_0_IRQ_0_TYPE			DT_BRCM_CIT_USBD_47000000_IRQ_0_TYPE
#define DT_BRCM_CIT_USBD_0_SIZE				DT_BRCM_CIT_USBD_47000000_SIZE

/* wdt@44090000 */
#define DT_ARM_SP805_44090000_BASE_ADDRESS	0x44090000
#define DT_ARM_SP805_44090000_IRQ_0		38
#define DT_ARM_SP805_44090000_IRQ_0_TYPE	1
#define DT_ARM_SP805_44090000_SIZE		4096
#define DT_ARM_SP805_0_BASE_ADDRESS		DT_ARM_SP805_44090000_BASE_ADDRESS
#define DT_ARM_SP805_0_IRQ_0			DT_ARM_SP805_44090000_IRQ_0
#define DT_ARM_SP805_0_IRQ_0_TYPE		DT_ARM_SP805_44090000_IRQ_0_TYPE
#define DT_ARM_SP805_0_SIZE			DT_ARM_SP805_44090000_SIZE

/* chosen */
#define DT_CHOSEN_ZEPHYR_CODE_PARTITION		1
#define DT_CHOSEN_ZEPHYR_CONSOLE		1
#define DT_CHOSEN_ZEPHYR_FLASH			1
#define DT_CHOSEN_ZEPHYR_SHELL_UART		1
#define DT_CHOSEN_ZEPHYR_SRAM			1

/* compatibles */
#define DT_COMPAT_MMIO_SRAM	1
#define DT_COMPAT_NS16550	1

#endif
