[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13583       tick       2529663       1154646       1109152       2529663 
      2  13583       tick       4307124       2099145       2083270       4307124 
      3  13583       tick       4306950       2099410       2080860       4306950 
      4  13583       tick       4313343       2102334       2080675       4313343 
      5  13583       tick       4307617       2099772       2075451       4307617 
      6  13583       tick       4311142       2101828       2076774       4311142 
      7  13583       tick       4307555       2100204       2081012       4307555 
      8  13583       tick       4179695       2038483       2020423       4179695 
      9  13583       tick       4423844       2156789       2140418       4423844 
     10  13583       tick       4295103       2092950       2075181       4295103 
     11  13583       tick       4307977       2100137       2081115       4307977 
     12  13583       tick       4299708       2096631       2080937       4299708 
     13  13583       tick       4308241       2099748       2080595       4308241 
     14  13583       tick       4308436       2100492       2079605       4308436 
     15  13583       tick       4309482       2100724       2076735       4309482 
     16  13583       tick       4303564       2098602       2077803       4303564 
     17  13583       tick       4305062       2099004       2080723       4305062 
     18  13583       tick       4301412       2096366       2079533       4301412 
     19  13583       tick       4301733       2097452       2081063       4301733 
     20  13583       exit       2046027        997455        988999       2046027 
