Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 1384a1ceb5e249368b634e7e702559cf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot project_behav xil_defaultlib.project -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture project of entity xil_defaultlib.project
Built simulation snapshot project_behav
