
AlarmClock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab9c  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001afc4  0800ad5c  0800ad5c  0000bd5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025d20  08025d20  00027080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08025d20  08025d20  00026d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025d28  08025d28  00027080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08025d28  08025d28  00026d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08025d2c  08025d2c  00026d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08025d30  00027000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e40  20000080  08025db0  00027080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ec0  08025db0  00027ec0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00027080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022e7d  00000000  00000000  000270b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004310  00000000  00000000  00049f2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cd0  00000000  00000000  0004e240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001682  00000000  00000000  0004ff10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002da9c  00000000  00000000  00051592  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024db3  00000000  00000000  0007f02e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011fa71  00000000  00000000  000a3de1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c3852  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008060  00000000  00000000  001c3898  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001cb8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000080 	.word	0x20000080
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800ad44 	.word	0x0800ad44

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000084 	.word	0x20000084
 80001fc:	0800ad44 	.word	0x0800ad44

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80005e6:	88fb      	ldrh	r3, [r7, #6]
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	2120      	movs	r1, #32
 80005ec:	4618      	mov	r0, r3
 80005ee:	f001 fae5 	bl	8001bbc <SENSOR_IO_Read>
 80005f2:	4603      	mov	r3, r0
 80005f4:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80005f6:	7bfb      	ldrb	r3, [r7, #15]
 80005f8:	f023 0304 	bic.w	r3, r3, #4
 80005fc:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80005fe:	7bfb      	ldrb	r3, [r7, #15]
 8000600:	f043 0304 	orr.w	r3, r3, #4
 8000604:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8000606:	7bfb      	ldrb	r3, [r7, #15]
 8000608:	f023 0303 	bic.w	r3, r3, #3
 800060c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800060e:	7bfb      	ldrb	r3, [r7, #15]
 8000610:	f043 0301 	orr.w	r3, r3, #1
 8000614:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8000616:	7bfb      	ldrb	r3, [r7, #15]
 8000618:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800061c:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800061e:	88fb      	ldrh	r3, [r7, #6]
 8000620:	b2db      	uxtb	r3, r3
 8000622:	7bfa      	ldrb	r2, [r7, #15]
 8000624:	2120      	movs	r1, #32
 8000626:	4618      	mov	r0, r3
 8000628:	f001 faae 	bl	8001b88 <SENSOR_IO_Write>
}
 800062c:	bf00      	nop
 800062e:	3710      	adds	r7, #16
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800063e:	2300      	movs	r3, #0
 8000640:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8000642:	f001 fa97 	bl	8001b74 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8000646:	88fb      	ldrh	r3, [r7, #6]
 8000648:	b2db      	uxtb	r3, r3
 800064a:	210f      	movs	r1, #15
 800064c:	4618      	mov	r0, r3
 800064e:	f001 fab5 	bl	8001bbc <SENSOR_IO_Read>
 8000652:	4603      	mov	r3, r0
 8000654:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8000656:	7bfb      	ldrb	r3, [r7, #15]
}
 8000658:	4618      	mov	r0, r3
 800065a:	3710      	adds	r7, #16
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b088      	sub	sp, #32
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800066a:	88fb      	ldrh	r3, [r7, #6]
 800066c:	b2d8      	uxtb	r0, r3
 800066e:	f107 020c 	add.w	r2, r7, #12
 8000672:	2302      	movs	r3, #2
 8000674:	21b0      	movs	r1, #176	@ 0xb0
 8000676:	f001 fabf 	bl	8001bf8 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 800067a:	7b3b      	ldrb	r3, [r7, #12]
 800067c:	085b      	lsrs	r3, r3, #1
 800067e:	b2db      	uxtb	r3, r3
 8000680:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8000682:	7b7b      	ldrb	r3, [r7, #13]
 8000684:	085b      	lsrs	r3, r3, #1
 8000686:	b2db      	uxtb	r3, r3
 8000688:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 800068a:	88fb      	ldrh	r3, [r7, #6]
 800068c:	b2d8      	uxtb	r0, r3
 800068e:	f107 020c 	add.w	r2, r7, #12
 8000692:	2302      	movs	r3, #2
 8000694:	21b6      	movs	r1, #182	@ 0xb6
 8000696:	f001 faaf 	bl	8001bf8 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800069a:	7b7b      	ldrb	r3, [r7, #13]
 800069c:	b21b      	sxth	r3, r3
 800069e:	021b      	lsls	r3, r3, #8
 80006a0:	b21a      	sxth	r2, r3
 80006a2:	7b3b      	ldrb	r3, [r7, #12]
 80006a4:	b21b      	sxth	r3, r3
 80006a6:	4313      	orrs	r3, r2
 80006a8:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 80006aa:	88fb      	ldrh	r3, [r7, #6]
 80006ac:	b2d8      	uxtb	r0, r3
 80006ae:	f107 020c 	add.w	r2, r7, #12
 80006b2:	2302      	movs	r3, #2
 80006b4:	21ba      	movs	r1, #186	@ 0xba
 80006b6:	f001 fa9f 	bl	8001bf8 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80006ba:	7b7b      	ldrb	r3, [r7, #13]
 80006bc:	b21b      	sxth	r3, r3
 80006be:	021b      	lsls	r3, r3, #8
 80006c0:	b21a      	sxth	r2, r3
 80006c2:	7b3b      	ldrb	r3, [r7, #12]
 80006c4:	b21b      	sxth	r3, r3
 80006c6:	4313      	orrs	r3, r2
 80006c8:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	b2d8      	uxtb	r0, r3
 80006ce:	f107 020c 	add.w	r2, r7, #12
 80006d2:	2302      	movs	r3, #2
 80006d4:	21a8      	movs	r1, #168	@ 0xa8
 80006d6:	f001 fa8f 	bl	8001bf8 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80006da:	7b7b      	ldrb	r3, [r7, #13]
 80006dc:	b21b      	sxth	r3, r3
 80006de:	021b      	lsls	r3, r3, #8
 80006e0:	b21a      	sxth	r2, r3
 80006e2:	7b3b      	ldrb	r3, [r7, #12]
 80006e4:	b21b      	sxth	r3, r3
 80006e6:	4313      	orrs	r3, r2
 80006e8:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80006ea:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80006ee:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80006f2:	1ad3      	subs	r3, r2, r3
 80006f4:	ee07 3a90 	vmov	s15, r3
 80006f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006fc:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8000700:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000704:	1ad3      	subs	r3, r2, r3
 8000706:	ee07 3a90 	vmov	s15, r3
 800070a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800070e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000712:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8000716:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800071a:	1ad3      	subs	r3, r2, r3
 800071c:	ee07 3a90 	vmov	s15, r3
 8000720:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000724:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000728:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800072c:	ee07 3a90 	vmov	s15, r3
 8000730:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000734:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000738:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 800073c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000740:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000744:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000748:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800074c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000750:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000794 <HTS221_H_ReadHumidity+0x134>
 8000754:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800075c:	dd01      	ble.n	8000762 <HTS221_H_ReadHumidity+0x102>
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <HTS221_H_ReadHumidity+0x138>)
 8000760:	e00a      	b.n	8000778 <HTS221_H_ReadHumidity+0x118>
        : tmp_f;
 8000762:	edd7 7a04 	vldr	s15, [r7, #16]
 8000766:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800076a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076e:	d502      	bpl.n	8000776 <HTS221_H_ReadHumidity+0x116>
 8000770:	f04f 0300 	mov.w	r3, #0
 8000774:	e000      	b.n	8000778 <HTS221_H_ReadHumidity+0x118>
 8000776:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8000778:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 800077a:	edd7 7a04 	vldr	s15, [r7, #16]
 800077e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000782:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000786:	eef0 7a66 	vmov.f32	s15, s13
}
 800078a:	eeb0 0a67 	vmov.f32	s0, s15
 800078e:	3720      	adds	r7, #32
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	447a0000 	.word	0x447a0000
 8000798:	447a0000 	.word	0x447a0000

0800079c <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	6039      	str	r1, [r7, #0]
 80007a6:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80007a8:	88fb      	ldrh	r3, [r7, #6]
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	2120      	movs	r1, #32
 80007ae:	4618      	mov	r0, r3
 80007b0:	f001 fa04 	bl	8001bbc <SENSOR_IO_Read>
 80007b4:	4603      	mov	r3, r0
 80007b6:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80007b8:	7bfb      	ldrb	r3, [r7, #15]
 80007ba:	f023 0304 	bic.w	r3, r3, #4
 80007be:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
 80007c2:	f043 0304 	orr.w	r3, r3, #4
 80007c6:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80007c8:	7bfb      	ldrb	r3, [r7, #15]
 80007ca:	f023 0303 	bic.w	r3, r3, #3
 80007ce:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80007d0:	7bfb      	ldrb	r3, [r7, #15]
 80007d2:	f043 0301 	orr.w	r3, r3, #1
 80007d6:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007de:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80007e0:	88fb      	ldrh	r3, [r7, #6]
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	7bfa      	ldrb	r2, [r7, #15]
 80007e6:	2120      	movs	r1, #32
 80007e8:	4618      	mov	r0, r3
 80007ea:	f001 f9cd 	bl	8001b88 <SENSOR_IO_Write>
}
 80007ee:	bf00      	nop
 80007f0:	3710      	adds	r7, #16
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b088      	sub	sp, #32
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	4603      	mov	r3, r0
 80007fe:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8000800:	88fb      	ldrh	r3, [r7, #6]
 8000802:	b2d8      	uxtb	r0, r3
 8000804:	f107 0208 	add.w	r2, r7, #8
 8000808:	2302      	movs	r3, #2
 800080a:	21b2      	movs	r1, #178	@ 0xb2
 800080c:	f001 f9f4 	bl	8001bf8 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8000810:	88fb      	ldrh	r3, [r7, #6]
 8000812:	b2db      	uxtb	r3, r3
 8000814:	2135      	movs	r1, #53	@ 0x35
 8000816:	4618      	mov	r0, r3
 8000818:	f001 f9d0 	bl	8001bbc <SENSOR_IO_Read>
 800081c:	4603      	mov	r3, r0
 800081e:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8000820:	7ffb      	ldrb	r3, [r7, #31]
 8000822:	b21b      	sxth	r3, r3
 8000824:	021b      	lsls	r3, r3, #8
 8000826:	b21b      	sxth	r3, r3
 8000828:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800082c:	b21a      	sxth	r2, r3
 800082e:	7a3b      	ldrb	r3, [r7, #8]
 8000830:	b21b      	sxth	r3, r3
 8000832:	4313      	orrs	r3, r2
 8000834:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8000836:	7ffb      	ldrb	r3, [r7, #31]
 8000838:	b21b      	sxth	r3, r3
 800083a:	019b      	lsls	r3, r3, #6
 800083c:	b21b      	sxth	r3, r3
 800083e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000842:	b21a      	sxth	r2, r3
 8000844:	7a7b      	ldrb	r3, [r7, #9]
 8000846:	b21b      	sxth	r3, r3
 8000848:	4313      	orrs	r3, r2
 800084a:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 800084c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000850:	10db      	asrs	r3, r3, #3
 8000852:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8000854:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000858:	10db      	asrs	r3, r3, #3
 800085a:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 800085c:	88fb      	ldrh	r3, [r7, #6]
 800085e:	b2d8      	uxtb	r0, r3
 8000860:	f107 0208 	add.w	r2, r7, #8
 8000864:	2304      	movs	r3, #4
 8000866:	21bc      	movs	r1, #188	@ 0xbc
 8000868:	f001 f9c6 	bl	8001bf8 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800086c:	7a7b      	ldrb	r3, [r7, #9]
 800086e:	b21b      	sxth	r3, r3
 8000870:	021b      	lsls	r3, r3, #8
 8000872:	b21a      	sxth	r2, r3
 8000874:	7a3b      	ldrb	r3, [r7, #8]
 8000876:	b21b      	sxth	r3, r3
 8000878:	4313      	orrs	r3, r2
 800087a:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800087c:	7afb      	ldrb	r3, [r7, #11]
 800087e:	b21b      	sxth	r3, r3
 8000880:	021b      	lsls	r3, r3, #8
 8000882:	b21a      	sxth	r2, r3
 8000884:	7abb      	ldrb	r3, [r7, #10]
 8000886:	b21b      	sxth	r3, r3
 8000888:	4313      	orrs	r3, r2
 800088a:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 800088c:	88fb      	ldrh	r3, [r7, #6]
 800088e:	b2d8      	uxtb	r0, r3
 8000890:	f107 0208 	add.w	r2, r7, #8
 8000894:	2302      	movs	r3, #2
 8000896:	21aa      	movs	r1, #170	@ 0xaa
 8000898:	f001 f9ae 	bl	8001bf8 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800089c:	7a7b      	ldrb	r3, [r7, #9]
 800089e:	b21b      	sxth	r3, r3
 80008a0:	021b      	lsls	r3, r3, #8
 80008a2:	b21a      	sxth	r2, r3
 80008a4:	7a3b      	ldrb	r3, [r7, #8]
 80008a6:	b21b      	sxth	r3, r3
 80008a8:	4313      	orrs	r3, r2
 80008aa:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80008ac:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80008b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80008b4:	1ad3      	subs	r3, r2, r3
 80008b6:	ee07 3a90 	vmov	s15, r3
 80008ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008be:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80008c2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80008c6:	1ad3      	subs	r3, r2, r3
 80008c8:	ee07 3a90 	vmov	s15, r3
 80008cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008d0:	ee67 6a27 	vmul.f32	s13, s14, s15
 80008d4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80008d8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	ee07 3a90 	vmov	s15, r3
 80008e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80008ea:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80008ee:	ee07 3a90 	vmov	s15, r3
 80008f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008fa:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	ee07 3a90 	vmov	s15, r3
}
 8000904:	eeb0 0a67 	vmov.f32	s0, s15
 8000908:	3720      	adds	r7, #32
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <Audio_Init>:
static uint8_t buffer[BUFFER_SIZE];
static uint8_t playing = 0;
static uint32_t buf_idx = 0;
static uint32_t buf_size = 0;

void Audio_Init(void) {
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
    // Initialize QSPI
    BSP_QSPI_Init();
 8000914:	f001 f9bc 	bl	8001c90 <BSP_QSPI_Init>
    
    // Start DAC
    HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000918:	2100      	movs	r1, #0
 800091a:	4802      	ldr	r0, [pc, #8]	@ (8000924 <Audio_Init+0x14>)
 800091c:	f002 fba9 	bl	8003072 <HAL_DAC_Start>
    
    // Configure timer for 8kHz sample rate
    // 80MHz / (10 * 1000) = 8000 Hz
//    __HAL_TIM_SET_PRESCALER(&htim6, 9);
//    __HAL_TIM_SET_AUTORELOAD(&htim6, 999);
}
 8000920:	bf00      	nop
 8000922:	bd80      	pop	{r7, pc}
 8000924:	200008b0 	.word	0x200008b0

08000928 <Audio_Store>:

void Audio_Store(const uint8_t* data, uint32_t size) {
 8000928:	b580      	push	{r7, lr}
 800092a:	b086      	sub	sp, #24
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	6039      	str	r1, [r7, #0]
    audio_size = size;
 8000932:	4a1c      	ldr	r2, [pc, #112]	@ (80009a4 <Audio_Store+0x7c>)
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	6013      	str	r3, [r2, #0]
    
    // Erase enough 64KB blocks
    uint32_t blocks = (size + 0xFFFF) / 0x10000;
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800093e:	33ff      	adds	r3, #255	@ 0xff
 8000940:	0c1b      	lsrs	r3, r3, #16
 8000942:	60fb      	str	r3, [r7, #12]
    for (uint32_t i = 0; i < blocks; i++) {
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]
 8000948:	e007      	b.n	800095a <Audio_Store+0x32>
        BSP_QSPI_Erase_Block(QSPI_ADDR + (i * 0x10000));
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	041b      	lsls	r3, r3, #16
 800094e:	4618      	mov	r0, r3
 8000950:	f001 faf4 	bl	8001f3c <BSP_QSPI_Erase_Block>
    for (uint32_t i = 0; i < blocks; i++) {
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	3301      	adds	r3, #1
 8000958:	617b      	str	r3, [r7, #20]
 800095a:	697a      	ldr	r2, [r7, #20]
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	429a      	cmp	r2, r3
 8000960:	d3f3      	bcc.n	800094a <Audio_Store+0x22>
    }
    
    // Write data in 256-byte chunks
    uint32_t offset = 0;
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
    while (offset < size) {
 8000966:	e014      	b.n	8000992 <Audio_Store+0x6a>
        uint32_t chunk = (size - offset > 256) ? 256 : (size - offset);
 8000968:	683a      	ldr	r2, [r7, #0]
 800096a:	693b      	ldr	r3, [r7, #16]
 800096c:	1ad3      	subs	r3, r2, r3
 800096e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000972:	bf28      	it	cs
 8000974:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8000978:	60bb      	str	r3, [r7, #8]
        BSP_QSPI_Write((uint8_t*)(data + offset), QSPI_ADDR + offset, chunk);
 800097a:	687a      	ldr	r2, [r7, #4]
 800097c:	693b      	ldr	r3, [r7, #16]
 800097e:	4413      	add	r3, r2
 8000980:	68ba      	ldr	r2, [r7, #8]
 8000982:	6939      	ldr	r1, [r7, #16]
 8000984:	4618      	mov	r0, r3
 8000986:	f001 fa53 	bl	8001e30 <BSP_QSPI_Write>
        offset += chunk;
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	4413      	add	r3, r2
 8000990:	613b      	str	r3, [r7, #16]
    while (offset < size) {
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	429a      	cmp	r2, r3
 8000998:	d3e6      	bcc.n	8000968 <Audio_Store+0x40>
    }
}
 800099a:	bf00      	nop
 800099c:	bf00      	nop
 800099e:	3718      	adds	r7, #24
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	2000009c 	.word	0x2000009c

080009a8 <Audio_Play>:

void Audio_Play(void) {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
    if (audio_size == 0) return;
 80009ac:	4b0a      	ldr	r3, [pc, #40]	@ (80009d8 <Audio_Play+0x30>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d00f      	beq.n	80009d4 <Audio_Play+0x2c>
    
    // Reset playback
    current_pos = 0;
 80009b4:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <Audio_Play+0x34>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
    buf_idx = 0;
 80009ba:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <Audio_Play+0x38>)
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
    buf_size = 0;
 80009c0:	4b08      	ldr	r3, [pc, #32]	@ (80009e4 <Audio_Play+0x3c>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
    playing = 1;
 80009c6:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <Audio_Play+0x40>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	701a      	strb	r2, [r3, #0]
    
    // Start timer
    HAL_TIM_Base_Start_IT(&htim6);
 80009cc:	4807      	ldr	r0, [pc, #28]	@ (80009ec <Audio_Play+0x44>)
 80009ce:	f006 ffdb 	bl	8007988 <HAL_TIM_Base_Start_IT>
 80009d2:	e000      	b.n	80009d6 <Audio_Play+0x2e>
    if (audio_size == 0) return;
 80009d4:	bf00      	nop
}
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	2000009c 	.word	0x2000009c
 80009dc:	200000a0 	.word	0x200000a0
 80009e0:	200008a8 	.word	0x200008a8
 80009e4:	200008ac 	.word	0x200008ac
 80009e8:	200008a4 	.word	0x200008a4
 80009ec:	200009c4 	.word	0x200009c4

080009f0 <Audio_Stop>:

void Audio_Stop(void) {
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
    playing = 0;
 80009f4:	4b07      	ldr	r3, [pc, #28]	@ (8000a14 <Audio_Stop+0x24>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_Stop_IT(&htim6);
 80009fa:	4807      	ldr	r0, [pc, #28]	@ (8000a18 <Audio_Stop+0x28>)
 80009fc:	f007 f834 	bl	8007a68 <HAL_TIM_Base_Stop_IT>
    
    // Center DAC output
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);
 8000a00:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a04:	2200      	movs	r2, #0
 8000a06:	2100      	movs	r1, #0
 8000a08:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <Audio_Stop+0x2c>)
 8000a0a:	f002 fbde 	bl	80031ca <HAL_DAC_SetValue>
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	200008a4 	.word	0x200008a4
 8000a18:	200009c4 	.word	0x200009c4
 8000a1c:	200008b0 	.word	0x200008b0

08000a20 <Audio_TimerCallback>:

void Audio_TimerCallback(void) {
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
    if (!playing) return;
 8000a26:	4b32      	ldr	r3, [pc, #200]	@ (8000af0 <Audio_TimerCallback+0xd0>)
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d05b      	beq.n	8000ae6 <Audio_TimerCallback+0xc6>
    
    // Refill buffer when empty
    if (buf_idx >= buf_size) {
 8000a2e:	4b31      	ldr	r3, [pc, #196]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000a30:	681a      	ldr	r2, [r3, #0]
 8000a32:	4b31      	ldr	r3, [pc, #196]	@ (8000af8 <Audio_TimerCallback+0xd8>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	d325      	bcc.n	8000a86 <Audio_TimerCallback+0x66>
        uint32_t remaining = audio_size - current_pos;
 8000a3a:	4b30      	ldr	r3, [pc, #192]	@ (8000afc <Audio_TimerCallback+0xdc>)
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	4b30      	ldr	r3, [pc, #192]	@ (8000b00 <Audio_TimerCallback+0xe0>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	1ad3      	subs	r3, r2, r3
 8000a44:	60bb      	str	r3, [r7, #8]
        
        // End of audio?
        if (remaining == 0) {
 8000a46:	68bb      	ldr	r3, [r7, #8]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d102      	bne.n	8000a52 <Audio_TimerCallback+0x32>
            Audio_Stop();
 8000a4c:	f7ff ffd0 	bl	80009f0 <Audio_Stop>
            return;
 8000a50:	e04a      	b.n	8000ae8 <Audio_TimerCallback+0xc8>
        }
        
        // Read next chunk from QSPI
        buf_size = (remaining > BUFFER_SIZE) ? BUFFER_SIZE : remaining;
 8000a52:	68bb      	ldr	r3, [r7, #8]
 8000a54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000a58:	bf28      	it	cs
 8000a5a:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 8000a5e:	4a26      	ldr	r2, [pc, #152]	@ (8000af8 <Audio_TimerCallback+0xd8>)
 8000a60:	6013      	str	r3, [r2, #0]
        BSP_QSPI_Read(buffer, QSPI_ADDR + current_pos, buf_size);
 8000a62:	4b27      	ldr	r3, [pc, #156]	@ (8000b00 <Audio_TimerCallback+0xe0>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4a24      	ldr	r2, [pc, #144]	@ (8000af8 <Audio_TimerCallback+0xd8>)
 8000a68:	6812      	ldr	r2, [r2, #0]
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4825      	ldr	r0, [pc, #148]	@ (8000b04 <Audio_TimerCallback+0xe4>)
 8000a6e:	f001 f98d 	bl	8001d8c <BSP_QSPI_Read>
        buf_idx = 0;
 8000a72:	4b20      	ldr	r3, [pc, #128]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
        current_pos += buf_size;
 8000a78:	4b21      	ldr	r3, [pc, #132]	@ (8000b00 <Audio_TimerCallback+0xe0>)
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000af8 <Audio_TimerCallback+0xd8>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4413      	add	r3, r2
 8000a82:	4a1f      	ldr	r2, [pc, #124]	@ (8000b00 <Audio_TimerCallback+0xe0>)
 8000a84:	6013      	str	r3, [r2, #0]
    }
    
    // Get 16-bit sample (little-endian)
    int16_t sample = (int16_t)(buffer[buf_idx] | (buffer[buf_idx + 1] << 8));
 8000a86:	4b1b      	ldr	r3, [pc, #108]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b04 <Audio_TimerCallback+0xe4>)
 8000a8c:	5cd3      	ldrb	r3, [r2, r3]
 8000a8e:	b21a      	sxth	r2, r3
 8000a90:	4b18      	ldr	r3, [pc, #96]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	3301      	adds	r3, #1
 8000a96:	491b      	ldr	r1, [pc, #108]	@ (8000b04 <Audio_TimerCallback+0xe4>)
 8000a98:	5ccb      	ldrb	r3, [r1, r3]
 8000a9a:	b21b      	sxth	r3, r3
 8000a9c:	021b      	lsls	r3, r3, #8
 8000a9e:	b21b      	sxth	r3, r3
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	80fb      	strh	r3, [r7, #6]

    // 4x amplification
    int32_t amplified = ((int32_t)sample * 4) + 32768;
 8000aa4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aa8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	60fb      	str	r3, [r7, #12]

    // Clip to prevent distortion
    if (amplified < 0) amplified = 0;
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	da01      	bge.n	8000aba <Audio_TimerCallback+0x9a>
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60fb      	str	r3, [r7, #12]
    if (amplified > 65535) amplified = 65535;
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ac0:	db02      	blt.n	8000ac8 <Audio_TimerCallback+0xa8>
 8000ac2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ac6:	60fb      	str	r3, [r7, #12]

    uint16_t dac_val = (uint16_t)(amplified >> 4);
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	111b      	asrs	r3, r3, #4
 8000acc:	80bb      	strh	r3, [r7, #4]
    HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
 8000ace:	88bb      	ldrh	r3, [r7, #4]
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	480c      	ldr	r0, [pc, #48]	@ (8000b08 <Audio_TimerCallback+0xe8>)
 8000ad6:	f002 fb78 	bl	80031ca <HAL_DAC_SetValue>
    
    // Move to next sample
    buf_idx += 2;
 8000ada:	4b06      	ldr	r3, [pc, #24]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	3302      	adds	r3, #2
 8000ae0:	4a04      	ldr	r2, [pc, #16]	@ (8000af4 <Audio_TimerCallback+0xd4>)
 8000ae2:	6013      	str	r3, [r2, #0]
 8000ae4:	e000      	b.n	8000ae8 <Audio_TimerCallback+0xc8>
    if (!playing) return;
 8000ae6:	bf00      	nop
}
 8000ae8:	3710      	adds	r7, #16
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	200008a4 	.word	0x200008a4
 8000af4:	200008a8 	.word	0x200008a8
 8000af8:	200008ac 	.word	0x200008ac
 8000afc:	2000009c 	.word	0x2000009c
 8000b00:	200000a0 	.word	0x200000a0
 8000b04:	200000a4 	.word	0x200000a4
 8000b08:	200008b0 	.word	0x200008b0

08000b0c <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	80fb      	strh	r3, [r7, #6]
	//button isr
    HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000b16:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b1a:	4811      	ldr	r0, [pc, #68]	@ (8000b60 <HAL_GPIO_EXTI_Callback+0x54>)
 8000b1c:	f003 f84a 	bl	8003bb4 <HAL_GPIO_TogglePin>

	//waiting for alarm (1) -> configure (0)
	//snooze (2) -> configure (0)
	if (state == waitingForAlarm || state == snooze) {
 8000b20:	4b10      	ldr	r3, [pc, #64]	@ (8000b64 <HAL_GPIO_EXTI_Callback+0x58>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2b01      	cmp	r3, #1
 8000b26:	d003      	beq.n	8000b30 <HAL_GPIO_EXTI_Callback+0x24>
 8000b28:	4b0e      	ldr	r3, [pc, #56]	@ (8000b64 <HAL_GPIO_EXTI_Callback+0x58>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	2b02      	cmp	r3, #2
 8000b2e:	d106      	bne.n	8000b3e <HAL_GPIO_EXTI_Callback+0x32>
		state = config;
 8000b30:	4b0c      	ldr	r3, [pc, #48]	@ (8000b64 <HAL_GPIO_EXTI_Callback+0x58>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
		stateChanged = 1;
 8000b36:	4b0c      	ldr	r3, [pc, #48]	@ (8000b68 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	701a      	strb	r2, [r3, #0]
	}else if (state == display) {
		state = snooze;
		stateChanged = 1;
		Audio_Stop();
	}
}
 8000b3c:	e00b      	b.n	8000b56 <HAL_GPIO_EXTI_Callback+0x4a>
	}else if (state == display) {
 8000b3e:	4b09      	ldr	r3, [pc, #36]	@ (8000b64 <HAL_GPIO_EXTI_Callback+0x58>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	2b03      	cmp	r3, #3
 8000b44:	d107      	bne.n	8000b56 <HAL_GPIO_EXTI_Callback+0x4a>
		state = snooze;
 8000b46:	4b07      	ldr	r3, [pc, #28]	@ (8000b64 <HAL_GPIO_EXTI_Callback+0x58>)
 8000b48:	2202      	movs	r2, #2
 8000b4a:	601a      	str	r2, [r3, #0]
		stateChanged = 1;
 8000b4c:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <HAL_GPIO_EXTI_Callback+0x5c>)
 8000b4e:	2201      	movs	r2, #1
 8000b50:	701a      	strb	r2, [r3, #0]
		Audio_Stop();
 8000b52:	f7ff ff4d 	bl	80009f0 <Audio_Stop>
}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	48000400 	.word	0x48000400
 8000b64:	20000b40 	.word	0x20000b40
 8000b68:	20000c6d 	.word	0x20000c6d

08000b6c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]

	if (htim == &htim6) {
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4a1f      	ldr	r2, [pc, #124]	@ (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d102      	bne.n	8000b82 <HAL_TIM_PeriodElapsedCallback+0x16>
	    Audio_TimerCallback();
 8000b7c:	f7ff ff50 	bl	8000a20 <Audio_TimerCallback>
	} else if (htim == &htim16) {
		//end of snooze
		state = display;
		stateChanged = 1;
	}
}
 8000b80:	e033      	b.n	8000bea <HAL_TIM_PeriodElapsedCallback+0x7e>
	} else if (htim == &htim7) {
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4a1c      	ldr	r2, [pc, #112]	@ (8000bf8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d125      	bne.n	8000bd6 <HAL_TIM_PeriodElapsedCallback+0x6a>
		if (state == display){
 8000b8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bfc <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	2b03      	cmp	r3, #3
 8000b90:	d111      	bne.n	8000bb6 <HAL_TIM_PeriodElapsedCallback+0x4a>
			alarmDurationCounter++;
 8000b92:	4b1b      	ldr	r3, [pc, #108]	@ (8000c00 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	3301      	adds	r3, #1
 8000b98:	4a19      	ldr	r2, [pc, #100]	@ (8000c00 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000b9a:	6013      	str	r3, [r2, #0]
			if (alarmDurationCounter >= 120) {
 8000b9c:	4b18      	ldr	r3, [pc, #96]	@ (8000c00 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	2b77      	cmp	r3, #119	@ 0x77
 8000ba2:	dd22      	ble.n	8000bea <HAL_TIM_PeriodElapsedCallback+0x7e>
				state = waitingForAlarm;
 8000ba4:	4b15      	ldr	r3, [pc, #84]	@ (8000bfc <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	601a      	str	r2, [r3, #0]
				Audio_Stop();
 8000baa:	f7ff ff21 	bl	80009f0 <Audio_Stop>
				stateChanged = 1;
 8000bae:	4b15      	ldr	r3, [pc, #84]	@ (8000c04 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	701a      	strb	r2, [r3, #0]
}
 8000bb4:	e019      	b.n	8000bea <HAL_TIM_PeriodElapsedCallback+0x7e>
			snoozeCounter++;
 8000bb6:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	4a12      	ldr	r2, [pc, #72]	@ (8000c08 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000bbe:	6013      	str	r3, [r2, #0]
			if (snoozeCounter >= 120){
 8000bc0:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2b77      	cmp	r3, #119	@ 0x77
 8000bc6:	dd10      	ble.n	8000bea <HAL_TIM_PeriodElapsedCallback+0x7e>
				state = display;
 8000bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bfc <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000bca:	2203      	movs	r2, #3
 8000bcc:	601a      	str	r2, [r3, #0]
				stateChanged = 1;
 8000bce:	4b0d      	ldr	r3, [pc, #52]	@ (8000c04 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	701a      	strb	r2, [r3, #0]
}
 8000bd4:	e009      	b.n	8000bea <HAL_TIM_PeriodElapsedCallback+0x7e>
	} else if (htim == &htim16) {
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4a0c      	ldr	r2, [pc, #48]	@ (8000c0c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d105      	bne.n	8000bea <HAL_TIM_PeriodElapsedCallback+0x7e>
		state = display;
 8000bde:	4b07      	ldr	r3, [pc, #28]	@ (8000bfc <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000be0:	2203      	movs	r2, #3
 8000be2:	601a      	str	r2, [r3, #0]
		stateChanged = 1;
 8000be4:	4b07      	ldr	r3, [pc, #28]	@ (8000c04 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	701a      	strb	r2, [r3, #0]
}
 8000bea:	bf00      	nop
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	200009c4 	.word	0x200009c4
 8000bf8:	20000a10 	.word	0x20000a10
 8000bfc:	20000b40 	.word	0x20000b40
 8000c00:	20000c54 	.word	0x20000c54
 8000c04:	20000c6d 	.word	0x20000c6d
 8000c08:	20000c50 	.word	0x20000c50
 8000c0c:	20000a5c 	.word	0x20000a5c

08000c10 <HAL_RTC_AlarmAEventCallback>:
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
	//wake up from low power
	//set state to display
	state = display;
 8000c18:	4b05      	ldr	r3, [pc, #20]	@ (8000c30 <HAL_RTC_AlarmAEventCallback+0x20>)
 8000c1a:	2203      	movs	r2, #3
 8000c1c:	601a      	str	r2, [r3, #0]
	stateChanged = 1;
 8000c1e:	4b05      	ldr	r3, [pc, #20]	@ (8000c34 <HAL_RTC_AlarmAEventCallback+0x24>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	701a      	strb	r2, [r3, #0]
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	20000b40 	.word	0x20000b40
 8000c34:	20000c6d 	.word	0x20000c6d

08000c38 <parseTime>:
	sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
	sAlarm.Alarm = RTC_ALARM_A;

	HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN);
}
int parseTime(char* str, int * hour, int * minute){
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
	//return -1 if it fails
	//returns 1 if it success

	char * middle;
	//parse hours
	long interm = strtol(str, &middle, 10);
 8000c44:	f107 0310 	add.w	r3, r7, #16
 8000c48:	220a      	movs	r2, #10
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	68f8      	ldr	r0, [r7, #12]
 8000c4e:	f009 fb85 	bl	800a35c <strtol>
 8000c52:	6178      	str	r0, [r7, #20]
	if (*middle != ':' || middle == str) return -1;
 8000c54:	693b      	ldr	r3, [r7, #16]
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	2b3a      	cmp	r3, #58	@ 0x3a
 8000c5a:	d103      	bne.n	8000c64 <parseTime+0x2c>
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	68fa      	ldr	r2, [r7, #12]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d102      	bne.n	8000c6a <parseTime+0x32>
 8000c64:	f04f 33ff 	mov.w	r3, #4294967295
 8000c68:	e028      	b.n	8000cbc <parseTime+0x84>

	if (interm < 0 || interm > 23) return -1;
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	db02      	blt.n	8000c76 <parseTime+0x3e>
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	2b17      	cmp	r3, #23
 8000c74:	dd02      	ble.n	8000c7c <parseTime+0x44>
 8000c76:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7a:	e01f      	b.n	8000cbc <parseTime+0x84>
	*hour = (int) interm;
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	697a      	ldr	r2, [r7, #20]
 8000c80:	601a      	str	r2, [r3, #0]

	//parsing minutes
	interm = strtol(middle + 1, &middle,10);
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	3301      	adds	r3, #1
 8000c86:	f107 0110 	add.w	r1, r7, #16
 8000c8a:	220a      	movs	r2, #10
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f009 fb65 	bl	800a35c <strtol>
 8000c92:	6178      	str	r0, [r7, #20]
	if (*middle != '\0') return -1;
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d002      	beq.n	8000ca2 <parseTime+0x6a>
 8000c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca0:	e00c      	b.n	8000cbc <parseTime+0x84>
	if (interm < 0 || interm > 59) return -1;
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	db02      	blt.n	8000cae <parseTime+0x76>
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	2b3b      	cmp	r3, #59	@ 0x3b
 8000cac:	dd02      	ble.n	8000cb4 <parseTime+0x7c>
 8000cae:	f04f 33ff 	mov.w	r3, #4294967295
 8000cb2:	e003      	b.n	8000cbc <parseTime+0x84>
	* minute = (int) interm;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	697a      	ldr	r2, [r7, #20]
 8000cb8:	601a      	str	r2, [r3, #0]

	return 1;
 8000cba:	2301      	movs	r3, #1

}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b0d2      	sub	sp, #328	@ 0x148
 8000cc8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cca:	f002 f806 	bl	8002cda <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cce:	f000 fae7 	bl	80012a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cd2:	f000 fd93 	bl	80017fc <MX_GPIO_Init>
  MX_DAC1_Init();
 8000cd6:	f000 fb37 	bl	8001348 <MX_DAC1_Init>
  MX_TIM6_Init();
 8000cda:	f000 fcaf 	bl	800163c <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8000cde:	f000 fd41 	bl	8001764 <MX_USART1_UART_Init>
  MX_OCTOSPI1_Init();
 8000ce2:	f000 fbd9 	bl	8001498 <MX_OCTOSPI1_Init>
  MX_LPTIM1_Init();
 8000ce6:	f000 fba3 	bl	8001430 <MX_LPTIM1_Init>
  MX_TIM7_Init();
 8000cea:	f000 fcdd 	bl	80016a8 <MX_TIM7_Init>
  MX_TIM16_Init();
 8000cee:	f000 fd13 	bl	8001718 <MX_TIM16_Init>
  MX_RTC_Init();
 8000cf2:	f000 fc09 	bl	8001508 <MX_RTC_Init>
  MX_I2C1_Init();
 8000cf6:	f000 fb5b 	bl	80013b0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  Audio_Init();
 8000cfa:	f7ff fe09 	bl	8000910 <Audio_Init>

  BSP_HSENSOR_Init();
 8000cfe:	f000 ff99 	bl	8001c34 <BSP_HSENSOR_Init>
  BSP_TSENSOR_Init();
 8000d02:	f001 fc0f 	bl	8002524 <BSP_TSENSOR_Init>
  Audio_Store(ringtone_raw, ringtone_raw_len);
 8000d06:	f44f 33d6 	mov.w	r3, #109568	@ 0x1ac00
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4886      	ldr	r0, [pc, #536]	@ (8000f28 <main+0x264>)
 8000d0e:	f7ff fe0b 	bl	8000928 <Audio_Store>
  audio_ready = 1;
 8000d12:	4b86      	ldr	r3, [pc, #536]	@ (8000f2c <main+0x268>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	701a      	strb	r2, [r3, #0]
	//lowpower timer for alarm.

	//prompt user for info

	// Start UART reception in interrupt mode (1 byte at a time)
	HAL_UART_Receive_IT(&huart1, &uart_byte, 1);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	4985      	ldr	r1, [pc, #532]	@ (8000f30 <main+0x26c>)
 8000d1c:	4885      	ldr	r0, [pc, #532]	@ (8000f34 <main+0x270>)
 8000d1e:	f007 fa2b 	bl	8008178 <HAL_UART_Receive_IT>

	char uartMsg[256];
	const char *cityMsg = "[Enter Location]: ";
 8000d22:	4b85      	ldr	r3, [pc, #532]	@ (8000f38 <main+0x274>)
 8000d24:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
	const char *timerMsg = "\r\n[Enter Current Time (e.g. 14:30)]: ";
 8000d28:	4b84      	ldr	r3, [pc, #528]	@ (8000f3c <main+0x278>)
 8000d2a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	const char *durationMsg = "\r\n[Enter Alarm Time (e.g. 6:15)]: ";
 8000d2e:	4b84      	ldr	r3, [pc, #528]	@ (8000f40 <main+0x27c>)
 8000d30:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	const char * waiting = "\r\n\t[Waiting]";
 8000d34:	4b83      	ldr	r3, [pc, #524]	@ (8000f44 <main+0x280>)
 8000d36:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	const char * snoozing = "\r\n\t[Snoozing for 2 minutes]";
 8000d3a:	4b83      	ldr	r3, [pc, #524]	@ (8000f48 <main+0x284>)
 8000d3c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	// Intro banner
	const char *banner = "\r\n=== ALARM CLOCK CONFIG ===\r\n"
 8000d40:	4b82      	ldr	r3, [pc, #520]	@ (8000f4c <main+0x288>)
 8000d42:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
			"You will be asked for:\r\n"
			"1) Location\r\n"
			"2) Timer\r\n"
			"3) Timer Duration\r\n";
	HAL_UART_Transmit(&huart1, (uint8_t*) banner, strlen(banner),
 8000d46:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000d4a:	f7ff fa59 	bl	8000200 <strlen>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	b29a      	uxth	r2, r3
 8000d52:	f04f 33ff 	mov.w	r3, #4294967295
 8000d56:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 8000d5a:	4876      	ldr	r0, [pc, #472]	@ (8000f34 <main+0x270>)
 8000d5c:	f007 f97e 	bl	800805c <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		//state machine below
		if (state == config) { //this state will be where configuration occurs and then where the alarm is set
 8000d60:	4b7b      	ldr	r3, [pc, #492]	@ (8000f50 <main+0x28c>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	f040 81b9 	bne.w	80010dc <main+0x418>
			while (state == config) {
 8000d6a:	e15d      	b.n	8001028 <main+0x364>
				if (line_ready) {
 8000d6c:	4b79      	ldr	r3, [pc, #484]	@ (8000f54 <main+0x290>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f000 8086 	beq.w	8000e84 <main+0x1c0>
					// handle buffer info when user presses enter
					line_ready = 0;
 8000d78:	4b76      	ldr	r3, [pc, #472]	@ (8000f54 <main+0x290>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	701a      	strb	r2, [r3, #0]
					if (clock_state == 0) {
 8000d7e:	4b76      	ldr	r3, [pc, #472]	@ (8000f58 <main+0x294>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d113      	bne.n	8000db0 <main+0xec>
						strncpy((char*) city_buffer, (char*) char_buffer,
 8000d88:	223f      	movs	r2, #63	@ 0x3f
 8000d8a:	4974      	ldr	r1, [pc, #464]	@ (8000f5c <main+0x298>)
 8000d8c:	4874      	ldr	r0, [pc, #464]	@ (8000f60 <main+0x29c>)
 8000d8e:	f009 fb4f 	bl	800a430 <strncpy>
								UA_BUF_SIZE - 1);
						city_buffer[UA_BUF_SIZE - 1] = '\0';
 8000d92:	4b73      	ldr	r3, [pc, #460]	@ (8000f60 <main+0x29c>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
						city = (char *) city_buffer;
 8000d9a:	4b72      	ldr	r3, [pc, #456]	@ (8000f64 <main+0x2a0>)
 8000d9c:	4a70      	ldr	r2, [pc, #448]	@ (8000f60 <main+0x29c>)
 8000d9e:	601a      	str	r2, [r3, #0]
						clock_state++;
 8000da0:	4b6d      	ldr	r3, [pc, #436]	@ (8000f58 <main+0x294>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	3301      	adds	r3, #1
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4b6b      	ldr	r3, [pc, #428]	@ (8000f58 <main+0x294>)
 8000dac:	701a      	strb	r2, [r3, #0]
 8000dae:	e066      	b.n	8000e7e <main+0x1ba>
					} else if (clock_state == 1) {
 8000db0:	4b69      	ldr	r3, [pc, #420]	@ (8000f58 <main+0x294>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d12e      	bne.n	8000e18 <main+0x154>
						strncpy((char*) timer_buffer, (char*) char_buffer,
 8000dba:	223f      	movs	r2, #63	@ 0x3f
 8000dbc:	4967      	ldr	r1, [pc, #412]	@ (8000f5c <main+0x298>)
 8000dbe:	486a      	ldr	r0, [pc, #424]	@ (8000f68 <main+0x2a4>)
 8000dc0:	f009 fb36 	bl	800a430 <strncpy>
								UA_BUF_SIZE - 1);
						timer_buffer[UA_BUF_SIZE - 1] = '\0';
 8000dc4:	4b68      	ldr	r3, [pc, #416]	@ (8000f68 <main+0x2a4>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

						valid_input = parseTime((char*)timer_buffer,&currentHour,&currentMin);
 8000dcc:	4a67      	ldr	r2, [pc, #412]	@ (8000f6c <main+0x2a8>)
 8000dce:	4968      	ldr	r1, [pc, #416]	@ (8000f70 <main+0x2ac>)
 8000dd0:	4865      	ldr	r0, [pc, #404]	@ (8000f68 <main+0x2a4>)
 8000dd2:	f7ff ff31 	bl	8000c38 <parseTime>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	4a66      	ldr	r2, [pc, #408]	@ (8000f74 <main+0x2b0>)
 8000dda:	6013      	str	r3, [r2, #0]
						if (valid_input == -1){
 8000ddc:	4b65      	ldr	r3, [pc, #404]	@ (8000f74 <main+0x2b0>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000de4:	d110      	bne.n	8000e08 <main+0x144>
							char * invalidInput = "\r\nTime format is (Hour):(Minute) in 24hr time, Try Again";
 8000de6:	4b64      	ldr	r3, [pc, #400]	@ (8000f78 <main+0x2b4>)
 8000de8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
							HAL_UART_Transmit(&huart1, (uint8_t*) invalidInput, strlen(invalidInput), HAL_MAX_DELAY);
 8000dec:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000df0:	f7ff fa06 	bl	8000200 <strlen>
 8000df4:	4603      	mov	r3, r0
 8000df6:	b29a      	uxth	r2, r3
 8000df8:	f04f 33ff 	mov.w	r3, #4294967295
 8000dfc:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 8000e00:	484c      	ldr	r0, [pc, #304]	@ (8000f34 <main+0x270>)
 8000e02:	f007 f92b 	bl	800805c <HAL_UART_Transmit>
 8000e06:	e03a      	b.n	8000e7e <main+0x1ba>
						}else clock_state ++;
 8000e08:	4b53      	ldr	r3, [pc, #332]	@ (8000f58 <main+0x294>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	3301      	adds	r3, #1
 8000e10:	b2da      	uxtb	r2, r3
 8000e12:	4b51      	ldr	r3, [pc, #324]	@ (8000f58 <main+0x294>)
 8000e14:	701a      	strb	r2, [r3, #0]
 8000e16:	e032      	b.n	8000e7e <main+0x1ba>
					} else if (clock_state == 2) {
 8000e18:	4b4f      	ldr	r3, [pc, #316]	@ (8000f58 <main+0x294>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d12d      	bne.n	8000e7e <main+0x1ba>
						strncpy((char*) duration_buffer, (char*) char_buffer,
 8000e22:	223f      	movs	r2, #63	@ 0x3f
 8000e24:	494d      	ldr	r1, [pc, #308]	@ (8000f5c <main+0x298>)
 8000e26:	4855      	ldr	r0, [pc, #340]	@ (8000f7c <main+0x2b8>)
 8000e28:	f009 fb02 	bl	800a430 <strncpy>
								UA_BUF_SIZE - 1);
						duration_buffer[UA_BUF_SIZE - 1] = '\0';
 8000e2c:	4b53      	ldr	r3, [pc, #332]	@ (8000f7c <main+0x2b8>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

						valid_input = parseTime((char*)duration_buffer,&alarmHour,&alarmMin);
 8000e34:	4a52      	ldr	r2, [pc, #328]	@ (8000f80 <main+0x2bc>)
 8000e36:	4953      	ldr	r1, [pc, #332]	@ (8000f84 <main+0x2c0>)
 8000e38:	4850      	ldr	r0, [pc, #320]	@ (8000f7c <main+0x2b8>)
 8000e3a:	f7ff fefd 	bl	8000c38 <parseTime>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	4a4c      	ldr	r2, [pc, #304]	@ (8000f74 <main+0x2b0>)
 8000e42:	6013      	str	r3, [r2, #0]
						if (valid_input == -1){
 8000e44:	4b4b      	ldr	r3, [pc, #300]	@ (8000f74 <main+0x2b0>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e4c:	d110      	bne.n	8000e70 <main+0x1ac>
							char * invalidInput = "Time format is Hour:Minute\r\nTry Again";
 8000e4e:	4b4e      	ldr	r3, [pc, #312]	@ (8000f88 <main+0x2c4>)
 8000e50:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
							HAL_UART_Transmit(&huart1, (uint8_t*) invalidInput, strlen(invalidInput), HAL_MAX_DELAY);
 8000e54:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000e58:	f7ff f9d2 	bl	8000200 <strlen>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	b29a      	uxth	r2, r3
 8000e60:	f04f 33ff 	mov.w	r3, #4294967295
 8000e64:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 8000e68:	4832      	ldr	r0, [pc, #200]	@ (8000f34 <main+0x270>)
 8000e6a:	f007 f8f7 	bl	800805c <HAL_UART_Transmit>
 8000e6e:	e006      	b.n	8000e7e <main+0x1ba>

						} else clock_state++;
 8000e70:	4b39      	ldr	r3, [pc, #228]	@ (8000f58 <main+0x294>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	3301      	adds	r3, #1
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	4b37      	ldr	r3, [pc, #220]	@ (8000f58 <main+0x294>)
 8000e7c:	701a      	strb	r2, [r3, #0]

					}
//					clock_state++;
					prompt_printed = 0;
 8000e7e:	4b43      	ldr	r3, [pc, #268]	@ (8000f8c <main+0x2c8>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	701a      	strb	r2, [r3, #0]
				}

				if (clock_state == 0 && !prompt_printed) {
 8000e84:	4b34      	ldr	r3, [pc, #208]	@ (8000f58 <main+0x294>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d115      	bne.n	8000eba <main+0x1f6>
 8000e8e:	4b3f      	ldr	r3, [pc, #252]	@ (8000f8c <main+0x2c8>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d110      	bne.n	8000eba <main+0x1f6>
					HAL_UART_Transmit(&huart1, (uint8_t*) cityMsg, strlen(cityMsg),
 8000e98:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8000e9c:	f7ff f9b0 	bl	8000200 <strlen>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	b29a      	uxth	r2, r3
 8000ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea8:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8000eac:	4821      	ldr	r0, [pc, #132]	@ (8000f34 <main+0x270>)
 8000eae:	f007 f8d5 	bl	800805c <HAL_UART_Transmit>
							HAL_MAX_DELAY);
					prompt_printed = 1;
 8000eb2:	4b36      	ldr	r3, [pc, #216]	@ (8000f8c <main+0x2c8>)
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	701a      	strb	r2, [r3, #0]
 8000eb8:	e0b6      	b.n	8001028 <main+0x364>
				} else if (clock_state == 1 && !prompt_printed) {
 8000eba:	4b27      	ldr	r3, [pc, #156]	@ (8000f58 <main+0x294>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d115      	bne.n	8000ef0 <main+0x22c>
 8000ec4:	4b31      	ldr	r3, [pc, #196]	@ (8000f8c <main+0x2c8>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d110      	bne.n	8000ef0 <main+0x22c>
					HAL_UART_Transmit(&huart1, (uint8_t*) timerMsg,
							strlen(timerMsg), HAL_MAX_DELAY);
 8000ece:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8000ed2:	f7ff f995 	bl	8000200 <strlen>
 8000ed6:	4603      	mov	r3, r0
					HAL_UART_Transmit(&huart1, (uint8_t*) timerMsg,
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	f04f 33ff 	mov.w	r3, #4294967295
 8000ede:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 8000ee2:	4814      	ldr	r0, [pc, #80]	@ (8000f34 <main+0x270>)
 8000ee4:	f007 f8ba 	bl	800805c <HAL_UART_Transmit>
					prompt_printed = 1;
 8000ee8:	4b28      	ldr	r3, [pc, #160]	@ (8000f8c <main+0x2c8>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	701a      	strb	r2, [r3, #0]
 8000eee:	e09b      	b.n	8001028 <main+0x364>
				} else if (clock_state == 2 && !prompt_printed) {
 8000ef0:	4b19      	ldr	r3, [pc, #100]	@ (8000f58 <main+0x294>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	2b02      	cmp	r3, #2
 8000ef8:	d14a      	bne.n	8000f90 <main+0x2cc>
 8000efa:	4b24      	ldr	r3, [pc, #144]	@ (8000f8c <main+0x2c8>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d145      	bne.n	8000f90 <main+0x2cc>
					HAL_UART_Transmit(&huart1, (uint8_t*) durationMsg,
							strlen(durationMsg), HAL_MAX_DELAY);
 8000f04:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8000f08:	f7ff f97a 	bl	8000200 <strlen>
 8000f0c:	4603      	mov	r3, r0
					HAL_UART_Transmit(&huart1, (uint8_t*) durationMsg,
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	f04f 33ff 	mov.w	r3, #4294967295
 8000f14:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 8000f18:	4806      	ldr	r0, [pc, #24]	@ (8000f34 <main+0x270>)
 8000f1a:	f007 f89f 	bl	800805c <HAL_UART_Transmit>
					prompt_printed = 1;
 8000f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8000f8c <main+0x2c8>)
 8000f20:	2201      	movs	r2, #1
 8000f22:	701a      	strb	r2, [r3, #0]
 8000f24:	e080      	b.n	8001028 <main+0x364>
 8000f26:	bf00      	nop
 8000f28:	0800af7c 	.word	0x0800af7c
 8000f2c:	20000b3c 	.word	0x20000b3c
 8000f30:	20000b44 	.word	0x20000b44
 8000f34:	20000aa8 	.word	0x20000aa8
 8000f38:	0800ad68 	.word	0x0800ad68
 8000f3c:	0800ad7c 	.word	0x0800ad7c
 8000f40:	0800ada4 	.word	0x0800ada4
 8000f44:	0800adc8 	.word	0x0800adc8
 8000f48:	0800add8 	.word	0x0800add8
 8000f4c:	0800adf4 	.word	0x0800adf4
 8000f50:	20000b40 	.word	0x20000b40
 8000f54:	20000c4a 	.word	0x20000c4a
 8000f58:	20000c4b 	.word	0x20000c4b
 8000f5c:	20000b48 	.word	0x20000b48
 8000f60:	20000b88 	.word	0x20000b88
 8000f64:	2000001c 	.word	0x2000001c
 8000f68:	20000bc8 	.word	0x20000bc8
 8000f6c:	20000c58 	.word	0x20000c58
 8000f70:	20000c5c 	.word	0x20000c5c
 8000f74:	20000c68 	.word	0x20000c68
 8000f78:	0800ae58 	.word	0x0800ae58
 8000f7c:	20000c08 	.word	0x20000c08
 8000f80:	20000c60 	.word	0x20000c60
 8000f84:	20000c64 	.word	0x20000c64
 8000f88:	0800ae94 	.word	0x0800ae94
 8000f8c:	20000c4c 	.word	0x20000c4c
				} else if (clock_state == 3 && !prompt_printed && clock_triggered) //only print prompt once, in the future we will add another flag to this condition, "clock_triggered", when alarm goes off
 8000f90:	4ba9      	ldr	r3, [pc, #676]	@ (8001238 <main+0x574>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	2b03      	cmp	r3, #3
 8000f98:	d146      	bne.n	8001028 <main+0x364>
 8000f9a:	4ba8      	ldr	r3, [pc, #672]	@ (800123c <main+0x578>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d141      	bne.n	8001028 <main+0x364>
 8000fa4:	4ba6      	ldr	r3, [pc, #664]	@ (8001240 <main+0x57c>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d03c      	beq.n	8001028 <main+0x364>
						{

					int tempSensor = (int) BSP_TSENSOR_ReadTemp();
 8000fae:	f001 fad5 	bl	800255c <BSP_TSENSOR_ReadTemp>
 8000fb2:	eef0 7a40 	vmov.f32	s15, s0
 8000fb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fba:	ee17 3a90 	vmov	r3, s15
 8000fbe:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
					int humiditySensor = (int) BSP_HSENSOR_ReadHumidity();
 8000fc2:	f000 fe57 	bl	8001c74 <BSP_HSENSOR_ReadHumidity>
 8000fc6:	eef0 7a40 	vmov.f32	s15, s0
 8000fca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fce:	ee17 3a90 	vmov	r3, s15
 8000fd2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

					snprintf(uartMsg, sizeof(uartMsg),
 8000fd6:	f107 0008 	add.w	r0, r7, #8
 8000fda:	4b9a      	ldr	r3, [pc, #616]	@ (8001244 <main+0x580>)
 8000fdc:	9303      	str	r3, [sp, #12]
 8000fde:	4b9a      	ldr	r3, [pc, #616]	@ (8001248 <main+0x584>)
 8000fe0:	9302      	str	r3, [sp, #8]
 8000fe2:	4b9a      	ldr	r3, [pc, #616]	@ (800124c <main+0x588>)
 8000fe4:	9301      	str	r3, [sp, #4]
 8000fe6:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000ff0:	4a97      	ldr	r2, [pc, #604]	@ (8001250 <main+0x58c>)
 8000ff2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ff6:	f009 f9bb 	bl	800a370 <sniprintf>
							"\r\n[ALARM_CLOCK] Temp: %dC | Humidity: %d%%\r\n"
									"[CONFIG] Location: %s | Time: %s | Alarm Time: %s\r\n",
							tempSensor, humiditySensor, (char*) city_buffer,
							(char*) timer_buffer, duration_buffer);

					HAL_UART_Transmit(&huart1, (uint8_t*) uartMsg, strlen(uartMsg),
 8000ffa:	f107 0308 	add.w	r3, r7, #8
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff f8fe 	bl	8000200 <strlen>
 8001004:	4603      	mov	r3, r0
 8001006:	b29a      	uxth	r2, r3
 8001008:	f107 0108 	add.w	r1, r7, #8
 800100c:	f04f 33ff 	mov.w	r3, #4294967295
 8001010:	4890      	ldr	r0, [pc, #576]	@ (8001254 <main+0x590>)
 8001012:	f007 f823 	bl	800805c <HAL_UART_Transmit>
							HAL_MAX_DELAY);
					prompt_printed = 1;
 8001016:	4b89      	ldr	r3, [pc, #548]	@ (800123c <main+0x578>)
 8001018:	2201      	movs	r2, #1
 800101a:	701a      	strb	r2, [r3, #0]
					state = waitingForAlarm;
 800101c:	4b8e      	ldr	r3, [pc, #568]	@ (8001258 <main+0x594>)
 800101e:	2201      	movs	r2, #1
 8001020:	601a      	str	r2, [r3, #0]
					stateChanged = 1;
 8001022:	4b8e      	ldr	r3, [pc, #568]	@ (800125c <main+0x598>)
 8001024:	2201      	movs	r2, #1
 8001026:	701a      	strb	r2, [r3, #0]
			while (state == config) {
 8001028:	4b8b      	ldr	r3, [pc, #556]	@ (8001258 <main+0x594>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	f43f ae9d 	beq.w	8000d6c <main+0xa8>
					//HAL_Delay(1000);
				} // end of config while loop
			}
			//leaving config
			//Set the RTC Time + alarm
			inputTime.Hours = currentHour;
 8001032:	4b8b      	ldr	r3, [pc, #556]	@ (8001260 <main+0x59c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	b2da      	uxtb	r2, r3
 8001038:	4b8a      	ldr	r3, [pc, #552]	@ (8001264 <main+0x5a0>)
 800103a:	701a      	strb	r2, [r3, #0]
			inputTime.Minutes = currentMin;
 800103c:	4b8a      	ldr	r3, [pc, #552]	@ (8001268 <main+0x5a4>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	b2da      	uxtb	r2, r3
 8001042:	4b88      	ldr	r3, [pc, #544]	@ (8001264 <main+0x5a0>)
 8001044:	705a      	strb	r2, [r3, #1]
			inputTime.Seconds = 0x0;
 8001046:	4b87      	ldr	r3, [pc, #540]	@ (8001264 <main+0x5a0>)
 8001048:	2200      	movs	r2, #0
 800104a:	709a      	strb	r2, [r3, #2]
			inputTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800104c:	4b85      	ldr	r3, [pc, #532]	@ (8001264 <main+0x5a0>)
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
			inputTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001052:	4b84      	ldr	r3, [pc, #528]	@ (8001264 <main+0x5a0>)
 8001054:	2200      	movs	r2, #0
 8001056:	611a      	str	r2, [r3, #16]
			  if (HAL_RTC_SetTime(&hrtc, &inputTime, RTC_FORMAT_BIN) != HAL_OK)
 8001058:	2200      	movs	r2, #0
 800105a:	4982      	ldr	r1, [pc, #520]	@ (8001264 <main+0x5a0>)
 800105c:	4883      	ldr	r0, [pc, #524]	@ (800126c <main+0x5a8>)
 800105e:	f005 ff85 	bl	8006f6c <HAL_RTC_SetTime>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <main+0x3a8>
			  {
			    Error_Handler();
 8001068:	f000 fc8e 	bl	8001988 <Error_Handler>
			  }

			  /** Enable the Alarm A
			  */
			  inputAlarm.AlarmTime.Hours = alarmHour;
 800106c:	4b80      	ldr	r3, [pc, #512]	@ (8001270 <main+0x5ac>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	b2da      	uxtb	r2, r3
 8001072:	4b80      	ldr	r3, [pc, #512]	@ (8001274 <main+0x5b0>)
 8001074:	701a      	strb	r2, [r3, #0]
			  inputAlarm.AlarmTime.Minutes = alarmMin;
 8001076:	4b80      	ldr	r3, [pc, #512]	@ (8001278 <main+0x5b4>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	b2da      	uxtb	r2, r3
 800107c:	4b7d      	ldr	r3, [pc, #500]	@ (8001274 <main+0x5b0>)
 800107e:	705a      	strb	r2, [r3, #1]
			  inputAlarm.AlarmTime.Seconds = 0x0;
 8001080:	4b7c      	ldr	r3, [pc, #496]	@ (8001274 <main+0x5b0>)
 8001082:	2200      	movs	r2, #0
 8001084:	709a      	strb	r2, [r3, #2]
			  inputAlarm.AlarmTime.SubSeconds = 0x0;
 8001086:	4b7b      	ldr	r3, [pc, #492]	@ (8001274 <main+0x5b0>)
 8001088:	2200      	movs	r2, #0
 800108a:	605a      	str	r2, [r3, #4]
			  inputAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800108c:	4b79      	ldr	r3, [pc, #484]	@ (8001274 <main+0x5b0>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
			  inputAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001092:	4b78      	ldr	r3, [pc, #480]	@ (8001274 <main+0x5b0>)
 8001094:	2200      	movs	r2, #0
 8001096:	611a      	str	r2, [r3, #16]
			  inputAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001098:	4b76      	ldr	r3, [pc, #472]	@ (8001274 <main+0x5b0>)
 800109a:	2200      	movs	r2, #0
 800109c:	615a      	str	r2, [r3, #20]
			  inputAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800109e:	4b75      	ldr	r3, [pc, #468]	@ (8001274 <main+0x5b0>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	61da      	str	r2, [r3, #28]
			  inputAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80010a4:	4b73      	ldr	r3, [pc, #460]	@ (8001274 <main+0x5b0>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	621a      	str	r2, [r3, #32]
			  inputAlarm.AlarmDateWeekDay = 0x1;
 80010aa:	4b72      	ldr	r3, [pc, #456]	@ (8001274 <main+0x5b0>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			  inputAlarm.Alarm = RTC_ALARM_A;
 80010b2:	4b70      	ldr	r3, [pc, #448]	@ (8001274 <main+0x5b0>)
 80010b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010b8:	629a      	str	r2, [r3, #40]	@ 0x28
			  HAL_RTC_DeactivateAlarm(&hrtc,RTC_ALARM_A);
 80010ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010be:	486b      	ldr	r0, [pc, #428]	@ (800126c <main+0x5a8>)
 80010c0:	f006 fa10 	bl	80074e4 <HAL_RTC_DeactivateAlarm>
			  if (HAL_RTC_SetAlarm_IT(&hrtc, &inputAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80010c4:	2200      	movs	r2, #0
 80010c6:	496b      	ldr	r1, [pc, #428]	@ (8001274 <main+0x5b0>)
 80010c8:	4868      	ldr	r0, [pc, #416]	@ (800126c <main+0x5a8>)
 80010ca:	f006 f8cf 	bl	800726c <HAL_RTC_SetAlarm_IT>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	f43f ae45 	beq.w	8000d60 <main+0x9c>
			  {
			    Error_Handler();
 80010d6:	f000 fc57 	bl	8001988 <Error_Handler>
 80010da:	e641      	b.n	8000d60 <main+0x9c>
			  }

		} else if (state == waitingForAlarm) { //this is where the system is put into low power mode
 80010dc:	4b5e      	ldr	r3, [pc, #376]	@ (8001258 <main+0x594>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d131      	bne.n	8001148 <main+0x484>
			if (HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin) == GPIO_PIN_SET) {
 80010e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010e8:	4864      	ldr	r0, [pc, #400]	@ (800127c <main+0x5b8>)
 80010ea:	f002 fd33 	bl	8003b54 <HAL_GPIO_ReadPin>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b01      	cmp	r3, #1
 80010f2:	d105      	bne.n	8001100 <main+0x43c>
				state = snooze;
 80010f4:	4b58      	ldr	r3, [pc, #352]	@ (8001258 <main+0x594>)
 80010f6:	2202      	movs	r2, #2
 80010f8:	601a      	str	r2, [r3, #0]
				stateChanged = 1;
 80010fa:	4b58      	ldr	r3, [pc, #352]	@ (800125c <main+0x598>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	701a      	strb	r2, [r3, #0]
			}
			if (stateChanged) {
 8001100:	4b56      	ldr	r3, [pc, #344]	@ (800125c <main+0x598>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	f43f ae2b 	beq.w	8000d60 <main+0x9c>
				HAL_UART_Transmit(&huart1, (uint8_t*) waiting, strlen(waiting), HAL_MAX_DELAY);
 800110a:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 800110e:	f7ff f877 	bl	8000200 <strlen>
 8001112:	4603      	mov	r3, r0
 8001114:	b29a      	uxth	r2, r3
 8001116:	f04f 33ff 	mov.w	r3, #4294967295
 800111a:	f8d7 1128 	ldr.w	r1, [r7, #296]	@ 0x128
 800111e:	484d      	ldr	r0, [pc, #308]	@ (8001254 <main+0x590>)
 8001120:	f006 ff9c 	bl	800805c <HAL_UART_Transmit>
				alreadyDisplaying = 0;
 8001124:	4b56      	ldr	r3, [pc, #344]	@ (8001280 <main+0x5bc>)
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
				alarmDurationCounter = 0;
 800112a:	4b56      	ldr	r3, [pc, #344]	@ (8001284 <main+0x5c0>)
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim7);
 8001130:	4855      	ldr	r0, [pc, #340]	@ (8001288 <main+0x5c4>)
 8001132:	f006 fc99 	bl	8007a68 <HAL_TIM_Base_Stop_IT>
				if (state == waitingForAlarm) stateChanged = 0;
 8001136:	4b48      	ldr	r3, [pc, #288]	@ (8001258 <main+0x594>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2b01      	cmp	r3, #1
 800113c:	f47f ae10 	bne.w	8000d60 <main+0x9c>
 8001140:	4b46      	ldr	r3, [pc, #280]	@ (800125c <main+0x598>)
 8001142:	2200      	movs	r2, #0
 8001144:	701a      	strb	r2, [r3, #0]
 8001146:	e60b      	b.n	8000d60 <main+0x9c>
			}
			//go into low power mode
			//__asm__("WFI");

		} else if (state == snooze) {
 8001148:	4b43      	ldr	r3, [pc, #268]	@ (8001258 <main+0x594>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b02      	cmp	r3, #2
 800114e:	d11e      	bne.n	800118e <main+0x4ca>
			//start the shorter timer to wait for the two minutes
			if (stateChanged) {
 8001150:	4b42      	ldr	r3, [pc, #264]	@ (800125c <main+0x598>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	f43f ae03 	beq.w	8000d60 <main+0x9c>
				HAL_UART_Transmit(&huart1, (uint8_t*) snoozing, strlen(snoozing), HAL_MAX_DELAY);
 800115a:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 800115e:	f7ff f84f 	bl	8000200 <strlen>
 8001162:	4603      	mov	r3, r0
 8001164:	b29a      	uxth	r2, r3
 8001166:	f04f 33ff 	mov.w	r3, #4294967295
 800116a:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 800116e:	4839      	ldr	r0, [pc, #228]	@ (8001254 <main+0x590>)
 8001170:	f006 ff74 	bl	800805c <HAL_UART_Transmit>
				alreadyDisplaying = 0;
 8001174:	4b42      	ldr	r3, [pc, #264]	@ (8001280 <main+0x5bc>)
 8001176:	2200      	movs	r2, #0
 8001178:	701a      	strb	r2, [r3, #0]
				snoozeCounter = 0;
 800117a:	4b44      	ldr	r3, [pc, #272]	@ (800128c <main+0x5c8>)
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim7); // Interrupt at 1hz
 8001180:	4841      	ldr	r0, [pc, #260]	@ (8001288 <main+0x5c4>)
 8001182:	f006 fc01 	bl	8007988 <HAL_TIM_Base_Start_IT>
				stateChanged = 0;
 8001186:	4b35      	ldr	r3, [pc, #212]	@ (800125c <main+0x598>)
 8001188:	2200      	movs	r2, #0
 800118a:	701a      	strb	r2, [r3, #0]
 800118c:	e5e8      	b.n	8000d60 <main+0x9c>
			}
		} else if (state == display) {
 800118e:	4b32      	ldr	r3, [pc, #200]	@ (8001258 <main+0x594>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2b03      	cmp	r3, #3
 8001194:	f47f ade4 	bne.w	8000d60 <main+0x9c>
			if (stateChanged) {
 8001198:	4b30      	ldr	r3, [pc, #192]	@ (800125c <main+0x598>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	f43f addf 	beq.w	8000d60 <main+0x9c>
				HAL_TIM_Base_Start_IT(&htim7);
 80011a2:	4839      	ldr	r0, [pc, #228]	@ (8001288 <main+0x5c4>)
 80011a4:	f006 fbf0 	bl	8007988 <HAL_TIM_Base_Start_IT>

				Audio_Play();
 80011a8:	f7ff fbfe 	bl	80009a8 <Audio_Play>
				//display all the stuff through UART
				int tempSensor = (int) BSP_TSENSOR_ReadTemp();
 80011ac:	f001 f9d6 	bl	800255c <BSP_TSENSOR_ReadTemp>
 80011b0:	eef0 7a40 	vmov.f32	s15, s0
 80011b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b8:	ee17 3a90 	vmov	r3, s15
 80011bc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
				int humiditySensor = (int) BSP_HSENSOR_ReadHumidity();
 80011c0:	f000 fd58 	bl	8001c74 <BSP_HSENSOR_ReadHumidity>
 80011c4:	eef0 7a40 	vmov.f32	s15, s0
 80011c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011cc:	ee17 3a90 	vmov	r3, s15
 80011d0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
				HAL_RTC_GetTime(&hrtc,&currentTime,RTC_FORMAT_BCD);
 80011d4:	2201      	movs	r2, #1
 80011d6:	492e      	ldr	r1, [pc, #184]	@ (8001290 <main+0x5cc>)
 80011d8:	4824      	ldr	r0, [pc, #144]	@ (800126c <main+0x5a8>)
 80011da:	f005 ff64 	bl	80070a6 <HAL_RTC_GetTime>
				char curTimeStr[6];
				sprintf(curTimeStr, "%02d:%02d", currentTime.Hours, currentTime.Minutes);
 80011de:	4b2c      	ldr	r3, [pc, #176]	@ (8001290 <main+0x5cc>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	461a      	mov	r2, r3
 80011e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001290 <main+0x5cc>)
 80011e6:	785b      	ldrb	r3, [r3, #1]
 80011e8:	4638      	mov	r0, r7
 80011ea:	492a      	ldr	r1, [pc, #168]	@ (8001294 <main+0x5d0>)
 80011ec:	f009 f8f6 	bl	800a3dc <siprintf>

				snprintf(uartMsg, sizeof(uartMsg),
 80011f0:	4b29      	ldr	r3, [pc, #164]	@ (8001298 <main+0x5d4>)
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	f107 0008 	add.w	r0, r7, #8
 80011f8:	463b      	mov	r3, r7
 80011fa:	9302      	str	r3, [sp, #8]
 80011fc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001200:	9301      	str	r3, [sp, #4]
 8001202:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	4613      	mov	r3, r2
 800120a:	4a24      	ldr	r2, [pc, #144]	@ (800129c <main+0x5d8>)
 800120c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001210:	f009 f8ae 	bl	800a370 <sniprintf>
						"\r\n[!!!ALARM!!!]\r\n"
						"\r\nTempertature in %s : %dC | Humidity: %d%%\r\n"
						"The Time is: %s",
				city, tempSensor, humiditySensor, curTimeStr);
				HAL_UART_Transmit(&huart1, (uint8_t*) uartMsg, strlen(uartMsg),HAL_MAX_DELAY);
 8001214:	f107 0308 	add.w	r3, r7, #8
 8001218:	4618      	mov	r0, r3
 800121a:	f7fe fff1 	bl	8000200 <strlen>
 800121e:	4603      	mov	r3, r0
 8001220:	b29a      	uxth	r2, r3
 8001222:	f107 0108 	add.w	r1, r7, #8
 8001226:	f04f 33ff 	mov.w	r3, #4294967295
 800122a:	480a      	ldr	r0, [pc, #40]	@ (8001254 <main+0x590>)
 800122c:	f006 ff16 	bl	800805c <HAL_UART_Transmit>
				stateChanged = 0;
 8001230:	4b0a      	ldr	r3, [pc, #40]	@ (800125c <main+0x598>)
 8001232:	2200      	movs	r2, #0
 8001234:	701a      	strb	r2, [r3, #0]
		if (state == config) { //this state will be where configuration occurs and then where the alarm is set
 8001236:	e593      	b.n	8000d60 <main+0x9c>
 8001238:	20000c4b 	.word	0x20000c4b
 800123c:	20000c4c 	.word	0x20000c4c
 8001240:	20000020 	.word	0x20000020
 8001244:	20000c08 	.word	0x20000c08
 8001248:	20000bc8 	.word	0x20000bc8
 800124c:	20000b88 	.word	0x20000b88
 8001250:	0800aebc 	.word	0x0800aebc
 8001254:	20000aa8 	.word	0x20000aa8
 8001258:	20000b40 	.word	0x20000b40
 800125c:	20000c6d 	.word	0x20000c6d
 8001260:	20000c5c 	.word	0x20000c5c
 8001264:	20000c70 	.word	0x20000c70
 8001268:	20000c58 	.word	0x20000c58
 800126c:	200009a0 	.word	0x200009a0
 8001270:	20000c64 	.word	0x20000c64
 8001274:	20000c98 	.word	0x20000c98
 8001278:	20000c60 	.word	0x20000c60
 800127c:	48000800 	.word	0x48000800
 8001280:	20000c6c 	.word	0x20000c6c
 8001284:	20000c54 	.word	0x20000c54
 8001288:	20000a10 	.word	0x20000a10
 800128c:	20000c50 	.word	0x20000c50
 8001290:	20000c84 	.word	0x20000c84
 8001294:	0800af20 	.word	0x0800af20
 8001298:	2000001c 	.word	0x2000001c
 800129c:	0800af2c 	.word	0x0800af2c

080012a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b096      	sub	sp, #88	@ 0x58
 80012a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012a6:	f107 0314 	add.w	r3, r7, #20
 80012aa:	2244      	movs	r2, #68	@ 0x44
 80012ac:	2100      	movs	r1, #0
 80012ae:	4618      	mov	r0, r3
 80012b0:	f009 f8b6 	bl	800a420 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012b4:	463b      	mov	r3, r7
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]
 80012c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80012c2:	2000      	movs	r0, #0
 80012c4:	f004 f936 	bl	8005534 <HAL_PWREx_ControlVoltageScaling>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80012ce:	f000 fb5b 	bl	8001988 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80012d2:	2318      	movs	r3, #24
 80012d4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80012d6:	2301      	movs	r3, #1
 80012d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80012da:	2301      	movs	r3, #1
 80012dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012e2:	2360      	movs	r3, #96	@ 0x60
 80012e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012e6:	2302      	movs	r3, #2
 80012e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80012ea:	2301      	movs	r3, #1
 80012ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012ee:	2301      	movs	r3, #1
 80012f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80012f2:	233c      	movs	r3, #60	@ 0x3c
 80012f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012f6:	2302      	movs	r3, #2
 80012f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012fa:	2302      	movs	r3, #2
 80012fc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012fe:	2302      	movs	r3, #2
 8001300:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001302:	f107 0314 	add.w	r3, r7, #20
 8001306:	4618      	mov	r0, r3
 8001308:	f004 f9b8 	bl	800567c <HAL_RCC_OscConfig>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8001312:	f000 fb39 	bl	8001988 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001316:	230f      	movs	r3, #15
 8001318:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800131a:	2303      	movs	r3, #3
 800131c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800131e:	2300      	movs	r3, #0
 8001320:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001326:	2300      	movs	r3, #0
 8001328:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800132a:	463b      	mov	r3, r7
 800132c:	2105      	movs	r1, #5
 800132e:	4618      	mov	r0, r3
 8001330:	f004 fdbe 	bl	8005eb0 <HAL_RCC_ClockConfig>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800133a:	f000 fb25 	bl	8001988 <Error_Handler>
  }
}
 800133e:	bf00      	nop
 8001340:	3758      	adds	r7, #88	@ 0x58
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
	...

08001348 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	@ 0x28
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800134e:	463b      	mov	r3, r7
 8001350:	2228      	movs	r2, #40	@ 0x28
 8001352:	2100      	movs	r1, #0
 8001354:	4618      	mov	r0, r3
 8001356:	f009 f863 	bl	800a420 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800135a:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <MX_DAC1_Init+0x60>)
 800135c:	4a13      	ldr	r2, [pc, #76]	@ (80013ac <MX_DAC1_Init+0x64>)
 800135e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001360:	4811      	ldr	r0, [pc, #68]	@ (80013a8 <MX_DAC1_Init+0x60>)
 8001362:	f001 fe64 	bl	800302e <HAL_DAC_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800136c:	f000 fb0c 	bl	8001988 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001370:	2300      	movs	r3, #0
 8001372:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001374:	2300      	movs	r3, #0
 8001376:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001378:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800137c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800137e:	2300      	movs	r3, #0
 8001380:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001382:	2300      	movs	r3, #0
 8001384:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800138a:	463b      	mov	r3, r7
 800138c:	2200      	movs	r2, #0
 800138e:	4619      	mov	r1, r3
 8001390:	4805      	ldr	r0, [pc, #20]	@ (80013a8 <MX_DAC1_Init+0x60>)
 8001392:	f001 ff49 	bl	8003228 <HAL_DAC_ConfigChannel>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 800139c:	f000 faf4 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80013a0:	bf00      	nop
 80013a2:	3728      	adds	r7, #40	@ 0x28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	200008b0 	.word	0x200008b0
 80013ac:	40007400 	.word	0x40007400

080013b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001424 <MX_I2C1_Init+0x74>)
 80013b6:	4a1c      	ldr	r2, [pc, #112]	@ (8001428 <MX_I2C1_Init+0x78>)
 80013b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A175AB;
 80013ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001424 <MX_I2C1_Init+0x74>)
 80013bc:	4a1b      	ldr	r2, [pc, #108]	@ (800142c <MX_I2C1_Init+0x7c>)
 80013be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013c0:	4b18      	ldr	r3, [pc, #96]	@ (8001424 <MX_I2C1_Init+0x74>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013c6:	4b17      	ldr	r3, [pc, #92]	@ (8001424 <MX_I2C1_Init+0x74>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013cc:	4b15      	ldr	r3, [pc, #84]	@ (8001424 <MX_I2C1_Init+0x74>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013d2:	4b14      	ldr	r3, [pc, #80]	@ (8001424 <MX_I2C1_Init+0x74>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013d8:	4b12      	ldr	r3, [pc, #72]	@ (8001424 <MX_I2C1_Init+0x74>)
 80013da:	2200      	movs	r2, #0
 80013dc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013de:	4b11      	ldr	r3, [pc, #68]	@ (8001424 <MX_I2C1_Init+0x74>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001424 <MX_I2C1_Init+0x74>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013ea:	480e      	ldr	r0, [pc, #56]	@ (8001424 <MX_I2C1_Init+0x74>)
 80013ec:	f002 fc14 	bl	8003c18 <HAL_I2C_Init>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80013f6:	f000 fac7 	bl	8001988 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013fa:	2100      	movs	r1, #0
 80013fc:	4809      	ldr	r0, [pc, #36]	@ (8001424 <MX_I2C1_Init+0x74>)
 80013fe:	f003 f9c5 	bl	800478c <HAL_I2CEx_ConfigAnalogFilter>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001408:	f000 fabe 	bl	8001988 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800140c:	2100      	movs	r1, #0
 800140e:	4805      	ldr	r0, [pc, #20]	@ (8001424 <MX_I2C1_Init+0x74>)
 8001410:	f003 fa07 	bl	8004822 <HAL_I2CEx_ConfigDigitalFilter>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800141a:	f000 fab5 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200008c4 	.word	0x200008c4
 8001428:	40005400 	.word	0x40005400
 800142c:	30a175ab 	.word	0x30a175ab

08001430 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8001434:	4b16      	ldr	r3, [pc, #88]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 8001436:	4a17      	ldr	r2, [pc, #92]	@ (8001494 <MX_LPTIM1_Init+0x64>)
 8001438:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800143a:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 800143c:	2200      	movs	r2, #0
 800143e:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8001440:	4b13      	ldr	r3, [pc, #76]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 8001442:	2200      	movs	r2, #0
 8001444:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 8001446:	4b12      	ldr	r3, [pc, #72]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 8001448:	2200      	movs	r2, #0
 800144a:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 800144c:	4b10      	ldr	r3, [pc, #64]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 800144e:	2200      	movs	r2, #0
 8001450:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8001452:	4b0f      	ldr	r3, [pc, #60]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 8001454:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001458:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800145a:	4b0d      	ldr	r3, [pc, #52]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 800145c:	2200      	movs	r2, #0
 800145e:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8001460:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 8001462:	2200      	movs	r2, #0
 8001464:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8001466:	4b0a      	ldr	r3, [pc, #40]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 8001468:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800146c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800146e:	4b08      	ldr	r3, [pc, #32]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 8001470:	2200      	movs	r2, #0
 8001472:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8001474:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 8001476:	2200      	movs	r2, #0
 8001478:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800147a:	4805      	ldr	r0, [pc, #20]	@ (8001490 <MX_LPTIM1_Init+0x60>)
 800147c:	f003 fa1e 	bl	80048bc <HAL_LPTIM_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 8001486:	f000 fa7f 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000918 	.word	0x20000918
 8001494:	40007c00 	.word	0x40007c00

08001498 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 800149c:	4b18      	ldr	r3, [pc, #96]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 800149e:	4a19      	ldr	r2, [pc, #100]	@ (8001504 <MX_OCTOSPI1_Init+0x6c>)
 80014a0:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 80014a2:	4b17      	ldr	r3, [pc, #92]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80014a8:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 80014ae:	4b14      	ldr	r3, [pc, #80]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80014b4:	4b12      	ldr	r3, [pc, #72]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014b6:	2220      	movs	r2, #32
 80014b8:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80014ba:	4b11      	ldr	r3, [pc, #68]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014bc:	2201      	movs	r2, #1
 80014be:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80014c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 80014c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 80014cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80014d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80014d8:	4b09      	ldr	r3, [pc, #36]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014da:	2200      	movs	r2, #0
 80014dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 80014de:	4b08      	ldr	r3, [pc, #32]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014e6:	2208      	movs	r2, #8
 80014e8:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80014ea:	4805      	ldr	r0, [pc, #20]	@ (8001500 <MX_OCTOSPI1_Init+0x68>)
 80014ec:	f003 fb6a 	bl	8004bc4 <HAL_OSPI_Init>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 80014f6:	f000 fa47 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000950 	.word	0x20000950
 8001504:	a0001000 	.word	0xa0001000

08001508 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b092      	sub	sp, #72	@ 0x48
 800150c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800150e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	60da      	str	r2, [r3, #12]
 800151c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800151e:	2300      	movs	r3, #0
 8001520:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	222c      	movs	r2, #44	@ 0x2c
 8001526:	2100      	movs	r1, #0
 8001528:	4618      	mov	r0, r3
 800152a:	f008 ff79 	bl	800a420 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800152e:	4b41      	ldr	r3, [pc, #260]	@ (8001634 <MX_RTC_Init+0x12c>)
 8001530:	4a41      	ldr	r2, [pc, #260]	@ (8001638 <MX_RTC_Init+0x130>)
 8001532:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001534:	4b3f      	ldr	r3, [pc, #252]	@ (8001634 <MX_RTC_Init+0x12c>)
 8001536:	2200      	movs	r2, #0
 8001538:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800153a:	4b3e      	ldr	r3, [pc, #248]	@ (8001634 <MX_RTC_Init+0x12c>)
 800153c:	227f      	movs	r2, #127	@ 0x7f
 800153e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001540:	4b3c      	ldr	r3, [pc, #240]	@ (8001634 <MX_RTC_Init+0x12c>)
 8001542:	22ff      	movs	r2, #255	@ 0xff
 8001544:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001546:	4b3b      	ldr	r3, [pc, #236]	@ (8001634 <MX_RTC_Init+0x12c>)
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_POS1;
 800154c:	4b39      	ldr	r3, [pc, #228]	@ (8001634 <MX_RTC_Init+0x12c>)
 800154e:	2202      	movs	r2, #2
 8001550:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001552:	4b38      	ldr	r3, [pc, #224]	@ (8001634 <MX_RTC_Init+0x12c>)
 8001554:	2200      	movs	r2, #0
 8001556:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001558:	4b36      	ldr	r3, [pc, #216]	@ (8001634 <MX_RTC_Init+0x12c>)
 800155a:	2200      	movs	r2, #0
 800155c:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800155e:	4835      	ldr	r0, [pc, #212]	@ (8001634 <MX_RTC_Init+0x12c>)
 8001560:	f005 fc7c 	bl	8006e5c <HAL_RTC_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800156a:	f000 fa0d 	bl	8001988 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800156e:	2300      	movs	r3, #0
 8001570:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0x0;
 8001574:	2300      	movs	r3, #0
 8001576:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0x0;
 800157a:	2300      	movs	r3, #0
 800157c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001580:	2300      	movs	r3, #0
 8001582:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001584:	2300      	movs	r3, #0
 8001586:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001588:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800158c:	2201      	movs	r2, #1
 800158e:	4619      	mov	r1, r3
 8001590:	4828      	ldr	r0, [pc, #160]	@ (8001634 <MX_RTC_Init+0x12c>)
 8001592:	f005 fceb 	bl	8006f6c <HAL_RTC_SetTime>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 800159c:	f000 f9f4 	bl	8001988 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80015a0:	2301      	movs	r3, #1
 80015a2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 80015a6:	2301      	movs	r3, #1
 80015a8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 0x1;
 80015ac:	2301      	movs	r3, #1
 80015ae:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0x0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80015b8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80015bc:	2201      	movs	r2, #1
 80015be:	4619      	mov	r1, r3
 80015c0:	481c      	ldr	r0, [pc, #112]	@ (8001634 <MX_RTC_Init+0x12c>)
 80015c2:	f005 fdcc 	bl	800715e <HAL_RTC_SetDate>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 80015cc:	f000 f9dc 	bl	8001988 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 80015d8:	2300      	movs	r3, #0
 80015da:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80015dc:	2300      	movs	r3, #0
 80015de:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80015e0:	2300      	movs	r3, #0
 80015e2:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80015f0:	2300      	movs	r3, #0
 80015f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 80015f4:	2301      	movs	r3, #1
 80015f6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 80015fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	2201      	movs	r2, #1
 8001604:	4619      	mov	r1, r3
 8001606:	480b      	ldr	r0, [pc, #44]	@ (8001634 <MX_RTC_Init+0x12c>)
 8001608:	f005 fe30 	bl	800726c <HAL_RTC_SetAlarm_IT>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 8001612:	f000 f9b9 	bl	8001988 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 8001616:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800161a:	4806      	ldr	r0, [pc, #24]	@ (8001634 <MX_RTC_Init+0x12c>)
 800161c:	f006 f90c 	bl	8007838 <HAL_RTCEx_SetCalibrationOutPut>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_RTC_Init+0x122>
  {
    Error_Handler();
 8001626:	f000 f9af 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800162a:	bf00      	nop
 800162c:	3748      	adds	r7, #72	@ 0x48
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	200009a0 	.word	0x200009a0
 8001638:	40002800 	.word	0x40002800

0800163c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800164c:	4b14      	ldr	r3, [pc, #80]	@ (80016a0 <MX_TIM6_Init+0x64>)
 800164e:	4a15      	ldr	r2, [pc, #84]	@ (80016a4 <MX_TIM6_Init+0x68>)
 8001650:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001652:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <MX_TIM6_Init+0x64>)
 8001654:	2200      	movs	r2, #0
 8001656:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001658:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <MX_TIM6_Init+0x64>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 15000;
 800165e:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <MX_TIM6_Init+0x64>)
 8001660:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001664:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001666:	4b0e      	ldr	r3, [pc, #56]	@ (80016a0 <MX_TIM6_Init+0x64>)
 8001668:	2200      	movs	r2, #0
 800166a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800166c:	480c      	ldr	r0, [pc, #48]	@ (80016a0 <MX_TIM6_Init+0x64>)
 800166e:	f006 f934 	bl	80078da <HAL_TIM_Base_Init>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001678:	f000 f986 	bl	8001988 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800167c:	2320      	movs	r3, #32
 800167e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001684:	1d3b      	adds	r3, r7, #4
 8001686:	4619      	mov	r1, r3
 8001688:	4805      	ldr	r0, [pc, #20]	@ (80016a0 <MX_TIM6_Init+0x64>)
 800168a:	f006 fbf1 	bl	8007e70 <HAL_TIMEx_MasterConfigSynchronization>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001694:	f000 f978 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001698:	bf00      	nop
 800169a:	3710      	adds	r7, #16
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	200009c4 	.word	0x200009c4
 80016a4:	40001000 	.word	0x40001000

080016a8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ae:	1d3b      	adds	r3, r7, #4
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80016b8:	4b15      	ldr	r3, [pc, #84]	@ (8001710 <MX_TIM7_Init+0x68>)
 80016ba:	4a16      	ldr	r2, [pc, #88]	@ (8001714 <MX_TIM7_Init+0x6c>)
 80016bc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1831;
 80016be:	4b14      	ldr	r3, [pc, #80]	@ (8001710 <MX_TIM7_Init+0x68>)
 80016c0:	f240 7227 	movw	r2, #1831	@ 0x727
 80016c4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c6:	4b12      	ldr	r3, [pc, #72]	@ (8001710 <MX_TIM7_Init+0x68>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80016cc:	4b10      	ldr	r3, [pc, #64]	@ (8001710 <MX_TIM7_Init+0x68>)
 80016ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016d2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001710 <MX_TIM7_Init+0x68>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80016da:	480d      	ldr	r0, [pc, #52]	@ (8001710 <MX_TIM7_Init+0x68>)
 80016dc:	f006 f8fd 	bl	80078da <HAL_TIM_Base_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80016e6:	f000 f94f 	bl	8001988 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ea:	2300      	movs	r3, #0
 80016ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ee:	2300      	movs	r3, #0
 80016f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	4619      	mov	r1, r3
 80016f6:	4806      	ldr	r0, [pc, #24]	@ (8001710 <MX_TIM7_Init+0x68>)
 80016f8:	f006 fbba 	bl	8007e70 <HAL_TIMEx_MasterConfigSynchronization>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8001702:	f000 f941 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001706:	bf00      	nop
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000a10 	.word	0x20000a10
 8001714:	40001400 	.word	0x40001400

08001718 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800171c:	4b0f      	ldr	r3, [pc, #60]	@ (800175c <MX_TIM16_Init+0x44>)
 800171e:	4a10      	ldr	r2, [pc, #64]	@ (8001760 <MX_TIM16_Init+0x48>)
 8001720:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8001722:	4b0e      	ldr	r3, [pc, #56]	@ (800175c <MX_TIM16_Init+0x44>)
 8001724:	2200      	movs	r2, #0
 8001726:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001728:	4b0c      	ldr	r3, [pc, #48]	@ (800175c <MX_TIM16_Init+0x44>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 800172e:	4b0b      	ldr	r3, [pc, #44]	@ (800175c <MX_TIM16_Init+0x44>)
 8001730:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001734:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001736:	4b09      	ldr	r3, [pc, #36]	@ (800175c <MX_TIM16_Init+0x44>)
 8001738:	2200      	movs	r2, #0
 800173a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800173c:	4b07      	ldr	r3, [pc, #28]	@ (800175c <MX_TIM16_Init+0x44>)
 800173e:	2200      	movs	r2, #0
 8001740:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001742:	4b06      	ldr	r3, [pc, #24]	@ (800175c <MX_TIM16_Init+0x44>)
 8001744:	2200      	movs	r2, #0
 8001746:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001748:	4804      	ldr	r0, [pc, #16]	@ (800175c <MX_TIM16_Init+0x44>)
 800174a:	f006 f8c6 	bl	80078da <HAL_TIM_Base_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001754:	f000 f918 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001758:	bf00      	nop
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000a5c 	.word	0x20000a5c
 8001760:	40014400 	.word	0x40014400

08001764 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001768:	4b22      	ldr	r3, [pc, #136]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 800176a:	4a23      	ldr	r2, [pc, #140]	@ (80017f8 <MX_USART1_UART_Init+0x94>)
 800176c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800176e:	4b21      	ldr	r3, [pc, #132]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 8001770:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001774:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001776:	4b1f      	ldr	r3, [pc, #124]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 8001778:	2200      	movs	r2, #0
 800177a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800177c:	4b1d      	ldr	r3, [pc, #116]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 800177e:	2200      	movs	r2, #0
 8001780:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001782:	4b1c      	ldr	r3, [pc, #112]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 8001784:	2200      	movs	r2, #0
 8001786:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001788:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 800178a:	220c      	movs	r2, #12
 800178c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800178e:	4b19      	ldr	r3, [pc, #100]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 8001790:	2200      	movs	r2, #0
 8001792:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001794:	4b17      	ldr	r3, [pc, #92]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 8001796:	2200      	movs	r2, #0
 8001798:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800179a:	4b16      	ldr	r3, [pc, #88]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 800179c:	2200      	movs	r2, #0
 800179e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017a0:	4b14      	ldr	r3, [pc, #80]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017a6:	4b13      	ldr	r3, [pc, #76]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017ac:	4811      	ldr	r0, [pc, #68]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 80017ae:	f006 fc05 	bl	8007fbc <HAL_UART_Init>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80017b8:	f000 f8e6 	bl	8001988 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017bc:	2100      	movs	r1, #0
 80017be:	480d      	ldr	r0, [pc, #52]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 80017c0:	f008 fc87 	bl	800a0d2 <HAL_UARTEx_SetTxFifoThreshold>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80017ca:	f000 f8dd 	bl	8001988 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017ce:	2100      	movs	r1, #0
 80017d0:	4808      	ldr	r0, [pc, #32]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 80017d2:	f008 fcbc 	bl	800a14e <HAL_UARTEx_SetRxFifoThreshold>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80017dc:	f000 f8d4 	bl	8001988 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80017e0:	4804      	ldr	r0, [pc, #16]	@ (80017f4 <MX_USART1_UART_Init+0x90>)
 80017e2:	f008 fc3d 	bl	800a060 <HAL_UARTEx_DisableFifoMode>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80017ec:	f000 f8cc 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017f0:	bf00      	nop
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000aa8 	.word	0x20000aa8
 80017f8:	40013800 	.word	0x40013800

080017fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08a      	sub	sp, #40	@ 0x28
 8001800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
 8001810:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001812:	4b38      	ldr	r3, [pc, #224]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001816:	4a37      	ldr	r2, [pc, #220]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 8001818:	f043 0304 	orr.w	r3, r3, #4
 800181c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800181e:	4b35      	ldr	r3, [pc, #212]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001822:	f003 0304 	and.w	r3, r3, #4
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800182a:	4b32      	ldr	r3, [pc, #200]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182e:	4a31      	ldr	r2, [pc, #196]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001836:	4b2f      	ldr	r3, [pc, #188]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001842:	4b2c      	ldr	r3, [pc, #176]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 8001844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001846:	4a2b      	ldr	r2, [pc, #172]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 8001848:	f043 0302 	orr.w	r3, r3, #2
 800184c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800184e:	4b29      	ldr	r3, [pc, #164]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 8001850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800185a:	4b26      	ldr	r3, [pc, #152]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 800185c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185e:	4a25      	ldr	r2, [pc, #148]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 8001860:	f043 0310 	orr.w	r3, r3, #16
 8001864:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001866:	4b23      	ldr	r3, [pc, #140]	@ (80018f4 <MX_GPIO_Init+0xf8>)
 8001868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186a:	f003 0310 	and.w	r3, r3, #16
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001872:	2200      	movs	r2, #0
 8001874:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001878:	481f      	ldr	r0, [pc, #124]	@ (80018f8 <MX_GPIO_Init+0xfc>)
 800187a:	f002 f983 	bl	8003b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800187e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001882:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001884:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001888:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800188e:	f107 0314 	add.w	r3, r7, #20
 8001892:	4619      	mov	r1, r3
 8001894:	4819      	ldr	r0, [pc, #100]	@ (80018fc <MX_GPIO_Init+0x100>)
 8001896:	f001 fed9 	bl	800364c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800189a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800189e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a0:	2302      	movs	r3, #2
 80018a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a8:	2303      	movs	r3, #3
 80018aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80018ac:	230a      	movs	r3, #10
 80018ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018b0:	f107 0314 	add.w	r3, r7, #20
 80018b4:	4619      	mov	r1, r3
 80018b6:	4812      	ldr	r0, [pc, #72]	@ (8001900 <MX_GPIO_Init+0x104>)
 80018b8:	f001 fec8 	bl	800364c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80018bc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80018c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c2:	2301      	movs	r3, #1
 80018c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80018ce:	f107 0314 	add.w	r3, r7, #20
 80018d2:	4619      	mov	r1, r3
 80018d4:	4808      	ldr	r0, [pc, #32]	@ (80018f8 <MX_GPIO_Init+0xfc>)
 80018d6:	f001 feb9 	bl	800364c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80018da:	2200      	movs	r2, #0
 80018dc:	2100      	movs	r1, #0
 80018de:	2028      	movs	r0, #40	@ 0x28
 80018e0:	f001 fb6f 	bl	8002fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018e4:	2028      	movs	r0, #40	@ 0x28
 80018e6:	f001 fb88 	bl	8002ffa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80018ea:	bf00      	nop
 80018ec:	3728      	adds	r7, #40	@ 0x28
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40021000 	.word	0x40021000
 80018f8:	48000400 	.word	0x48000400
 80018fc:	48000800 	.word	0x48000800
 8001900:	48001000 	.word	0x48001000

08001904 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
	if (huart == &huart1) {
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	4a19      	ldr	r2, [pc, #100]	@ (8001974 <HAL_UART_RxCpltCallback+0x70>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d12b      	bne.n	800196c <HAL_UART_RxCpltCallback+0x68>
		uint8_t c = uart_byte;
 8001914:	4b18      	ldr	r3, [pc, #96]	@ (8001978 <HAL_UART_RxCpltCallback+0x74>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	73fb      	strb	r3, [r7, #15]

		if (c == '\r' || c== '\r\n' || c == '\n') { // ENTER pressed
 800191a:	7bfb      	ldrb	r3, [r7, #15]
 800191c:	2b0d      	cmp	r3, #13
 800191e:	d002      	beq.n	8001926 <HAL_UART_RxCpltCallback+0x22>
 8001920:	7bfb      	ldrb	r3, [r7, #15]
 8001922:	2b0a      	cmp	r3, #10
 8001924:	d10d      	bne.n	8001942 <HAL_UART_RxCpltCallback+0x3e>

			char_buffer[rx_index] = '\0';
 8001926:	4b15      	ldr	r3, [pc, #84]	@ (800197c <HAL_UART_RxCpltCallback+0x78>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	b29b      	uxth	r3, r3
 800192c:	461a      	mov	r2, r3
 800192e:	4b14      	ldr	r3, [pc, #80]	@ (8001980 <HAL_UART_RxCpltCallback+0x7c>)
 8001930:	2100      	movs	r1, #0
 8001932:	5499      	strb	r1, [r3, r2]
			rx_index = 0;         //buffer index reset
 8001934:	4b11      	ldr	r3, [pc, #68]	@ (800197c <HAL_UART_RxCpltCallback+0x78>)
 8001936:	2200      	movs	r2, #0
 8001938:	801a      	strh	r2, [r3, #0]
			line_ready = 1;       //indicating "enter" been pressed
 800193a:	4b12      	ldr	r3, [pc, #72]	@ (8001984 <HAL_UART_RxCpltCallback+0x80>)
 800193c:	2201      	movs	r2, #1
 800193e:	701a      	strb	r2, [r3, #0]
 8001940:	e00f      	b.n	8001962 <HAL_UART_RxCpltCallback+0x5e>

		} else {
			// if not \r, append to character buffer
			if (rx_index < (UA_BUF_SIZE - 1)) {
 8001942:	4b0e      	ldr	r3, [pc, #56]	@ (800197c <HAL_UART_RxCpltCallback+0x78>)
 8001944:	881b      	ldrh	r3, [r3, #0]
 8001946:	b29b      	uxth	r3, r3
 8001948:	2b3e      	cmp	r3, #62	@ 0x3e
 800194a:	d80a      	bhi.n	8001962 <HAL_UART_RxCpltCallback+0x5e>
				char_buffer[rx_index++] = c;
 800194c:	4b0b      	ldr	r3, [pc, #44]	@ (800197c <HAL_UART_RxCpltCallback+0x78>)
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	b29b      	uxth	r3, r3
 8001952:	1c5a      	adds	r2, r3, #1
 8001954:	b291      	uxth	r1, r2
 8001956:	4a09      	ldr	r2, [pc, #36]	@ (800197c <HAL_UART_RxCpltCallback+0x78>)
 8001958:	8011      	strh	r1, [r2, #0]
 800195a:	4619      	mov	r1, r3
 800195c:	4a08      	ldr	r2, [pc, #32]	@ (8001980 <HAL_UART_RxCpltCallback+0x7c>)
 800195e:	7bfb      	ldrb	r3, [r7, #15]
 8001960:	5453      	strb	r3, [r2, r1]
			}
		}

		// Restart reception for the next byte (always!)
		HAL_UART_Receive_IT(&huart1, &uart_byte, 1);
 8001962:	2201      	movs	r2, #1
 8001964:	4904      	ldr	r1, [pc, #16]	@ (8001978 <HAL_UART_RxCpltCallback+0x74>)
 8001966:	4803      	ldr	r0, [pc, #12]	@ (8001974 <HAL_UART_RxCpltCallback+0x70>)
 8001968:	f006 fc06 	bl	8008178 <HAL_UART_Receive_IT>
	}
}
 800196c:	bf00      	nop
 800196e:	3710      	adds	r7, #16
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20000aa8 	.word	0x20000aa8
 8001978:	20000b44 	.word	0x20000b44
 800197c:	20000c48 	.word	0x20000c48
 8001980:	20000b48 	.word	0x20000b48
 8001984:	20000c4a 	.word	0x20000c4a

08001988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800198c:	b672      	cpsid	i
}
 800198e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001990:	bf00      	nop
 8001992:	e7fd      	b.n	8001990 <Error_Handler+0x8>

08001994 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08a      	sub	sp, #40	@ 0x28
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800199c:	4b27      	ldr	r3, [pc, #156]	@ (8001a3c <I2Cx_MspInit+0xa8>)
 800199e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a0:	4a26      	ldr	r2, [pc, #152]	@ (8001a3c <I2Cx_MspInit+0xa8>)
 80019a2:	f043 0302 	orr.w	r3, r3, #2
 80019a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019a8:	4b24      	ldr	r3, [pc, #144]	@ (8001a3c <I2Cx_MspInit+0xa8>)
 80019aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ac:	f003 0302 	and.w	r3, r3, #2
 80019b0:	613b      	str	r3, [r7, #16]
 80019b2:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80019b4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80019b8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80019ba:	2312      	movs	r3, #18
 80019bc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80019be:	2301      	movs	r3, #1
 80019c0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c2:	2303      	movs	r3, #3
 80019c4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80019c6:	2304      	movs	r3, #4
 80019c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80019ca:	f107 0314 	add.w	r3, r7, #20
 80019ce:	4619      	mov	r1, r3
 80019d0:	481b      	ldr	r0, [pc, #108]	@ (8001a40 <I2Cx_MspInit+0xac>)
 80019d2:	f001 fe3b 	bl	800364c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80019d6:	f107 0314 	add.w	r3, r7, #20
 80019da:	4619      	mov	r1, r3
 80019dc:	4818      	ldr	r0, [pc, #96]	@ (8001a40 <I2Cx_MspInit+0xac>)
 80019de:	f001 fe35 	bl	800364c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80019e2:	4b16      	ldr	r3, [pc, #88]	@ (8001a3c <I2Cx_MspInit+0xa8>)
 80019e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e6:	4a15      	ldr	r2, [pc, #84]	@ (8001a3c <I2Cx_MspInit+0xa8>)
 80019e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80019ee:	4b13      	ldr	r3, [pc, #76]	@ (8001a3c <I2Cx_MspInit+0xa8>)
 80019f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80019fa:	4b10      	ldr	r3, [pc, #64]	@ (8001a3c <I2Cx_MspInit+0xa8>)
 80019fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019fe:	4a0f      	ldr	r2, [pc, #60]	@ (8001a3c <I2Cx_MspInit+0xa8>)
 8001a00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a04:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001a06:	4b0d      	ldr	r3, [pc, #52]	@ (8001a3c <I2Cx_MspInit+0xa8>)
 8001a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8001a3c <I2Cx_MspInit+0xa8>)
 8001a0c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001a10:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001a12:	2200      	movs	r2, #0
 8001a14:	210f      	movs	r1, #15
 8001a16:	2021      	movs	r0, #33	@ 0x21
 8001a18:	f001 fad3 	bl	8002fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001a1c:	2021      	movs	r0, #33	@ 0x21
 8001a1e:	f001 faec 	bl	8002ffa <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001a22:	2200      	movs	r2, #0
 8001a24:	210f      	movs	r1, #15
 8001a26:	2022      	movs	r0, #34	@ 0x22
 8001a28:	f001 facb 	bl	8002fc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001a2c:	2022      	movs	r0, #34	@ 0x22
 8001a2e:	f001 fae4 	bl	8002ffa <HAL_NVIC_EnableIRQ>
}
 8001a32:	bf00      	nop
 8001a34:	3728      	adds	r7, #40	@ 0x28
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	48000400 	.word	0x48000400

08001a44 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	4a12      	ldr	r2, [pc, #72]	@ (8001a98 <I2Cx_Init+0x54>)
 8001a50:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a11      	ldr	r2, [pc, #68]	@ (8001a9c <I2Cx_Init+0x58>)
 8001a56:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2201      	movs	r2, #1
 8001a62:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2200      	movs	r2, #0
 8001a68:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2200      	movs	r2, #0
 8001a74:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f7ff ff89 	bl	8001994 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f002 f8c8 	bl	8003c18 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001a88:	2100      	movs	r1, #0
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f002 fe7e 	bl	800478c <HAL_I2CEx_ConfigAnalogFilter>
}
 8001a90:	bf00      	nop
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40005800 	.word	0x40005800
 8001a9c:	00702681 	.word	0x00702681

08001aa0 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08a      	sub	sp, #40	@ 0x28
 8001aa4:	af04      	add	r7, sp, #16
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	4608      	mov	r0, r1
 8001aaa:	4611      	mov	r1, r2
 8001aac:	461a      	mov	r2, r3
 8001aae:	4603      	mov	r3, r0
 8001ab0:	72fb      	strb	r3, [r7, #11]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	813b      	strh	r3, [r7, #8]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001aba:	2300      	movs	r3, #0
 8001abc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001abe:	7afb      	ldrb	r3, [r7, #11]
 8001ac0:	b299      	uxth	r1, r3
 8001ac2:	88f8      	ldrh	r0, [r7, #6]
 8001ac4:	893a      	ldrh	r2, [r7, #8]
 8001ac6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aca:	9302      	str	r3, [sp, #8]
 8001acc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ace:	9301      	str	r3, [sp, #4]
 8001ad0:	6a3b      	ldr	r3, [r7, #32]
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	68f8      	ldr	r0, [r7, #12]
 8001ad8:	f002 fa7c 	bl	8003fd4 <HAL_I2C_Mem_Read>
 8001adc:	4603      	mov	r3, r0
 8001ade:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001ae0:	7dfb      	ldrb	r3, [r7, #23]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d004      	beq.n	8001af0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001ae6:	7afb      	ldrb	r3, [r7, #11]
 8001ae8:	4619      	mov	r1, r3
 8001aea:	68f8      	ldr	r0, [r7, #12]
 8001aec:	f000 f832 	bl	8001b54 <I2Cx_Error>
  }
  return status;
 8001af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3718      	adds	r7, #24
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b08a      	sub	sp, #40	@ 0x28
 8001afe:	af04      	add	r7, sp, #16
 8001b00:	60f8      	str	r0, [r7, #12]
 8001b02:	4608      	mov	r0, r1
 8001b04:	4611      	mov	r1, r2
 8001b06:	461a      	mov	r2, r3
 8001b08:	4603      	mov	r3, r0
 8001b0a:	72fb      	strb	r3, [r7, #11]
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	813b      	strh	r3, [r7, #8]
 8001b10:	4613      	mov	r3, r2
 8001b12:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001b14:	2300      	movs	r3, #0
 8001b16:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001b18:	7afb      	ldrb	r3, [r7, #11]
 8001b1a:	b299      	uxth	r1, r3
 8001b1c:	88f8      	ldrh	r0, [r7, #6]
 8001b1e:	893a      	ldrh	r2, [r7, #8]
 8001b20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b24:	9302      	str	r3, [sp, #8]
 8001b26:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b28:	9301      	str	r3, [sp, #4]
 8001b2a:	6a3b      	ldr	r3, [r7, #32]
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	4603      	mov	r3, r0
 8001b30:	68f8      	ldr	r0, [r7, #12]
 8001b32:	f002 f93b 	bl	8003dac <HAL_I2C_Mem_Write>
 8001b36:	4603      	mov	r3, r0
 8001b38:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001b3a:	7dfb      	ldrb	r3, [r7, #23]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d004      	beq.n	8001b4a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001b40:	7afb      	ldrb	r3, [r7, #11]
 8001b42:	4619      	mov	r1, r3
 8001b44:	68f8      	ldr	r0, [r7, #12]
 8001b46:	f000 f805 	bl	8001b54 <I2Cx_Error>
  }
  return status;
 8001b4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3718      	adds	r7, #24
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f002 f8f4 	bl	8003d4e <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f7ff ff6c 	bl	8001a44 <I2Cx_Init>
}
 8001b6c:	bf00      	nop
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001b78:	4802      	ldr	r0, [pc, #8]	@ (8001b84 <SENSOR_IO_Init+0x10>)
 8001b7a:	f7ff ff63 	bl	8001a44 <I2Cx_Init>
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20000cc4 	.word	0x20000cc4

08001b88 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af02      	add	r7, sp, #8
 8001b8e:	4603      	mov	r3, r0
 8001b90:	71fb      	strb	r3, [r7, #7]
 8001b92:	460b      	mov	r3, r1
 8001b94:	71bb      	strb	r3, [r7, #6]
 8001b96:	4613      	mov	r3, r2
 8001b98:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001b9a:	79bb      	ldrb	r3, [r7, #6]
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	79f9      	ldrb	r1, [r7, #7]
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	9301      	str	r3, [sp, #4]
 8001ba4:	1d7b      	adds	r3, r7, #5
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	2301      	movs	r3, #1
 8001baa:	4803      	ldr	r0, [pc, #12]	@ (8001bb8 <SENSOR_IO_Write+0x30>)
 8001bac:	f7ff ffa5 	bl	8001afa <I2Cx_WriteMultiple>
}
 8001bb0:	bf00      	nop
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20000cc4 	.word	0x20000cc4

08001bbc <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af02      	add	r7, sp, #8
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	460a      	mov	r2, r1
 8001bc6:	71fb      	strb	r3, [r7, #7]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001bd0:	79bb      	ldrb	r3, [r7, #6]
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	79f9      	ldrb	r1, [r7, #7]
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	9301      	str	r3, [sp, #4]
 8001bda:	f107 030f 	add.w	r3, r7, #15
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	2301      	movs	r3, #1
 8001be2:	4804      	ldr	r0, [pc, #16]	@ (8001bf4 <SENSOR_IO_Read+0x38>)
 8001be4:	f7ff ff5c 	bl	8001aa0 <I2Cx_ReadMultiple>

  return read_value;
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000cc4 	.word	0x20000cc4

08001bf8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af02      	add	r7, sp, #8
 8001bfe:	603a      	str	r2, [r7, #0]
 8001c00:	461a      	mov	r2, r3
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
 8001c06:	460b      	mov	r3, r1
 8001c08:	71bb      	strb	r3, [r7, #6]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001c0e:	79bb      	ldrb	r3, [r7, #6]
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	79f9      	ldrb	r1, [r7, #7]
 8001c14:	88bb      	ldrh	r3, [r7, #4]
 8001c16:	9301      	str	r3, [sp, #4]
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	4804      	ldr	r0, [pc, #16]	@ (8001c30 <SENSOR_IO_ReadMultiple+0x38>)
 8001c20:	f7ff ff3e 	bl	8001aa0 <I2Cx_ReadMultiple>
 8001c24:	4603      	mov	r3, r0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20000cc4 	.word	0x20000cc4

08001c34 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c6c <BSP_HSENSOR_Init+0x38>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	20be      	movs	r0, #190	@ 0xbe
 8001c40:	4798      	blx	r3
 8001c42:	4603      	mov	r3, r0
 8001c44:	2bbc      	cmp	r3, #188	@ 0xbc
 8001c46:	d002      	beq.n	8001c4e <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	607b      	str	r3, [r7, #4]
 8001c4c:	e009      	b.n	8001c62 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8001c4e:	4b08      	ldr	r3, [pc, #32]	@ (8001c70 <BSP_HSENSOR_Init+0x3c>)
 8001c50:	4a06      	ldr	r2, [pc, #24]	@ (8001c6c <BSP_HSENSOR_Init+0x38>)
 8001c52:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8001c54:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <BSP_HSENSOR_Init+0x3c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	20be      	movs	r0, #190	@ 0xbe
 8001c5c:	4798      	blx	r3
    ret = HSENSOR_OK;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8001c62:	687b      	ldr	r3, [r7, #4]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000000 	.word	0x20000000
 8001c70:	20000d18 	.word	0x20000d18

08001c74 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8001c78:	4b04      	ldr	r3, [pc, #16]	@ (8001c8c <BSP_HSENSOR_ReadHumidity+0x18>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	20be      	movs	r0, #190	@ 0xbe
 8001c80:	4798      	blx	r3
 8001c82:	eef0 7a40 	vmov.f32	s15, s0
}
 8001c86:	eeb0 0a67 	vmov.f32	s0, s15
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20000d18 	.word	0x20000d18

08001c90 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 8001c96:	4b3b      	ldr	r3, [pc, #236]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001c98:	4a3b      	ldr	r2, [pc, #236]	@ (8001d88 <BSP_QSPI_Init+0xf8>)
 8001c9a:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8001c9c:	4839      	ldr	r0, [pc, #228]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001c9e:	f003 f83b 	bl	8004d18 <HAL_OSPI_DeInit>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e067      	b.n	8001d7c <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001cac:	f000 f990 	bl	8001fd0 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 8001cb0:	4b34      	ldr	r3, [pc, #208]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001cb2:	2204      	movs	r2, #4
 8001cb4:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 8001cb6:	4b33      	ldr	r3, [pc, #204]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8001cbc:	4b31      	ldr	r3, [pc, #196]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001cbe:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001cc2:	60da      	str	r2, [r3, #12]
 8001cc4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001cc8:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	fa93 f3a3 	rbit	r3, r3
 8001cd0:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 8001cdc:	2320      	movs	r3, #32
 8001cde:	e003      	b.n	8001ce8 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	fab3 f383 	clz	r3, r3
 8001ce6:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4b26      	ldr	r3, [pc, #152]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001cec:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 8001cee:	4b25      	ldr	r3, [pc, #148]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8001cf4:	4b23      	ldr	r3, [pc, #140]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 8001cfa:	4b22      	ldr	r3, [pc, #136]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 8001d00:	4b20      	ldr	r3, [pc, #128]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001d02:	2204      	movs	r2, #4
 8001d04:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001d06:	4b1f      	ldr	r3, [pc, #124]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8001d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d12:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 8001d14:	4b1b      	ldr	r3, [pc, #108]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 8001d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001d20:	4818      	ldr	r0, [pc, #96]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001d22:	f002 ff4f 	bl	8004bc4 <HAL_OSPI_Init>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e025      	b.n	8001d7c <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 8001d30:	4814      	ldr	r0, [pc, #80]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001d32:	f000 f98d 	bl	8002050 <QSPI_ResetMemory>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 8001d3c:	2304      	movs	r3, #4
 8001d3e:	e01d      	b.n	8001d7c <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8001d40:	2101      	movs	r1, #1
 8001d42:	4810      	ldr	r0, [pc, #64]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001d44:	f000 fa72 	bl	800222c <QSPI_QuadMode>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e014      	b.n	8001d7c <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8001d52:	2101      	movs	r1, #1
 8001d54:	480b      	ldr	r0, [pc, #44]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001d56:	f000 fb15 	bl	8002384 <QSPI_HighPerfMode>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e00b      	b.n	8001d7c <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 8001d64:	4b07      	ldr	r3, [pc, #28]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001d66:	2202      	movs	r2, #2
 8001d68:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001d6a:	4806      	ldr	r0, [pc, #24]	@ (8001d84 <BSP_QSPI_Init+0xf4>)
 8001d6c:	f002 ff2a 	bl	8004bc4 <HAL_OSPI_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e000      	b.n	8001d7c <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20000d1c 	.word	0x20000d1c
 8001d88:	a0001000 	.word	0xa0001000

08001d8c <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b098      	sub	sp, #96	@ 0x60
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 8001da0:	23eb      	movs	r3, #235	@ 0xeb
 8001da2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 8001da4:	2301      	movs	r3, #1
 8001da6:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 8001da8:	2300      	movs	r3, #0
 8001daa:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 8001db4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 8001dba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dbe:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 8001dc4:	23aa      	movs	r3, #170	@ 0xaa
 8001dc6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 8001dc8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 8001dd6:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001dda:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 8001de0:	2300      	movs	r3, #0
 8001de2:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 8001de4:	2304      	movs	r3, #4
 8001de6:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 8001de8:	2300      	movs	r3, #0
 8001dea:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001dec:	2300      	movs	r3, #0
 8001dee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001df0:	f107 0310 	add.w	r3, r7, #16
 8001df4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001df8:	4619      	mov	r1, r3
 8001dfa:	480c      	ldr	r0, [pc, #48]	@ (8001e2c <BSP_QSPI_Read+0xa0>)
 8001dfc:	f002 ffb3 	bl	8004d66 <HAL_OSPI_Command>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e00b      	b.n	8001e22 <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e0e:	68f9      	ldr	r1, [r7, #12]
 8001e10:	4806      	ldr	r0, [pc, #24]	@ (8001e2c <BSP_QSPI_Read+0xa0>)
 8001e12:	f003 f89c 	bl	8004f4e <HAL_OSPI_Receive>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e000      	b.n	8001e22 <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3760      	adds	r7, #96	@ 0x60
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20000d1c 	.word	0x20000d1c

08001e30 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b09c      	sub	sp, #112	@ 0x70
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001e44:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8001e46:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d901      	bls.n	8001e52 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 8001e56:	68ba      	ldr	r2, [r7, #8]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 8001e66:	2338      	movs	r3, #56	@ 0x38
 8001e68:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001e72:	2300      	movs	r3, #0
 8001e74:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 8001e76:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e7a:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8001e7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e80:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001e82:	2300      	movs	r3, #0
 8001e84:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001e86:	2300      	movs	r3, #0
 8001e88:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 8001e8a:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8001ea0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 8001ea4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ea6:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001ea8:	4823      	ldr	r0, [pc, #140]	@ (8001f38 <BSP_QSPI_Write+0x108>)
 8001eaa:	f000 f918 	bl	80020de <QSPI_WriteEnable>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e03b      	b.n	8001f30 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	481d      	ldr	r0, [pc, #116]	@ (8001f38 <BSP_QSPI_Write+0x108>)
 8001ec4:	f002 ff4f 	bl	8004d66 <HAL_OSPI_Command>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e02e      	b.n	8001f30 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ed2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed6:	68f9      	ldr	r1, [r7, #12]
 8001ed8:	4817      	ldr	r0, [pc, #92]	@ (8001f38 <BSP_QSPI_Write+0x108>)
 8001eda:	f002 ffc5 	bl	8004e68 <HAL_OSPI_Transmit>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e023      	b.n	8001f30 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001ee8:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001eec:	4812      	ldr	r0, [pc, #72]	@ (8001f38 <BSP_QSPI_Write+0x108>)
 8001eee:	f000 f952 	bl	8002196 <QSPI_AutoPollingMemReady>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e019      	b.n	8001f30 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8001efc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001efe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f00:	4413      	add	r3, r2
 8001f02:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 8001f04:	68fa      	ldr	r2, [r7, #12]
 8001f06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f08:	4413      	add	r3, r2
 8001f0a:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8001f0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001f0e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001f12:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d203      	bcs.n	8001f20 <BSP_QSPI_Write+0xf0>
 8001f18:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001f1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	e001      	b.n	8001f24 <BSP_QSPI_Write+0xf4>
 8001f20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f24:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 8001f26:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001f28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d3b8      	bcc.n	8001ea0 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3770      	adds	r7, #112	@ 0x70
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	20000d1c 	.word	0x20000d1c

08001f3c <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b096      	sub	sp, #88	@ 0x58
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001f44:	2300      	movs	r3, #0
 8001f46:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 8001f4c:	23d8      	movs	r3, #216	@ 0xd8
 8001f4e:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001f50:	2301      	movs	r3, #1
 8001f52:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001f54:	2300      	movs	r3, #0
 8001f56:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 8001f60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f64:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8001f66:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001f70:	2300      	movs	r3, #0
 8001f72:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001f74:	2300      	movs	r3, #0
 8001f76:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001f80:	2300      	movs	r3, #0
 8001f82:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001f84:	4811      	ldr	r0, [pc, #68]	@ (8001fcc <BSP_QSPI_Erase_Block+0x90>)
 8001f86:	f000 f8aa 	bl	80020de <QSPI_WriteEnable>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e017      	b.n	8001fc4 <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f94:	f107 0308 	add.w	r3, r7, #8
 8001f98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	480b      	ldr	r0, [pc, #44]	@ (8001fcc <BSP_QSPI_Erase_Block+0x90>)
 8001fa0:	f002 fee1 	bl	8004d66 <HAL_OSPI_Command>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e00a      	b.n	8001fc4 <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8001fae:	f640 51ac 	movw	r1, #3500	@ 0xdac
 8001fb2:	4806      	ldr	r0, [pc, #24]	@ (8001fcc <BSP_QSPI_Erase_Block+0x90>)
 8001fb4:	f000 f8ef 	bl	8002196 <QSPI_AutoPollingMemReady>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e000      	b.n	8001fc4 <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 8001fc2:	2300      	movs	r3, #0
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3758      	adds	r7, #88	@ 0x58
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	20000d1c 	.word	0x20000d1c

08001fd0 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8001fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8002048 <BSP_QSPI_MspInit+0x78>)
 8001fd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fda:	4a1b      	ldr	r2, [pc, #108]	@ (8002048 <BSP_QSPI_MspInit+0x78>)
 8001fdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fe0:	6513      	str	r3, [r2, #80]	@ 0x50
 8001fe2:	4b19      	ldr	r3, [pc, #100]	@ (8002048 <BSP_QSPI_MspInit+0x78>)
 8001fe4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fe6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fea:	60bb      	str	r3, [r7, #8]
 8001fec:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8001fee:	4b16      	ldr	r3, [pc, #88]	@ (8002048 <BSP_QSPI_MspInit+0x78>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff2:	4a15      	ldr	r2, [pc, #84]	@ (8002048 <BSP_QSPI_MspInit+0x78>)
 8001ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ff8:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8001ffa:	4b13      	ldr	r3, [pc, #76]	@ (8002048 <BSP_QSPI_MspInit+0x78>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffe:	4a12      	ldr	r2, [pc, #72]	@ (8002048 <BSP_QSPI_MspInit+0x78>)
 8002000:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002004:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002006:	4b10      	ldr	r3, [pc, #64]	@ (8002048 <BSP_QSPI_MspInit+0x78>)
 8002008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200a:	4a0f      	ldr	r2, [pc, #60]	@ (8002048 <BSP_QSPI_MspInit+0x78>)
 800200c:	f043 0310 	orr.w	r3, r3, #16
 8002010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002012:	4b0d      	ldr	r3, [pc, #52]	@ (8002048 <BSP_QSPI_MspInit+0x78>)
 8002014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002016:	f003 0310 	and.w	r3, r3, #16
 800201a:	607b      	str	r3, [r7, #4]
 800201c:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 800201e:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8002022:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8002024:	2302      	movs	r3, #2
 8002026:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8002028:	2300      	movs	r3, #0
 800202a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800202c:	2303      	movs	r3, #3
 800202e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8002030:	230a      	movs	r3, #10
 8002032:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002034:	f107 030c 	add.w	r3, r7, #12
 8002038:	4619      	mov	r1, r3
 800203a:	4804      	ldr	r0, [pc, #16]	@ (800204c <BSP_QSPI_MspInit+0x7c>)
 800203c:	f001 fb06 	bl	800364c <HAL_GPIO_Init>
}
 8002040:	bf00      	nop
 8002042:	3720      	adds	r7, #32
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40021000 	.word	0x40021000
 800204c:	48001000 	.word	0x48001000

08002050 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b096      	sub	sp, #88	@ 0x58
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002058:	2300      	movs	r3, #0
 800205a:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800205c:	2300      	movs	r3, #0
 800205e:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8002060:	2366      	movs	r3, #102	@ 0x66
 8002062:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002064:	2301      	movs	r3, #1
 8002066:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002068:	2300      	movs	r3, #0
 800206a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800206c:	2300      	movs	r3, #0
 800206e:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002070:	2300      	movs	r3, #0
 8002072:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002074:	2300      	movs	r3, #0
 8002076:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8002078:	2300      	movs	r3, #0
 800207a:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 800207c:	2300      	movs	r3, #0
 800207e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002080:	2300      	movs	r3, #0
 8002082:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002084:	2300      	movs	r3, #0
 8002086:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002088:	f107 0308 	add.w	r3, r7, #8
 800208c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002090:	4619      	mov	r1, r3
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f002 fe67 	bl	8004d66 <HAL_OSPI_Command>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e019      	b.n	80020d6 <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 80020a2:	2399      	movs	r3, #153	@ 0x99
 80020a4:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020a6:	f107 0308 	add.w	r3, r7, #8
 80020aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ae:	4619      	mov	r1, r3
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f002 fe58 	bl	8004d66 <HAL_OSPI_Command>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e00a      	b.n	80020d6 <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80020c0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f000 f866 	bl	8002196 <QSPI_AutoPollingMemReady>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e000      	b.n	80020d6 <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3758      	adds	r7, #88	@ 0x58
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	b09c      	sub	sp, #112	@ 0x70
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80020e6:	2300      	movs	r3, #0
 80020e8:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80020ea:	2300      	movs	r3, #0
 80020ec:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 80020ee:	2306      	movs	r3, #6
 80020f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80020f2:	2301      	movs	r3, #1
 80020f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80020f6:	2300      	movs	r3, #0
 80020f8:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80020fa:	2300      	movs	r3, #0
 80020fc:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80020fe:	2300      	movs	r3, #0
 8002100:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002102:	2300      	movs	r3, #0
 8002104:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8002106:	2300      	movs	r3, #0
 8002108:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 800210a:	2300      	movs	r3, #0
 800210c:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800210e:	2300      	movs	r3, #0
 8002110:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002112:	2300      	movs	r3, #0
 8002114:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002116:	f107 0320 	add.w	r3, r7, #32
 800211a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800211e:	4619      	mov	r1, r3
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f002 fe20 	bl	8004d66 <HAL_OSPI_Command>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e02e      	b.n	800218e <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8002130:	2302      	movs	r3, #2
 8002132:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8002134:	2302      	movs	r3, #2
 8002136:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 800213c:	2310      	movs	r3, #16
 800213e:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8002140:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002144:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8002146:	2305      	movs	r3, #5
 8002148:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 800214a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800214e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8002150:	2301      	movs	r3, #1
 8002152:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8002154:	2300      	movs	r3, #0
 8002156:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002158:	f107 0320 	add.w	r3, r7, #32
 800215c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002160:	4619      	mov	r1, r3
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f002 fdff 	bl	8004d66 <HAL_OSPI_Command>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e00d      	b.n	800218e <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002172:	f107 030c 	add.w	r3, r7, #12
 8002176:	f241 3288 	movw	r2, #5000	@ 0x1388
 800217a:	4619      	mov	r1, r3
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f002 ff89 	bl	8005094 <HAL_OSPI_AutoPolling>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e000      	b.n	800218e <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3770      	adds	r7, #112	@ 0x70
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b09c      	sub	sp, #112	@ 0x70
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
 800219e:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80021a0:	2300      	movs	r3, #0
 80021a2:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80021a4:	2300      	movs	r3, #0
 80021a6:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 80021a8:	2305      	movs	r3, #5
 80021aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80021ac:	2301      	movs	r3, #1
 80021ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80021b0:	2300      	movs	r3, #0
 80021b2:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80021b4:	2300      	movs	r3, #0
 80021b6:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80021b8:	2300      	movs	r3, #0
 80021ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80021bc:	2300      	movs	r3, #0
 80021be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80021c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021c4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 80021c6:	2301      	movs	r3, #1
 80021c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80021ca:	2300      	movs	r3, #0
 80021cc:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 80021ce:	2300      	movs	r3, #0
 80021d0:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80021d2:	2300      	movs	r3, #0
 80021d4:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80021d6:	2300      	movs	r3, #0
 80021d8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 80021de:	2301      	movs	r3, #1
 80021e0:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 80021e6:	2310      	movs	r3, #16
 80021e8:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 80021ea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80021ee:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80021f0:	f107 0320 	add.w	r3, r7, #32
 80021f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021f8:	4619      	mov	r1, r3
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f002 fdb3 	bl	8004d66 <HAL_OSPI_Command>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e00c      	b.n	8002224 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 800220a:	f107 030c 	add.w	r3, r7, #12
 800220e:	683a      	ldr	r2, [r7, #0]
 8002210:	4619      	mov	r1, r3
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f002 ff3e 	bl	8005094 <HAL_OSPI_AutoPolling>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e000      	b.n	8002224 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3770      	adds	r7, #112	@ 0x70
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b098      	sub	sp, #96	@ 0x60
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	460b      	mov	r3, r1
 8002236:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002238:	2300      	movs	r3, #0
 800223a:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002240:	2305      	movs	r3, #5
 8002242:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002244:	2301      	movs	r3, #1
 8002246:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002248:	2300      	movs	r3, #0
 800224a:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800224c:	2300      	movs	r3, #0
 800224e:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002250:	2300      	movs	r3, #0
 8002252:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002254:	2300      	movs	r3, #0
 8002256:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002258:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800225c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800225e:	2300      	movs	r3, #0
 8002260:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8002262:	2300      	movs	r3, #0
 8002264:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8002266:	2301      	movs	r3, #1
 8002268:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800226a:	2300      	movs	r3, #0
 800226c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800226e:	2300      	movs	r3, #0
 8002270:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002272:	f107 0310 	add.w	r3, r7, #16
 8002276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800227a:	4619      	mov	r1, r3
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f002 fd72 	bl	8004d66 <HAL_OSPI_Command>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e077      	b.n	800237c <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800228c:	f107 030f 	add.w	r3, r7, #15
 8002290:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002294:	4619      	mov	r1, r3
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f002 fe59 	bl	8004f4e <HAL_OSPI_Receive>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e06a      	b.n	800237c <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7ff ff19 	bl	80020de <QSPI_WriteEnable>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e062      	b.n	800237c <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 80022b6:	78fb      	ldrb	r3, [r7, #3]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d105      	bne.n	80022c8 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 80022bc:	7bfb      	ldrb	r3, [r7, #15]
 80022be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	73fb      	strb	r3, [r7, #15]
 80022c6:	e004      	b.n	80022d2 <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
 80022ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 80022d2:	2301      	movs	r3, #1
 80022d4:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80022d6:	f107 0310 	add.w	r3, r7, #16
 80022da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022de:	4619      	mov	r1, r3
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f002 fd40 	bl	8004d66 <HAL_OSPI_Command>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e045      	b.n	800237c <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80022f0:	f107 030f 	add.w	r3, r7, #15
 80022f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022f8:	4619      	mov	r1, r3
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f002 fdb4 	bl	8004e68 <HAL_OSPI_Transmit>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e038      	b.n	800237c <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800230a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7ff ff41 	bl	8002196 <QSPI_AutoPollingMemReady>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e02e      	b.n	800237c <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 800231e:	2305      	movs	r3, #5
 8002320:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002322:	f107 0310 	add.w	r3, r7, #16
 8002326:	f241 3288 	movw	r2, #5000	@ 0x1388
 800232a:	4619      	mov	r1, r3
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f002 fd1a 	bl	8004d66 <HAL_OSPI_Command>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e01f      	b.n	800237c <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800233c:	f107 030f 	add.w	r3, r7, #15
 8002340:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002344:	4619      	mov	r1, r3
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f002 fe01 	bl	8004f4e <HAL_OSPI_Receive>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e012      	b.n	800237c <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800235c:	2b00      	cmp	r3, #0
 800235e:	d102      	bne.n	8002366 <QSPI_QuadMode+0x13a>
 8002360:	78fb      	ldrb	r3, [r7, #3]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d007      	beq.n	8002376 <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8002366:	7bfb      	ldrb	r3, [r7, #15]
 8002368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 800236c:	2b00      	cmp	r3, #0
 800236e:	d004      	beq.n	800237a <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8002370:	78fb      	ldrb	r3, [r7, #3]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d101      	bne.n	800237a <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e000      	b.n	800237c <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	3760      	adds	r7, #96	@ 0x60
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b098      	sub	sp, #96	@ 0x60
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	460b      	mov	r3, r1
 800238e:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002390:	2300      	movs	r3, #0
 8002392:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002394:	2300      	movs	r3, #0
 8002396:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002398:	2305      	movs	r3, #5
 800239a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800239c:	2301      	movs	r3, #1
 800239e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80023a0:	2300      	movs	r3, #0
 80023a2:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80023a4:	2300      	movs	r3, #0
 80023a6:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80023a8:	2300      	movs	r3, #0
 80023aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80023ac:	2300      	movs	r3, #0
 80023ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80023b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80023b6:	2300      	movs	r3, #0
 80023b8:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 80023ba:	2300      	movs	r3, #0
 80023bc:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 80023be:	2301      	movs	r3, #1
 80023c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80023c2:	2300      	movs	r3, #0
 80023c4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80023c6:	2300      	movs	r3, #0
 80023c8:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80023ca:	f107 0310 	add.w	r3, r7, #16
 80023ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023d2:	4619      	mov	r1, r3
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f002 fcc6 	bl	8004d66 <HAL_OSPI_Command>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e09a      	b.n	800251a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80023e4:	f107 030c 	add.w	r3, r7, #12
 80023e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ec:	4619      	mov	r1, r3
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f002 fdad 	bl	8004f4e <HAL_OSPI_Receive>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e08d      	b.n	800251a <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 80023fe:	2315      	movs	r3, #21
 8002400:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8002402:	2302      	movs	r3, #2
 8002404:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002406:	f107 0310 	add.w	r3, r7, #16
 800240a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800240e:	4619      	mov	r1, r3
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f002 fca8 	bl	8004d66 <HAL_OSPI_Command>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e07c      	b.n	800251a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002420:	f107 030c 	add.w	r3, r7, #12
 8002424:	3301      	adds	r3, #1
 8002426:	f241 3288 	movw	r2, #5000	@ 0x1388
 800242a:	4619      	mov	r1, r3
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f002 fd8e 	bl	8004f4e <HAL_OSPI_Receive>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e06e      	b.n	800251a <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f7ff fe4e 	bl	80020de <QSPI_WriteEnable>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e066      	b.n	800251a <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 800244c:	78fb      	ldrb	r3, [r7, #3]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d105      	bne.n	800245e <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8002452:	7bbb      	ldrb	r3, [r7, #14]
 8002454:	f043 0302 	orr.w	r3, r3, #2
 8002458:	b2db      	uxtb	r3, r3
 800245a:	73bb      	strb	r3, [r7, #14]
 800245c:	e004      	b.n	8002468 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 800245e:	7bbb      	ldrb	r3, [r7, #14]
 8002460:	f023 0302 	bic.w	r3, r3, #2
 8002464:	b2db      	uxtb	r3, r3
 8002466:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8002468:	2301      	movs	r3, #1
 800246a:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 800246c:	2303      	movs	r3, #3
 800246e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002470:	f107 0310 	add.w	r3, r7, #16
 8002474:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002478:	4619      	mov	r1, r3
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f002 fc73 	bl	8004d66 <HAL_OSPI_Command>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e047      	b.n	800251a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800248a:	f107 030c 	add.w	r3, r7, #12
 800248e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002492:	4619      	mov	r1, r3
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f002 fce7 	bl	8004e68 <HAL_OSPI_Transmit>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e03a      	b.n	800251a <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80024a4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f7ff fe74 	bl	8002196 <QSPI_AutoPollingMemReady>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e030      	b.n	800251a <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 80024b8:	2315      	movs	r3, #21
 80024ba:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 80024bc:	2302      	movs	r3, #2
 80024be:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80024c0:	f107 0310 	add.w	r3, r7, #16
 80024c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024c8:	4619      	mov	r1, r3
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f002 fc4b 	bl	8004d66 <HAL_OSPI_Command>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e01f      	b.n	800251a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80024da:	f107 030c 	add.w	r3, r7, #12
 80024de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024e2:	4619      	mov	r1, r3
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f002 fd32 	bl	8004f4e <HAL_OSPI_Receive>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e012      	b.n	800251a <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 80024f4:	7b7b      	ldrb	r3, [r7, #13]
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d102      	bne.n	8002504 <QSPI_HighPerfMode+0x180>
 80024fe:	78fb      	ldrb	r3, [r7, #3]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d007      	beq.n	8002514 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8002504:	7b7b      	ldrb	r3, [r7, #13]
 8002506:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 800250a:	2b00      	cmp	r3, #0
 800250c:	d004      	beq.n	8002518 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 800250e:	78fb      	ldrb	r3, [r7, #3]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d101      	bne.n	8002518 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e000      	b.n	800251a <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8002518:	2300      	movs	r3, #0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3760      	adds	r7, #96	@ 0x60
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 800252e:	4b09      	ldr	r3, [pc, #36]	@ (8002554 <BSP_TSENSOR_Init+0x30>)
 8002530:	4a09      	ldr	r2, [pc, #36]	@ (8002558 <BSP_TSENSOR_Init+0x34>)
 8002532:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8002534:	f7ff fb1e 	bl	8001b74 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8002538:	4b06      	ldr	r3, [pc, #24]	@ (8002554 <BSP_TSENSOR_Init+0x30>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2100      	movs	r1, #0
 8002540:	20be      	movs	r0, #190	@ 0xbe
 8002542:	4798      	blx	r3

  ret = TSENSOR_OK;
 8002544:	2300      	movs	r3, #0
 8002546:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8002548:	79fb      	ldrb	r3, [r7, #7]
}
 800254a:	4618      	mov	r0, r3
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20000d6c 	.word	0x20000d6c
 8002558:	2000000c 	.word	0x2000000c

0800255c <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8002560:	4b04      	ldr	r3, [pc, #16]	@ (8002574 <BSP_TSENSOR_ReadTemp+0x18>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	20be      	movs	r0, #190	@ 0xbe
 8002568:	4798      	blx	r3
 800256a:	eef0 7a40 	vmov.f32	s15, s0
}
 800256e:	eeb0 0a67 	vmov.f32	s0, s15
 8002572:	bd80      	pop	{r7, pc}
 8002574:	20000d6c 	.word	0x20000d6c

08002578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257e:	4b0f      	ldr	r3, [pc, #60]	@ (80025bc <HAL_MspInit+0x44>)
 8002580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002582:	4a0e      	ldr	r2, [pc, #56]	@ (80025bc <HAL_MspInit+0x44>)
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	6613      	str	r3, [r2, #96]	@ 0x60
 800258a:	4b0c      	ldr	r3, [pc, #48]	@ (80025bc <HAL_MspInit+0x44>)
 800258c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800258e:	f003 0301 	and.w	r3, r3, #1
 8002592:	607b      	str	r3, [r7, #4]
 8002594:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002596:	4b09      	ldr	r3, [pc, #36]	@ (80025bc <HAL_MspInit+0x44>)
 8002598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800259a:	4a08      	ldr	r2, [pc, #32]	@ (80025bc <HAL_MspInit+0x44>)
 800259c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80025a2:	4b06      	ldr	r3, [pc, #24]	@ (80025bc <HAL_MspInit+0x44>)
 80025a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025aa:	603b      	str	r3, [r7, #0]
 80025ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	40021000 	.word	0x40021000

080025c0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b08a      	sub	sp, #40	@ 0x28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c8:	f107 0314 	add.w	r3, r7, #20
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]
 80025d0:	605a      	str	r2, [r3, #4]
 80025d2:	609a      	str	r2, [r3, #8]
 80025d4:	60da      	str	r2, [r3, #12]
 80025d6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a19      	ldr	r2, [pc, #100]	@ (8002644 <HAL_DAC_MspInit+0x84>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d12c      	bne.n	800263c <HAL_DAC_MspInit+0x7c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80025e2:	4b19      	ldr	r3, [pc, #100]	@ (8002648 <HAL_DAC_MspInit+0x88>)
 80025e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e6:	4a18      	ldr	r2, [pc, #96]	@ (8002648 <HAL_DAC_MspInit+0x88>)
 80025e8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80025ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80025ee:	4b16      	ldr	r3, [pc, #88]	@ (8002648 <HAL_DAC_MspInit+0x88>)
 80025f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fa:	4b13      	ldr	r3, [pc, #76]	@ (8002648 <HAL_DAC_MspInit+0x88>)
 80025fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025fe:	4a12      	ldr	r2, [pc, #72]	@ (8002648 <HAL_DAC_MspInit+0x88>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002606:	4b10      	ldr	r3, [pc, #64]	@ (8002648 <HAL_DAC_MspInit+0x88>)
 8002608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002612:	2310      	movs	r3, #16
 8002614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002616:	2303      	movs	r3, #3
 8002618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261a:	2300      	movs	r3, #0
 800261c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800261e:	f107 0314 	add.w	r3, r7, #20
 8002622:	4619      	mov	r1, r3
 8002624:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002628:	f001 f810 	bl	800364c <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800262c:	2200      	movs	r2, #0
 800262e:	2100      	movs	r1, #0
 8002630:	2036      	movs	r0, #54	@ 0x36
 8002632:	f000 fcc6 	bl	8002fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002636:	2036      	movs	r0, #54	@ 0x36
 8002638:	f000 fcdf 	bl	8002ffa <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 800263c:	bf00      	nop
 800263e:	3728      	adds	r7, #40	@ 0x28
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40007400 	.word	0x40007400
 8002648:	40021000 	.word	0x40021000

0800264c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b0ae      	sub	sp, #184	@ 0xb8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002654:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	60da      	str	r2, [r3, #12]
 8002662:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002664:	f107 0310 	add.w	r3, r7, #16
 8002668:	2294      	movs	r2, #148	@ 0x94
 800266a:	2100      	movs	r1, #0
 800266c:	4618      	mov	r0, r3
 800266e:	f007 fed7 	bl	800a420 <memset>
  if(hi2c->Instance==I2C1)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a21      	ldr	r2, [pc, #132]	@ (80026fc <HAL_I2C_MspInit+0xb0>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d13b      	bne.n	80026f4 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800267c:	2340      	movs	r3, #64	@ 0x40
 800267e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002680:	2300      	movs	r3, #0
 8002682:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002684:	f107 0310 	add.w	r3, r7, #16
 8002688:	4618      	mov	r0, r3
 800268a:	f003 fecf 	bl	800642c <HAL_RCCEx_PeriphCLKConfig>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002694:	f7ff f978 	bl	8001988 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002698:	4b19      	ldr	r3, [pc, #100]	@ (8002700 <HAL_I2C_MspInit+0xb4>)
 800269a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800269c:	4a18      	ldr	r2, [pc, #96]	@ (8002700 <HAL_I2C_MspInit+0xb4>)
 800269e:	f043 0302 	orr.w	r3, r3, #2
 80026a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026a4:	4b16      	ldr	r3, [pc, #88]	@ (8002700 <HAL_I2C_MspInit+0xb4>)
 80026a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80026b0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026b8:	2312      	movs	r3, #18
 80026ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c4:	2303      	movs	r3, #3
 80026c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80026ca:	2304      	movs	r3, #4
 80026cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026d0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80026d4:	4619      	mov	r1, r3
 80026d6:	480b      	ldr	r0, [pc, #44]	@ (8002704 <HAL_I2C_MspInit+0xb8>)
 80026d8:	f000 ffb8 	bl	800364c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80026dc:	4b08      	ldr	r3, [pc, #32]	@ (8002700 <HAL_I2C_MspInit+0xb4>)
 80026de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e0:	4a07      	ldr	r2, [pc, #28]	@ (8002700 <HAL_I2C_MspInit+0xb4>)
 80026e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80026e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80026e8:	4b05      	ldr	r3, [pc, #20]	@ (8002700 <HAL_I2C_MspInit+0xb4>)
 80026ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026f0:	60bb      	str	r3, [r7, #8]
 80026f2:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80026f4:	bf00      	nop
 80026f6:	37b8      	adds	r7, #184	@ 0xb8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40005400 	.word	0x40005400
 8002700:	40021000 	.word	0x40021000
 8002704:	48000400 	.word	0x48000400

08002708 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a0b      	ldr	r2, [pc, #44]	@ (8002744 <HAL_I2C_MspDeInit+0x3c>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d10f      	bne.n	800273a <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800271a:	4b0b      	ldr	r3, [pc, #44]	@ (8002748 <HAL_I2C_MspDeInit+0x40>)
 800271c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800271e:	4a0a      	ldr	r2, [pc, #40]	@ (8002748 <HAL_I2C_MspDeInit+0x40>)
 8002720:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002724:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8002726:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800272a:	4808      	ldr	r0, [pc, #32]	@ (800274c <HAL_I2C_MspDeInit+0x44>)
 800272c:	f001 f920 	bl	8003970 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8002730:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002734:	4805      	ldr	r0, [pc, #20]	@ (800274c <HAL_I2C_MspDeInit+0x44>)
 8002736:	f001 f91b 	bl	8003970 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	40005400 	.word	0x40005400
 8002748:	40021000 	.word	0x40021000
 800274c:	48000400 	.word	0x48000400

08002750 <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b0ae      	sub	sp, #184	@ 0xb8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002758:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	609a      	str	r2, [r3, #8]
 8002764:	60da      	str	r2, [r3, #12]
 8002766:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002768:	f107 0310 	add.w	r3, r7, #16
 800276c:	2294      	movs	r2, #148	@ 0x94
 800276e:	2100      	movs	r1, #0
 8002770:	4618      	mov	r0, r3
 8002772:	f007 fe55 	bl	800a420 <memset>
  if(hlptim->Instance==LPTIM1)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a25      	ldr	r2, [pc, #148]	@ (8002810 <HAL_LPTIM_MspInit+0xc0>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d143      	bne.n	8002808 <HAL_LPTIM_MspInit+0xb8>

    /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8002780:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002784:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 8002786:	2300      	movs	r3, #0
 8002788:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800278a:	f107 0310 	add.w	r3, r7, #16
 800278e:	4618      	mov	r0, r3
 8002790:	f003 fe4c 	bl	800642c <HAL_RCCEx_PeriphCLKConfig>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 800279a:	f7ff f8f5 	bl	8001988 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800279e:	4b1d      	ldr	r3, [pc, #116]	@ (8002814 <HAL_LPTIM_MspInit+0xc4>)
 80027a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002814 <HAL_LPTIM_MspInit+0xc4>)
 80027a4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80027a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80027aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002814 <HAL_LPTIM_MspInit+0xc4>)
 80027ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80027b2:	60fb      	str	r3, [r7, #12]
 80027b4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027b6:	4b17      	ldr	r3, [pc, #92]	@ (8002814 <HAL_LPTIM_MspInit+0xc4>)
 80027b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ba:	4a16      	ldr	r2, [pc, #88]	@ (8002814 <HAL_LPTIM_MspInit+0xc4>)
 80027bc:	f043 0304 	orr.w	r3, r3, #4
 80027c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027c2:	4b14      	ldr	r3, [pc, #80]	@ (8002814 <HAL_LPTIM_MspInit+0xc4>)
 80027c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027c6:	f003 0304 	and.w	r3, r3, #4
 80027ca:	60bb      	str	r3, [r7, #8]
 80027cc:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80027ce:	2301      	movs	r3, #1
 80027d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d4:	2302      	movs	r3, #2
 80027d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027da:	2300      	movs	r3, #0
 80027dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e0:	2300      	movs	r3, #0
 80027e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 80027e6:	2301      	movs	r3, #1
 80027e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027ec:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80027f0:	4619      	mov	r1, r3
 80027f2:	4809      	ldr	r0, [pc, #36]	@ (8002818 <HAL_LPTIM_MspInit+0xc8>)
 80027f4:	f000 ff2a 	bl	800364c <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 80027f8:	2200      	movs	r2, #0
 80027fa:	2100      	movs	r1, #0
 80027fc:	2041      	movs	r0, #65	@ 0x41
 80027fe:	f000 fbe0 	bl	8002fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8002802:	2041      	movs	r0, #65	@ 0x41
 8002804:	f000 fbf9 	bl	8002ffa <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPTIM1_MspInit 1 */

  }

}
 8002808:	bf00      	nop
 800280a:	37b8      	adds	r7, #184	@ 0xb8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40007c00 	.word	0x40007c00
 8002814:	40021000 	.word	0x40021000
 8002818:	48000800 	.word	0x48000800

0800281c <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b0aa      	sub	sp, #168	@ 0xa8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002824:	f107 0314 	add.w	r3, r7, #20
 8002828:	2294      	movs	r2, #148	@ 0x94
 800282a:	2100      	movs	r1, #0
 800282c:	4618      	mov	r0, r3
 800282e:	f007 fdf7 	bl	800a420 <memset>
  if(hospi->Instance==OCTOSPI1)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a17      	ldr	r2, [pc, #92]	@ (8002894 <HAL_OSPI_MspInit+0x78>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d127      	bne.n	800288c <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 800283c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002840:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8002842:	2300      	movs	r3, #0
 8002844:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002848:	f107 0314 	add.w	r3, r7, #20
 800284c:	4618      	mov	r0, r3
 800284e:	f003 fded 	bl	800642c <HAL_RCCEx_PeriphCLKConfig>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 8002858:	f7ff f896 	bl	8001988 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 800285c:	4b0e      	ldr	r3, [pc, #56]	@ (8002898 <HAL_OSPI_MspInit+0x7c>)
 800285e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002860:	4a0d      	ldr	r2, [pc, #52]	@ (8002898 <HAL_OSPI_MspInit+0x7c>)
 8002862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002866:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002868:	4b0b      	ldr	r3, [pc, #44]	@ (8002898 <HAL_OSPI_MspInit+0x7c>)
 800286a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800286c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8002874:	4b08      	ldr	r3, [pc, #32]	@ (8002898 <HAL_OSPI_MspInit+0x7c>)
 8002876:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002878:	4a07      	ldr	r2, [pc, #28]	@ (8002898 <HAL_OSPI_MspInit+0x7c>)
 800287a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800287e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002880:	4b05      	ldr	r3, [pc, #20]	@ (8002898 <HAL_OSPI_MspInit+0x7c>)
 8002882:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 800288c:	bf00      	nop
 800288e:	37a8      	adds	r7, #168	@ 0xa8
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	a0001000 	.word	0xa0001000
 8002898:	40021000 	.word	0x40021000

0800289c <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a0a      	ldr	r2, [pc, #40]	@ (80028d4 <HAL_OSPI_MspDeInit+0x38>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d10b      	bne.n	80028c6 <HAL_OSPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 80028ae:	4b0a      	ldr	r3, [pc, #40]	@ (80028d8 <HAL_OSPI_MspDeInit+0x3c>)
 80028b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028b2:	4a09      	ldr	r2, [pc, #36]	@ (80028d8 <HAL_OSPI_MspDeInit+0x3c>)
 80028b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80028b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 80028ba:	4b07      	ldr	r3, [pc, #28]	@ (80028d8 <HAL_OSPI_MspDeInit+0x3c>)
 80028bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028be:	4a06      	ldr	r2, [pc, #24]	@ (80028d8 <HAL_OSPI_MspDeInit+0x3c>)
 80028c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028c4:	6513      	str	r3, [r2, #80]	@ 0x50
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 80028c6:	bf00      	nop
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	a0001000 	.word	0xa0001000
 80028d8:	40021000 	.word	0x40021000

080028dc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b0ae      	sub	sp, #184	@ 0xb8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	605a      	str	r2, [r3, #4]
 80028ee:	609a      	str	r2, [r3, #8]
 80028f0:	60da      	str	r2, [r3, #12]
 80028f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028f4:	f107 0310 	add.w	r3, r7, #16
 80028f8:	2294      	movs	r2, #148	@ 0x94
 80028fa:	2100      	movs	r1, #0
 80028fc:	4618      	mov	r0, r3
 80028fe:	f007 fd8f 	bl	800a420 <memset>
  if(hrtc->Instance==RTC)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a24      	ldr	r2, [pc, #144]	@ (8002998 <HAL_RTC_MspInit+0xbc>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d141      	bne.n	8002990 <HAL_RTC_MspInit+0xb4>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800290c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002910:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002912:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002916:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800291a:	f107 0310 	add.w	r3, r7, #16
 800291e:	4618      	mov	r0, r3
 8002920:	f003 fd84 	bl	800642c <HAL_RCCEx_PeriphCLKConfig>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_RTC_MspInit+0x52>
    {
      Error_Handler();
 800292a:	f7ff f82d 	bl	8001988 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800292e:	4b1b      	ldr	r3, [pc, #108]	@ (800299c <HAL_RTC_MspInit+0xc0>)
 8002930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002934:	4a19      	ldr	r2, [pc, #100]	@ (800299c <HAL_RTC_MspInit+0xc0>)
 8002936:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800293a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800293e:	4b17      	ldr	r3, [pc, #92]	@ (800299c <HAL_RTC_MspInit+0xc0>)
 8002940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002942:	4a16      	ldr	r2, [pc, #88]	@ (800299c <HAL_RTC_MspInit+0xc0>)
 8002944:	f043 0302 	orr.w	r3, r3, #2
 8002948:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800294a:	4b14      	ldr	r3, [pc, #80]	@ (800299c <HAL_RTC_MspInit+0xc0>)
 800294c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	60fb      	str	r3, [r7, #12]
 8002954:	68fb      	ldr	r3, [r7, #12]
    /**RTC GPIO Configuration
    PB2     ------> RTC_OUT_CALIB
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002956:	2304      	movs	r3, #4
 8002958:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295c:	2302      	movs	r3, #2
 800295e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002962:	2300      	movs	r3, #0
 8002964:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002968:	2300      	movs	r3, #0
 800296a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF0_RTC_50Hz;
 800296e:	2300      	movs	r3, #0
 8002970:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002974:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002978:	4619      	mov	r1, r3
 800297a:	4809      	ldr	r0, [pc, #36]	@ (80029a0 <HAL_RTC_MspInit+0xc4>)
 800297c:	f000 fe66 	bl	800364c <HAL_GPIO_Init>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002980:	2200      	movs	r2, #0
 8002982:	2100      	movs	r1, #0
 8002984:	2029      	movs	r0, #41	@ 0x29
 8002986:	f000 fb1c 	bl	8002fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800298a:	2029      	movs	r0, #41	@ 0x29
 800298c:	f000 fb35 	bl	8002ffa <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002990:	bf00      	nop
 8002992:	37b8      	adds	r7, #184	@ 0xb8
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40002800 	.word	0x40002800
 800299c:	40021000 	.word	0x40021000
 80029a0:	48000400 	.word	0x48000400

080029a4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a23      	ldr	r2, [pc, #140]	@ (8002a40 <HAL_TIM_Base_MspInit+0x9c>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d114      	bne.n	80029e0 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029b6:	4b23      	ldr	r3, [pc, #140]	@ (8002a44 <HAL_TIM_Base_MspInit+0xa0>)
 80029b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ba:	4a22      	ldr	r2, [pc, #136]	@ (8002a44 <HAL_TIM_Base_MspInit+0xa0>)
 80029bc:	f043 0310 	orr.w	r3, r3, #16
 80029c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80029c2:	4b20      	ldr	r3, [pc, #128]	@ (8002a44 <HAL_TIM_Base_MspInit+0xa0>)
 80029c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c6:	f003 0310 	and.w	r3, r3, #16
 80029ca:	617b      	str	r3, [r7, #20]
 80029cc:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80029ce:	2200      	movs	r2, #0
 80029d0:	2100      	movs	r1, #0
 80029d2:	2036      	movs	r0, #54	@ 0x36
 80029d4:	f000 faf5 	bl	8002fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80029d8:	2036      	movs	r0, #54	@ 0x36
 80029da:	f000 fb0e 	bl	8002ffa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 80029de:	e02a      	b.n	8002a36 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a18      	ldr	r2, [pc, #96]	@ (8002a48 <HAL_TIM_Base_MspInit+0xa4>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d114      	bne.n	8002a14 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80029ea:	4b16      	ldr	r3, [pc, #88]	@ (8002a44 <HAL_TIM_Base_MspInit+0xa0>)
 80029ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ee:	4a15      	ldr	r2, [pc, #84]	@ (8002a44 <HAL_TIM_Base_MspInit+0xa0>)
 80029f0:	f043 0320 	orr.w	r3, r3, #32
 80029f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80029f6:	4b13      	ldr	r3, [pc, #76]	@ (8002a44 <HAL_TIM_Base_MspInit+0xa0>)
 80029f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029fa:	f003 0320 	and.w	r3, r3, #32
 80029fe:	613b      	str	r3, [r7, #16]
 8002a00:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002a02:	2200      	movs	r2, #0
 8002a04:	2100      	movs	r1, #0
 8002a06:	2037      	movs	r0, #55	@ 0x37
 8002a08:	f000 fadb 	bl	8002fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002a0c:	2037      	movs	r0, #55	@ 0x37
 8002a0e:	f000 faf4 	bl	8002ffa <HAL_NVIC_EnableIRQ>
}
 8002a12:	e010      	b.n	8002a36 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM16)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a0c      	ldr	r2, [pc, #48]	@ (8002a4c <HAL_TIM_Base_MspInit+0xa8>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d10b      	bne.n	8002a36 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002a1e:	4b09      	ldr	r3, [pc, #36]	@ (8002a44 <HAL_TIM_Base_MspInit+0xa0>)
 8002a20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a22:	4a08      	ldr	r2, [pc, #32]	@ (8002a44 <HAL_TIM_Base_MspInit+0xa0>)
 8002a24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a28:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a2a:	4b06      	ldr	r3, [pc, #24]	@ (8002a44 <HAL_TIM_Base_MspInit+0xa0>)
 8002a2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a32:	60fb      	str	r3, [r7, #12]
 8002a34:	68fb      	ldr	r3, [r7, #12]
}
 8002a36:	bf00      	nop
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	40001000 	.word	0x40001000
 8002a44:	40021000 	.word	0x40021000
 8002a48:	40001400 	.word	0x40001400
 8002a4c:	40014400 	.word	0x40014400

08002a50 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b0ae      	sub	sp, #184	@ 0xb8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a58:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	605a      	str	r2, [r3, #4]
 8002a62:	609a      	str	r2, [r3, #8]
 8002a64:	60da      	str	r2, [r3, #12]
 8002a66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a68:	f107 0310 	add.w	r3, r7, #16
 8002a6c:	2294      	movs	r2, #148	@ 0x94
 8002a6e:	2100      	movs	r1, #0
 8002a70:	4618      	mov	r0, r3
 8002a72:	f007 fcd5 	bl	800a420 <memset>
  if(huart->Instance==USART1)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a25      	ldr	r2, [pc, #148]	@ (8002b10 <HAL_UART_MspInit+0xc0>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d142      	bne.n	8002b06 <HAL_UART_MspInit+0xb6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a80:	2301      	movs	r3, #1
 8002a82:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002a84:	2300      	movs	r3, #0
 8002a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a88:	f107 0310 	add.w	r3, r7, #16
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f003 fccd 	bl	800642c <HAL_RCCEx_PeriphCLKConfig>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002a98:	f7fe ff76 	bl	8001988 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8002b14 <HAL_UART_MspInit+0xc4>)
 8002a9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aa0:	4a1c      	ldr	r2, [pc, #112]	@ (8002b14 <HAL_UART_MspInit+0xc4>)
 8002aa2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002aa6:	6613      	str	r3, [r2, #96]	@ 0x60
 8002aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8002b14 <HAL_UART_MspInit+0xc4>)
 8002aaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab4:	4b17      	ldr	r3, [pc, #92]	@ (8002b14 <HAL_UART_MspInit+0xc4>)
 8002ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ab8:	4a16      	ldr	r2, [pc, #88]	@ (8002b14 <HAL_UART_MspInit+0xc4>)
 8002aba:	f043 0302 	orr.w	r3, r3, #2
 8002abe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ac0:	4b14      	ldr	r3, [pc, #80]	@ (8002b14 <HAL_UART_MspInit+0xc4>)
 8002ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	60bb      	str	r3, [r7, #8]
 8002aca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002acc:	23c0      	movs	r3, #192	@ 0xc0
 8002ace:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ae4:	2307      	movs	r3, #7
 8002ae6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aea:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002aee:	4619      	mov	r1, r3
 8002af0:	4809      	ldr	r0, [pc, #36]	@ (8002b18 <HAL_UART_MspInit+0xc8>)
 8002af2:	f000 fdab 	bl	800364c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002af6:	2200      	movs	r2, #0
 8002af8:	2100      	movs	r1, #0
 8002afa:	2025      	movs	r0, #37	@ 0x25
 8002afc:	f000 fa61 	bl	8002fc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002b00:	2025      	movs	r0, #37	@ 0x25
 8002b02:	f000 fa7a 	bl	8002ffa <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002b06:	bf00      	nop
 8002b08:	37b8      	adds	r7, #184	@ 0xb8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	40013800 	.word	0x40013800
 8002b14:	40021000 	.word	0x40021000
 8002b18:	48000400 	.word	0x48000400

08002b1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b20:	bf00      	nop
 8002b22:	e7fd      	b.n	8002b20 <NMI_Handler+0x4>

08002b24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b28:	bf00      	nop
 8002b2a:	e7fd      	b.n	8002b28 <HardFault_Handler+0x4>

08002b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b30:	bf00      	nop
 8002b32:	e7fd      	b.n	8002b30 <MemManage_Handler+0x4>

08002b34 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b38:	bf00      	nop
 8002b3a:	e7fd      	b.n	8002b38 <BusFault_Handler+0x4>

08002b3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b40:	bf00      	nop
 8002b42:	e7fd      	b.n	8002b40 <UsageFault_Handler+0x4>

08002b44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b48:	bf00      	nop
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr

08002b52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b52:	b480      	push	{r7}
 8002b54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b64:	bf00      	nop
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr

08002b6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b72:	f000 f907 	bl	8002d84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b76:	bf00      	nop
 8002b78:	bd80      	pop	{r7, pc}
	...

08002b7c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b80:	4802      	ldr	r0, [pc, #8]	@ (8002b8c <USART1_IRQHandler+0x10>)
 8002b82:	f005 fb45 	bl	8008210 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b86:	bf00      	nop
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	20000aa8 	.word	0x20000aa8

08002b90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8002b94:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002b98:	f001 f826 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b9c:	bf00      	nop
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002ba4:	4802      	ldr	r0, [pc, #8]	@ (8002bb0 <RTC_Alarm_IRQHandler+0x10>)
 8002ba6:	f004 fd31 	bl	800760c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002baa:	bf00      	nop
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	200009a0 	.word	0x200009a0

08002bb4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002bb8:	4803      	ldr	r0, [pc, #12]	@ (8002bc8 <TIM6_DAC_IRQHandler+0x14>)
 8002bba:	f004 ff84 	bl	8007ac6 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8002bbe:	4803      	ldr	r0, [pc, #12]	@ (8002bcc <TIM6_DAC_IRQHandler+0x18>)
 8002bc0:	f000 faa9 	bl	8003116 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002bc4:	bf00      	nop
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	200009c4 	.word	0x200009c4
 8002bcc:	200008b0 	.word	0x200008b0

08002bd0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002bd4:	4802      	ldr	r0, [pc, #8]	@ (8002be0 <TIM7_IRQHandler+0x10>)
 8002bd6:	f004 ff76 	bl	8007ac6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002bda:	bf00      	nop
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	20000a10 	.word	0x20000a10

08002be4 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8002be8:	4802      	ldr	r0, [pc, #8]	@ (8002bf4 <LPTIM1_IRQHandler+0x10>)
 8002bea:	f001 ff09 	bl	8004a00 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	20000918 	.word	0x20000918

08002bf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c00:	4a14      	ldr	r2, [pc, #80]	@ (8002c54 <_sbrk+0x5c>)
 8002c02:	4b15      	ldr	r3, [pc, #84]	@ (8002c58 <_sbrk+0x60>)
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c0c:	4b13      	ldr	r3, [pc, #76]	@ (8002c5c <_sbrk+0x64>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d102      	bne.n	8002c1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c14:	4b11      	ldr	r3, [pc, #68]	@ (8002c5c <_sbrk+0x64>)
 8002c16:	4a12      	ldr	r2, [pc, #72]	@ (8002c60 <_sbrk+0x68>)
 8002c18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c1a:	4b10      	ldr	r3, [pc, #64]	@ (8002c5c <_sbrk+0x64>)
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4413      	add	r3, r2
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d207      	bcs.n	8002c38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c28:	f007 fc16 	bl	800a458 <__errno>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	220c      	movs	r2, #12
 8002c30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c32:	f04f 33ff 	mov.w	r3, #4294967295
 8002c36:	e009      	b.n	8002c4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c38:	4b08      	ldr	r3, [pc, #32]	@ (8002c5c <_sbrk+0x64>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c3e:	4b07      	ldr	r3, [pc, #28]	@ (8002c5c <_sbrk+0x64>)
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4413      	add	r3, r2
 8002c46:	4a05      	ldr	r2, [pc, #20]	@ (8002c5c <_sbrk+0x64>)
 8002c48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3718      	adds	r7, #24
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	200a0000 	.word	0x200a0000
 8002c58:	00000400 	.word	0x00000400
 8002c5c:	20000d70 	.word	0x20000d70
 8002c60:	20000ec0 	.word	0x20000ec0

08002c64 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002c68:	4b06      	ldr	r3, [pc, #24]	@ (8002c84 <SystemInit+0x20>)
 8002c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c6e:	4a05      	ldr	r2, [pc, #20]	@ (8002c84 <SystemInit+0x20>)
 8002c70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002c78:	bf00      	nop
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	e000ed00 	.word	0xe000ed00

08002c88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002c88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cc0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c8c:	f7ff ffea 	bl	8002c64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c90:	480c      	ldr	r0, [pc, #48]	@ (8002cc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c92:	490d      	ldr	r1, [pc, #52]	@ (8002cc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c94:	4a0d      	ldr	r2, [pc, #52]	@ (8002ccc <LoopForever+0xe>)
  movs r3, #0
 8002c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c98:	e002      	b.n	8002ca0 <LoopCopyDataInit>

08002c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c9e:	3304      	adds	r3, #4

08002ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ca4:	d3f9      	bcc.n	8002c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8002cd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ca8:	4c0a      	ldr	r4, [pc, #40]	@ (8002cd4 <LoopForever+0x16>)
  movs r3, #0
 8002caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cac:	e001      	b.n	8002cb2 <LoopFillZerobss>

08002cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cb0:	3204      	adds	r2, #4

08002cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cb4:	d3fb      	bcc.n	8002cae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002cb6:	f007 fbd5 	bl	800a464 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cba:	f7fe f803 	bl	8000cc4 <main>

08002cbe <LoopForever>:

LoopForever:
    b LoopForever
 8002cbe:	e7fe      	b.n	8002cbe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002cc0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002cc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cc8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002ccc:	08025d30 	.word	0x08025d30
  ldr r2, =_sbss
 8002cd0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002cd4:	20000ec0 	.word	0x20000ec0

08002cd8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002cd8:	e7fe      	b.n	8002cd8 <ADC1_IRQHandler>

08002cda <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b082      	sub	sp, #8
 8002cde:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ce4:	2003      	movs	r0, #3
 8002ce6:	f000 f961 	bl	8002fac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002cea:	2000      	movs	r0, #0
 8002cec:	f000 f80e 	bl	8002d0c <HAL_InitTick>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d002      	beq.n	8002cfc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	71fb      	strb	r3, [r7, #7]
 8002cfa:	e001      	b.n	8002d00 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002cfc:	f7ff fc3c 	bl	8002578 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d00:	79fb      	ldrb	r3, [r7, #7]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
	...

08002d0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002d14:	2300      	movs	r3, #0
 8002d16:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002d18:	4b17      	ldr	r3, [pc, #92]	@ (8002d78 <HAL_InitTick+0x6c>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d023      	beq.n	8002d68 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002d20:	4b16      	ldr	r3, [pc, #88]	@ (8002d7c <HAL_InitTick+0x70>)
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	4b14      	ldr	r3, [pc, #80]	@ (8002d78 <HAL_InitTick+0x6c>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d36:	4618      	mov	r0, r3
 8002d38:	f000 f96d 	bl	8003016 <HAL_SYSTICK_Config>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10f      	bne.n	8002d62 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2b0f      	cmp	r3, #15
 8002d46:	d809      	bhi.n	8002d5c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d48:	2200      	movs	r2, #0
 8002d4a:	6879      	ldr	r1, [r7, #4]
 8002d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d50:	f000 f937 	bl	8002fc2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d54:	4a0a      	ldr	r2, [pc, #40]	@ (8002d80 <HAL_InitTick+0x74>)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	e007      	b.n	8002d6c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	73fb      	strb	r3, [r7, #15]
 8002d60:	e004      	b.n	8002d6c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	73fb      	strb	r3, [r7, #15]
 8002d66:	e001      	b.n	8002d6c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	2000002c 	.word	0x2000002c
 8002d7c:	20000024 	.word	0x20000024
 8002d80:	20000028 	.word	0x20000028

08002d84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d88:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <HAL_IncTick+0x20>)
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	4b06      	ldr	r3, [pc, #24]	@ (8002da8 <HAL_IncTick+0x24>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4413      	add	r3, r2
 8002d94:	4a04      	ldr	r2, [pc, #16]	@ (8002da8 <HAL_IncTick+0x24>)
 8002d96:	6013      	str	r3, [r2, #0]
}
 8002d98:	bf00      	nop
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	2000002c 	.word	0x2000002c
 8002da8:	20000d74 	.word	0x20000d74

08002dac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  return uwTick;
 8002db0:	4b03      	ldr	r3, [pc, #12]	@ (8002dc0 <HAL_GetTick+0x14>)
 8002db2:	681b      	ldr	r3, [r3, #0]
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	20000d74 	.word	0x20000d74

08002dc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dcc:	f7ff ffee 	bl	8002dac <HAL_GetTick>
 8002dd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ddc:	d005      	beq.n	8002dea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002dde:	4b0a      	ldr	r3, [pc, #40]	@ (8002e08 <HAL_Delay+0x44>)
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	461a      	mov	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	4413      	add	r3, r2
 8002de8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002dea:	bf00      	nop
 8002dec:	f7ff ffde 	bl	8002dac <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d8f7      	bhi.n	8002dec <HAL_Delay+0x28>
  {
  }
}
 8002dfc:	bf00      	nop
 8002dfe:	bf00      	nop
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	2000002c 	.word	0x2000002c

08002e0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	f003 0307 	and.w	r3, r3, #7
 8002e1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e50 <__NVIC_SetPriorityGrouping+0x44>)
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e28:	4013      	ands	r3, r2
 8002e2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e3e:	4a04      	ldr	r2, [pc, #16]	@ (8002e50 <__NVIC_SetPriorityGrouping+0x44>)
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	60d3      	str	r3, [r2, #12]
}
 8002e44:	bf00      	nop
 8002e46:	3714      	adds	r7, #20
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	e000ed00 	.word	0xe000ed00

08002e54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e58:	4b04      	ldr	r3, [pc, #16]	@ (8002e6c <__NVIC_GetPriorityGrouping+0x18>)
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	0a1b      	lsrs	r3, r3, #8
 8002e5e:	f003 0307 	and.w	r3, r3, #7
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	4603      	mov	r3, r0
 8002e78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	db0b      	blt.n	8002e9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e82:	79fb      	ldrb	r3, [r7, #7]
 8002e84:	f003 021f 	and.w	r2, r3, #31
 8002e88:	4907      	ldr	r1, [pc, #28]	@ (8002ea8 <__NVIC_EnableIRQ+0x38>)
 8002e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8e:	095b      	lsrs	r3, r3, #5
 8002e90:	2001      	movs	r0, #1
 8002e92:	fa00 f202 	lsl.w	r2, r0, r2
 8002e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	e000e100 	.word	0xe000e100

08002eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	6039      	str	r1, [r7, #0]
 8002eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	db0a      	blt.n	8002ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	b2da      	uxtb	r2, r3
 8002ec4:	490c      	ldr	r1, [pc, #48]	@ (8002ef8 <__NVIC_SetPriority+0x4c>)
 8002ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eca:	0112      	lsls	r2, r2, #4
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	440b      	add	r3, r1
 8002ed0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ed4:	e00a      	b.n	8002eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	b2da      	uxtb	r2, r3
 8002eda:	4908      	ldr	r1, [pc, #32]	@ (8002efc <__NVIC_SetPriority+0x50>)
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	f003 030f 	and.w	r3, r3, #15
 8002ee2:	3b04      	subs	r3, #4
 8002ee4:	0112      	lsls	r2, r2, #4
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	440b      	add	r3, r1
 8002eea:	761a      	strb	r2, [r3, #24]
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr
 8002ef8:	e000e100 	.word	0xe000e100
 8002efc:	e000ed00 	.word	0xe000ed00

08002f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b089      	sub	sp, #36	@ 0x24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f1c3 0307 	rsb	r3, r3, #7
 8002f1a:	2b04      	cmp	r3, #4
 8002f1c:	bf28      	it	cs
 8002f1e:	2304      	movcs	r3, #4
 8002f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	3304      	adds	r3, #4
 8002f26:	2b06      	cmp	r3, #6
 8002f28:	d902      	bls.n	8002f30 <NVIC_EncodePriority+0x30>
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	3b03      	subs	r3, #3
 8002f2e:	e000      	b.n	8002f32 <NVIC_EncodePriority+0x32>
 8002f30:	2300      	movs	r3, #0
 8002f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f34:	f04f 32ff 	mov.w	r2, #4294967295
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3e:	43da      	mvns	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	401a      	ands	r2, r3
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f48:	f04f 31ff 	mov.w	r1, #4294967295
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f52:	43d9      	mvns	r1, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f58:	4313      	orrs	r3, r2
         );
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3724      	adds	r7, #36	@ 0x24
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
	...

08002f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	3b01      	subs	r3, #1
 8002f74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f78:	d301      	bcc.n	8002f7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e00f      	b.n	8002f9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8002fa8 <SysTick_Config+0x40>)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	3b01      	subs	r3, #1
 8002f84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f86:	210f      	movs	r1, #15
 8002f88:	f04f 30ff 	mov.w	r0, #4294967295
 8002f8c:	f7ff ff8e 	bl	8002eac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f90:	4b05      	ldr	r3, [pc, #20]	@ (8002fa8 <SysTick_Config+0x40>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f96:	4b04      	ldr	r3, [pc, #16]	@ (8002fa8 <SysTick_Config+0x40>)
 8002f98:	2207      	movs	r2, #7
 8002f9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	e000e010 	.word	0xe000e010

08002fac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7ff ff29 	bl	8002e0c <__NVIC_SetPriorityGrouping>
}
 8002fba:	bf00      	nop
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b086      	sub	sp, #24
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	4603      	mov	r3, r0
 8002fca:	60b9      	str	r1, [r7, #8]
 8002fcc:	607a      	str	r2, [r7, #4]
 8002fce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fd4:	f7ff ff3e 	bl	8002e54 <__NVIC_GetPriorityGrouping>
 8002fd8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	68b9      	ldr	r1, [r7, #8]
 8002fde:	6978      	ldr	r0, [r7, #20]
 8002fe0:	f7ff ff8e 	bl	8002f00 <NVIC_EncodePriority>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fea:	4611      	mov	r1, r2
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff ff5d 	bl	8002eac <__NVIC_SetPriority>
}
 8002ff2:	bf00      	nop
 8002ff4:	3718      	adds	r7, #24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b082      	sub	sp, #8
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	4603      	mov	r3, r0
 8003002:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff ff31 	bl	8002e70 <__NVIC_EnableIRQ>
}
 800300e:	bf00      	nop
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b082      	sub	sp, #8
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f7ff ffa2 	bl	8002f68 <SysTick_Config>
 8003024:	4603      	mov	r3, r0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3708      	adds	r7, #8
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b082      	sub	sp, #8
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e014      	b.n	800306a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	791b      	ldrb	r3, [r3, #4]
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d105      	bne.n	8003056 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f7ff fab5 	bl	80025c0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2202      	movs	r2, #2
 800305a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3708      	adds	r7, #8
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003072:	b480      	push	{r7}
 8003074:	b083      	sub	sp, #12
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
 800307a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	795b      	ldrb	r3, [r3, #5]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d101      	bne.n	8003088 <HAL_DAC_Start+0x16>
 8003084:	2302      	movs	r3, #2
 8003086:	e040      	b.n	800310a <HAL_DAC_Start+0x98>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2202      	movs	r2, #2
 8003092:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6819      	ldr	r1, [r3, #0]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	f003 0310 	and.w	r3, r3, #16
 80030a0:	2201      	movs	r2, #1
 80030a2:	409a      	lsls	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10f      	bne.n	80030d2 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d11d      	bne.n	80030fc <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	685a      	ldr	r2, [r3, #4]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f042 0201 	orr.w	r2, r2, #1
 80030ce:	605a      	str	r2, [r3, #4]
 80030d0:	e014      	b.n	80030fc <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	f003 0310 	and.w	r3, r3, #16
 80030e2:	2102      	movs	r1, #2
 80030e4:	fa01 f303 	lsl.w	r3, r1, r3
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d107      	bne.n	80030fc <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0202 	orr.w	r2, r2, #2
 80030fa:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b082      	sub	sp, #8
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003128:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800312c:	d120      	bne.n	8003170 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003134:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003138:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800313c:	d118      	bne.n	8003170 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2204      	movs	r2, #4
 8003142:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	691b      	ldr	r3, [r3, #16]
 8003148:	f043 0201 	orr.w	r2, r3, #1
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003158:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003168:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 f852 	bl	8003214 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800317a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800317e:	d120      	bne.n	80031c2 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003186:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800318a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800318e:	d118      	bne.n	80031c2 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2204      	movs	r2, #4
 8003194:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	f043 0202 	orr.w	r2, r3, #2
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80031aa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80031ba:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f000 f97f 	bl	80034c0 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 80031c2:	bf00      	nop
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80031ca:	b480      	push	{r7}
 80031cc:	b087      	sub	sp, #28
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	60f8      	str	r0, [r7, #12]
 80031d2:	60b9      	str	r1, [r7, #8]
 80031d4:	607a      	str	r2, [r7, #4]
 80031d6:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 80031d8:	2300      	movs	r3, #0
 80031da:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d105      	bne.n	80031f4 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80031e8:	697a      	ldr	r2, [r7, #20]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4413      	add	r3, r2
 80031ee:	3308      	adds	r3, #8
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	e004      	b.n	80031fe <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4413      	add	r3, r2
 80031fa:	3314      	adds	r3, #20
 80031fc:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	461a      	mov	r2, r3
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003206:	2300      	movs	r3, #0
}
 8003208:	4618      	mov	r0, r3
 800320a:	371c      	adds	r7, #28
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b088      	sub	sp, #32
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003234:	2300      	movs	r3, #0
 8003236:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	795b      	ldrb	r3, [r3, #5]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d101      	bne.n	8003244 <HAL_DAC_ConfigChannel+0x1c>
 8003240:	2302      	movs	r3, #2
 8003242:	e137      	b.n	80034b4 <HAL_DAC_ConfigChannel+0x28c>
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2201      	movs	r2, #1
 8003248:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2202      	movs	r2, #2
 800324e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	2b04      	cmp	r3, #4
 8003256:	f040 8081 	bne.w	800335c <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800325a:	f7ff fda7 	bl	8002dac <HAL_GetTick>
 800325e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d140      	bne.n	80032e8 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003266:	e018      	b.n	800329a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003268:	f7ff fda0 	bl	8002dac <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b01      	cmp	r3, #1
 8003274:	d911      	bls.n	800329a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800327c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d00a      	beq.n	800329a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	f043 0208 	orr.w	r2, r3, #8
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2203      	movs	r2, #3
 8003294:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e10c      	b.n	80034b4 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1df      	bne.n	8003268 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80032a8:	2001      	movs	r0, #1
 80032aa:	f7ff fd8b 	bl	8002dc4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68ba      	ldr	r2, [r7, #8]
 80032b4:	69d2      	ldr	r2, [r2, #28]
 80032b6:	641a      	str	r2, [r3, #64]	@ 0x40
 80032b8:	e023      	b.n	8003302 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80032ba:	f7ff fd77 	bl	8002dac <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d90f      	bls.n	80032e8 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	da0a      	bge.n	80032e8 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	691b      	ldr	r3, [r3, #16]
 80032d6:	f043 0208 	orr.w	r2, r3, #8
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2203      	movs	r2, #3
 80032e2:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e0e5      	b.n	80034b4 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	dbe3      	blt.n	80032ba <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80032f2:	2001      	movs	r0, #1
 80032f4:	f7ff fd66 	bl	8002dc4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68ba      	ldr	r2, [r7, #8]
 80032fe:	69d2      	ldr	r2, [r2, #28]
 8003300:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f003 0310 	and.w	r3, r3, #16
 800330e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003312:	fa01 f303 	lsl.w	r3, r1, r3
 8003316:	43db      	mvns	r3, r3
 8003318:	ea02 0103 	and.w	r1, r2, r3
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	6a1a      	ldr	r2, [r3, #32]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f003 0310 	and.w	r3, r3, #16
 8003326:	409a      	lsls	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	430a      	orrs	r2, r1
 800332e:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f003 0310 	and.w	r3, r3, #16
 800333c:	21ff      	movs	r1, #255	@ 0xff
 800333e:	fa01 f303 	lsl.w	r3, r1, r3
 8003342:	43db      	mvns	r3, r3
 8003344:	ea02 0103 	and.w	r1, r2, r3
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f003 0310 	and.w	r3, r3, #16
 8003352:	409a      	lsls	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	430a      	orrs	r2, r1
 800335a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	695b      	ldr	r3, [r3, #20]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d11d      	bne.n	80033a0 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800336a:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f003 0310 	and.w	r3, r3, #16
 8003372:	221f      	movs	r2, #31
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	69fa      	ldr	r2, [r7, #28]
 800337c:	4013      	ands	r3, r2
 800337e:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f003 0310 	and.w	r3, r3, #16
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	fa02 f303 	lsl.w	r3, r2, r3
 8003392:	69fa      	ldr	r2, [r7, #28]
 8003394:	4313      	orrs	r3, r2
 8003396:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	69fa      	ldr	r2, [r7, #28]
 800339e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033a6:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f003 0310 	and.w	r3, r3, #16
 80033ae:	2207      	movs	r2, #7
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	43db      	mvns	r3, r3
 80033b6:	69fa      	ldr	r2, [r7, #28]
 80033b8:	4013      	ands	r3, r2
 80033ba:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	685a      	ldr	r2, [r3, #4]
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	431a      	orrs	r2, r3
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f003 0310 	and.w	r3, r3, #16
 80033d4:	697a      	ldr	r2, [r7, #20]
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	69fa      	ldr	r2, [r7, #28]
 80033dc:	4313      	orrs	r3, r2
 80033de:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	69fa      	ldr	r2, [r7, #28]
 80033e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6819      	ldr	r1, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f003 0310 	and.w	r3, r3, #16
 80033f4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43da      	mvns	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	400a      	ands	r2, r1
 8003404:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f003 0310 	and.w	r3, r3, #16
 8003414:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	69fa      	ldr	r2, [r7, #28]
 8003420:	4013      	ands	r3, r2
 8003422:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f003 0310 	and.w	r3, r3, #16
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	69fa      	ldr	r2, [r7, #28]
 8003438:	4313      	orrs	r3, r2
 800343a:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003444:	d104      	bne.n	8003450 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800344c:	61fb      	str	r3, [r7, #28]
 800344e:	e018      	b.n	8003482 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d104      	bne.n	8003462 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800345e:	61fb      	str	r3, [r7, #28]
 8003460:	e00f      	b.n	8003482 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8003462:	f002 feeb 	bl	800623c <HAL_RCC_GetHCLKFreq>
 8003466:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	4a14      	ldr	r2, [pc, #80]	@ (80034bc <HAL_DAC_ConfigChannel+0x294>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d904      	bls.n	800347a <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003476:	61fb      	str	r3, [r7, #28]
 8003478:	e003      	b.n	8003482 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003480:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	69fa      	ldr	r2, [r7, #28]
 8003488:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6819      	ldr	r1, [r3, #0]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f003 0310 	and.w	r3, r3, #16
 8003496:	22c0      	movs	r2, #192	@ 0xc0
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	43da      	mvns	r2, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	400a      	ands	r2, r1
 80034a4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2201      	movs	r2, #1
 80034aa:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3720      	adds	r7, #32
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	04c4b400 	.word	0x04c4b400

080034c0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034dc:	2300      	movs	r3, #0
 80034de:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d008      	beq.n	80034fe <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2204      	movs	r2, #4
 80034f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e040      	b.n	8003580 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 020e 	bic.w	r2, r2, #14
 800350c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003518:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800351c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0201 	bic.w	r2, r2, #1
 800352c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003532:	f003 021c 	and.w	r2, r3, #28
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353a:	2101      	movs	r1, #1
 800353c:	fa01 f202 	lsl.w	r2, r1, r2
 8003540:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800354a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00c      	beq.n	800356e <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800355e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003562:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800356c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800357e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003580:	4618      	mov	r0, r3
 8003582:	3714      	adds	r7, #20
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003594:	2300      	movs	r3, #0
 8003596:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d005      	beq.n	80035b0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2204      	movs	r2, #4
 80035a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	73fb      	strb	r3, [r7, #15]
 80035ae:	e047      	b.n	8003640 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 020e 	bic.w	r2, r2, #14
 80035be:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0201 	bic.w	r2, r2, #1
 80035ce:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e4:	f003 021c 	and.w	r2, r3, #28
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ec:	2101      	movs	r1, #1
 80035ee:	fa01 f202 	lsl.w	r2, r1, r2
 80035f2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80035fc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00c      	beq.n	8003620 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003610:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003614:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800361e:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003634:	2b00      	cmp	r3, #0
 8003636:	d003      	beq.n	8003640 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	4798      	blx	r3
    }
  }
  return status;
 8003640:	7bfb      	ldrb	r3, [r7, #15]
}
 8003642:	4618      	mov	r0, r3
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
	...

0800364c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800364c:	b480      	push	{r7}
 800364e:	b087      	sub	sp, #28
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003656:	2300      	movs	r3, #0
 8003658:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800365a:	e166      	b.n	800392a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	2101      	movs	r1, #1
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	fa01 f303 	lsl.w	r3, r1, r3
 8003668:	4013      	ands	r3, r2
 800366a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2b00      	cmp	r3, #0
 8003670:	f000 8158 	beq.w	8003924 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f003 0303 	and.w	r3, r3, #3
 800367c:	2b01      	cmp	r3, #1
 800367e:	d005      	beq.n	800368c <HAL_GPIO_Init+0x40>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f003 0303 	and.w	r3, r3, #3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d130      	bne.n	80036ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	2203      	movs	r2, #3
 8003698:	fa02 f303 	lsl.w	r3, r2, r3
 800369c:	43db      	mvns	r3, r3
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	4013      	ands	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	68da      	ldr	r2, [r3, #12]
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036c2:	2201      	movs	r2, #1
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ca:	43db      	mvns	r3, r3
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	4013      	ands	r3, r2
 80036d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	091b      	lsrs	r3, r3, #4
 80036d8:	f003 0201 	and.w	r2, r3, #1
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	693a      	ldr	r2, [r7, #16]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f003 0303 	and.w	r3, r3, #3
 80036f6:	2b03      	cmp	r3, #3
 80036f8:	d017      	beq.n	800372a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	2203      	movs	r2, #3
 8003706:	fa02 f303 	lsl.w	r3, r2, r3
 800370a:	43db      	mvns	r3, r3
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	4013      	ands	r3, r2
 8003710:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	689a      	ldr	r2, [r3, #8]
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	fa02 f303 	lsl.w	r3, r2, r3
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	4313      	orrs	r3, r2
 8003722:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f003 0303 	and.w	r3, r3, #3
 8003732:	2b02      	cmp	r3, #2
 8003734:	d123      	bne.n	800377e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	08da      	lsrs	r2, r3, #3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	3208      	adds	r2, #8
 800373e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003742:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	f003 0307 	and.w	r3, r3, #7
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	220f      	movs	r2, #15
 800374e:	fa02 f303 	lsl.w	r3, r2, r3
 8003752:	43db      	mvns	r3, r3
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	4013      	ands	r3, r2
 8003758:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	691a      	ldr	r2, [r3, #16]
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	f003 0307 	and.w	r3, r3, #7
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	fa02 f303 	lsl.w	r3, r2, r3
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	4313      	orrs	r3, r2
 800376e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	08da      	lsrs	r2, r3, #3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3208      	adds	r2, #8
 8003778:	6939      	ldr	r1, [r7, #16]
 800377a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	005b      	lsls	r3, r3, #1
 8003788:	2203      	movs	r2, #3
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	43db      	mvns	r3, r3
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4013      	ands	r3, r2
 8003794:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f003 0203 	and.w	r2, r3, #3
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	fa02 f303 	lsl.w	r3, r2, r3
 80037a6:	693a      	ldr	r2, [r7, #16]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	693a      	ldr	r2, [r7, #16]
 80037b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	f000 80b2 	beq.w	8003924 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037c0:	4b61      	ldr	r3, [pc, #388]	@ (8003948 <HAL_GPIO_Init+0x2fc>)
 80037c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037c4:	4a60      	ldr	r2, [pc, #384]	@ (8003948 <HAL_GPIO_Init+0x2fc>)
 80037c6:	f043 0301 	orr.w	r3, r3, #1
 80037ca:	6613      	str	r3, [r2, #96]	@ 0x60
 80037cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003948 <HAL_GPIO_Init+0x2fc>)
 80037ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80037d8:	4a5c      	ldr	r2, [pc, #368]	@ (800394c <HAL_GPIO_Init+0x300>)
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	089b      	lsrs	r3, r3, #2
 80037de:	3302      	adds	r3, #2
 80037e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	f003 0303 	and.w	r3, r3, #3
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	220f      	movs	r2, #15
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	43db      	mvns	r3, r3
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	4013      	ands	r3, r2
 80037fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003802:	d02b      	beq.n	800385c <HAL_GPIO_Init+0x210>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a52      	ldr	r2, [pc, #328]	@ (8003950 <HAL_GPIO_Init+0x304>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d025      	beq.n	8003858 <HAL_GPIO_Init+0x20c>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a51      	ldr	r2, [pc, #324]	@ (8003954 <HAL_GPIO_Init+0x308>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d01f      	beq.n	8003854 <HAL_GPIO_Init+0x208>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a50      	ldr	r2, [pc, #320]	@ (8003958 <HAL_GPIO_Init+0x30c>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d019      	beq.n	8003850 <HAL_GPIO_Init+0x204>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4a4f      	ldr	r2, [pc, #316]	@ (800395c <HAL_GPIO_Init+0x310>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d013      	beq.n	800384c <HAL_GPIO_Init+0x200>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a4e      	ldr	r2, [pc, #312]	@ (8003960 <HAL_GPIO_Init+0x314>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d00d      	beq.n	8003848 <HAL_GPIO_Init+0x1fc>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a4d      	ldr	r2, [pc, #308]	@ (8003964 <HAL_GPIO_Init+0x318>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d007      	beq.n	8003844 <HAL_GPIO_Init+0x1f8>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a4c      	ldr	r2, [pc, #304]	@ (8003968 <HAL_GPIO_Init+0x31c>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d101      	bne.n	8003840 <HAL_GPIO_Init+0x1f4>
 800383c:	2307      	movs	r3, #7
 800383e:	e00e      	b.n	800385e <HAL_GPIO_Init+0x212>
 8003840:	2308      	movs	r3, #8
 8003842:	e00c      	b.n	800385e <HAL_GPIO_Init+0x212>
 8003844:	2306      	movs	r3, #6
 8003846:	e00a      	b.n	800385e <HAL_GPIO_Init+0x212>
 8003848:	2305      	movs	r3, #5
 800384a:	e008      	b.n	800385e <HAL_GPIO_Init+0x212>
 800384c:	2304      	movs	r3, #4
 800384e:	e006      	b.n	800385e <HAL_GPIO_Init+0x212>
 8003850:	2303      	movs	r3, #3
 8003852:	e004      	b.n	800385e <HAL_GPIO_Init+0x212>
 8003854:	2302      	movs	r3, #2
 8003856:	e002      	b.n	800385e <HAL_GPIO_Init+0x212>
 8003858:	2301      	movs	r3, #1
 800385a:	e000      	b.n	800385e <HAL_GPIO_Init+0x212>
 800385c:	2300      	movs	r3, #0
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	f002 0203 	and.w	r2, r2, #3
 8003864:	0092      	lsls	r2, r2, #2
 8003866:	4093      	lsls	r3, r2
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	4313      	orrs	r3, r2
 800386c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800386e:	4937      	ldr	r1, [pc, #220]	@ (800394c <HAL_GPIO_Init+0x300>)
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	089b      	lsrs	r3, r3, #2
 8003874:	3302      	adds	r3, #2
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800387c:	4b3b      	ldr	r3, [pc, #236]	@ (800396c <HAL_GPIO_Init+0x320>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	43db      	mvns	r3, r3
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	4013      	ands	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d003      	beq.n	80038a0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4313      	orrs	r3, r2
 800389e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80038a0:	4a32      	ldr	r2, [pc, #200]	@ (800396c <HAL_GPIO_Init+0x320>)
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80038a6:	4b31      	ldr	r3, [pc, #196]	@ (800396c <HAL_GPIO_Init+0x320>)
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	43db      	mvns	r3, r3
 80038b0:	693a      	ldr	r2, [r7, #16]
 80038b2:	4013      	ands	r3, r2
 80038b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d003      	beq.n	80038ca <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80038c2:	693a      	ldr	r2, [r7, #16]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80038ca:	4a28      	ldr	r2, [pc, #160]	@ (800396c <HAL_GPIO_Init+0x320>)
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80038d0:	4b26      	ldr	r3, [pc, #152]	@ (800396c <HAL_GPIO_Init+0x320>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	43db      	mvns	r3, r3
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	4013      	ands	r3, r2
 80038de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d003      	beq.n	80038f4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80038f4:	4a1d      	ldr	r2, [pc, #116]	@ (800396c <HAL_GPIO_Init+0x320>)
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80038fa:	4b1c      	ldr	r3, [pc, #112]	@ (800396c <HAL_GPIO_Init+0x320>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	43db      	mvns	r3, r3
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	4013      	ands	r3, r2
 8003908:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003916:	693a      	ldr	r2, [r7, #16]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4313      	orrs	r3, r2
 800391c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800391e:	4a13      	ldr	r2, [pc, #76]	@ (800396c <HAL_GPIO_Init+0x320>)
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	3301      	adds	r3, #1
 8003928:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	fa22 f303 	lsr.w	r3, r2, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	f47f ae91 	bne.w	800365c <HAL_GPIO_Init+0x10>
  }
}
 800393a:	bf00      	nop
 800393c:	bf00      	nop
 800393e:	371c      	adds	r7, #28
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr
 8003948:	40021000 	.word	0x40021000
 800394c:	40010000 	.word	0x40010000
 8003950:	48000400 	.word	0x48000400
 8003954:	48000800 	.word	0x48000800
 8003958:	48000c00 	.word	0x48000c00
 800395c:	48001000 	.word	0x48001000
 8003960:	48001400 	.word	0x48001400
 8003964:	48001800 	.word	0x48001800
 8003968:	48001c00 	.word	0x48001c00
 800396c:	40010400 	.word	0x40010400

08003970 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003970:	b480      	push	{r7}
 8003972:	b087      	sub	sp, #28
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800397a:	2300      	movs	r3, #0
 800397c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800397e:	e0c9      	b.n	8003b14 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003980:	2201      	movs	r2, #1
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	fa02 f303 	lsl.w	r3, r2, r3
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	4013      	ands	r3, r2
 800398c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 80bc 	beq.w	8003b0e <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003996:	4a66      	ldr	r2, [pc, #408]	@ (8003b30 <HAL_GPIO_DeInit+0x1c0>)
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	089b      	lsrs	r3, r3, #2
 800399c:	3302      	adds	r3, #2
 800399e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039a2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	f003 0303 	and.w	r3, r3, #3
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	220f      	movs	r2, #15
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	4013      	ands	r3, r2
 80039b6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80039be:	d02b      	beq.n	8003a18 <HAL_GPIO_DeInit+0xa8>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a5c      	ldr	r2, [pc, #368]	@ (8003b34 <HAL_GPIO_DeInit+0x1c4>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d025      	beq.n	8003a14 <HAL_GPIO_DeInit+0xa4>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a5b      	ldr	r2, [pc, #364]	@ (8003b38 <HAL_GPIO_DeInit+0x1c8>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d01f      	beq.n	8003a10 <HAL_GPIO_DeInit+0xa0>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a5a      	ldr	r2, [pc, #360]	@ (8003b3c <HAL_GPIO_DeInit+0x1cc>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d019      	beq.n	8003a0c <HAL_GPIO_DeInit+0x9c>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a59      	ldr	r2, [pc, #356]	@ (8003b40 <HAL_GPIO_DeInit+0x1d0>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d013      	beq.n	8003a08 <HAL_GPIO_DeInit+0x98>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a58      	ldr	r2, [pc, #352]	@ (8003b44 <HAL_GPIO_DeInit+0x1d4>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d00d      	beq.n	8003a04 <HAL_GPIO_DeInit+0x94>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a57      	ldr	r2, [pc, #348]	@ (8003b48 <HAL_GPIO_DeInit+0x1d8>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d007      	beq.n	8003a00 <HAL_GPIO_DeInit+0x90>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a56      	ldr	r2, [pc, #344]	@ (8003b4c <HAL_GPIO_DeInit+0x1dc>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d101      	bne.n	80039fc <HAL_GPIO_DeInit+0x8c>
 80039f8:	2307      	movs	r3, #7
 80039fa:	e00e      	b.n	8003a1a <HAL_GPIO_DeInit+0xaa>
 80039fc:	2308      	movs	r3, #8
 80039fe:	e00c      	b.n	8003a1a <HAL_GPIO_DeInit+0xaa>
 8003a00:	2306      	movs	r3, #6
 8003a02:	e00a      	b.n	8003a1a <HAL_GPIO_DeInit+0xaa>
 8003a04:	2305      	movs	r3, #5
 8003a06:	e008      	b.n	8003a1a <HAL_GPIO_DeInit+0xaa>
 8003a08:	2304      	movs	r3, #4
 8003a0a:	e006      	b.n	8003a1a <HAL_GPIO_DeInit+0xaa>
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e004      	b.n	8003a1a <HAL_GPIO_DeInit+0xaa>
 8003a10:	2302      	movs	r3, #2
 8003a12:	e002      	b.n	8003a1a <HAL_GPIO_DeInit+0xaa>
 8003a14:	2301      	movs	r3, #1
 8003a16:	e000      	b.n	8003a1a <HAL_GPIO_DeInit+0xaa>
 8003a18:	2300      	movs	r3, #0
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	f002 0203 	and.w	r2, r2, #3
 8003a20:	0092      	lsls	r2, r2, #2
 8003a22:	4093      	lsls	r3, r2
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d132      	bne.n	8003a90 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003a2a:	4b49      	ldr	r3, [pc, #292]	@ (8003b50 <HAL_GPIO_DeInit+0x1e0>)
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	43db      	mvns	r3, r3
 8003a32:	4947      	ldr	r1, [pc, #284]	@ (8003b50 <HAL_GPIO_DeInit+0x1e0>)
 8003a34:	4013      	ands	r3, r2
 8003a36:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003a38:	4b45      	ldr	r3, [pc, #276]	@ (8003b50 <HAL_GPIO_DeInit+0x1e0>)
 8003a3a:	685a      	ldr	r2, [r3, #4]
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	43db      	mvns	r3, r3
 8003a40:	4943      	ldr	r1, [pc, #268]	@ (8003b50 <HAL_GPIO_DeInit+0x1e0>)
 8003a42:	4013      	ands	r3, r2
 8003a44:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003a46:	4b42      	ldr	r3, [pc, #264]	@ (8003b50 <HAL_GPIO_DeInit+0x1e0>)
 8003a48:	68da      	ldr	r2, [r3, #12]
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	4940      	ldr	r1, [pc, #256]	@ (8003b50 <HAL_GPIO_DeInit+0x1e0>)
 8003a50:	4013      	ands	r3, r2
 8003a52:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003a54:	4b3e      	ldr	r3, [pc, #248]	@ (8003b50 <HAL_GPIO_DeInit+0x1e0>)
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	43db      	mvns	r3, r3
 8003a5c:	493c      	ldr	r1, [pc, #240]	@ (8003b50 <HAL_GPIO_DeInit+0x1e0>)
 8003a5e:	4013      	ands	r3, r2
 8003a60:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	220f      	movs	r2, #15
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003a72:	4a2f      	ldr	r2, [pc, #188]	@ (8003b30 <HAL_GPIO_DeInit+0x1c0>)
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	089b      	lsrs	r3, r3, #2
 8003a78:	3302      	adds	r3, #2
 8003a7a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	43da      	mvns	r2, r3
 8003a82:	482b      	ldr	r0, [pc, #172]	@ (8003b30 <HAL_GPIO_DeInit+0x1c0>)
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	089b      	lsrs	r3, r3, #2
 8003a88:	400a      	ands	r2, r1
 8003a8a:	3302      	adds	r3, #2
 8003a8c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	005b      	lsls	r3, r3, #1
 8003a98:	2103      	movs	r1, #3
 8003a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a9e:	431a      	orrs	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	08da      	lsrs	r2, r3, #3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	3208      	adds	r2, #8
 8003aac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	f003 0307 	and.w	r3, r3, #7
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	220f      	movs	r2, #15
 8003aba:	fa02 f303 	lsl.w	r3, r2, r3
 8003abe:	43db      	mvns	r3, r3
 8003ac0:	697a      	ldr	r2, [r7, #20]
 8003ac2:	08d2      	lsrs	r2, r2, #3
 8003ac4:	4019      	ands	r1, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	3208      	adds	r2, #8
 8003aca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	689a      	ldr	r2, [r3, #8]
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	2103      	movs	r1, #3
 8003ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8003adc:	43db      	mvns	r3, r3
 8003ade:	401a      	ands	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685a      	ldr	r2, [r3, #4]
 8003ae8:	2101      	movs	r1, #1
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	fa01 f303 	lsl.w	r3, r1, r3
 8003af0:	43db      	mvns	r3, r3
 8003af2:	401a      	ands	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68da      	ldr	r2, [r3, #12]
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	2103      	movs	r1, #3
 8003b02:	fa01 f303 	lsl.w	r3, r1, r3
 8003b06:	43db      	mvns	r3, r3
 8003b08:	401a      	ands	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	3301      	adds	r3, #1
 8003b12:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003b14:	683a      	ldr	r2, [r7, #0]
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	fa22 f303 	lsr.w	r3, r2, r3
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f47f af2f 	bne.w	8003980 <HAL_GPIO_DeInit+0x10>
  }
}
 8003b22:	bf00      	nop
 8003b24:	bf00      	nop
 8003b26:	371c      	adds	r7, #28
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr
 8003b30:	40010000 	.word	0x40010000
 8003b34:	48000400 	.word	0x48000400
 8003b38:	48000800 	.word	0x48000800
 8003b3c:	48000c00 	.word	0x48000c00
 8003b40:	48001000 	.word	0x48001000
 8003b44:	48001400 	.word	0x48001400
 8003b48:	48001800 	.word	0x48001800
 8003b4c:	48001c00 	.word	0x48001c00
 8003b50:	40010400 	.word	0x40010400

08003b54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	691a      	ldr	r2, [r3, #16]
 8003b64:	887b      	ldrh	r3, [r7, #2]
 8003b66:	4013      	ands	r3, r2
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d002      	beq.n	8003b72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	73fb      	strb	r3, [r7, #15]
 8003b70:	e001      	b.n	8003b76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b72:	2300      	movs	r3, #0
 8003b74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3714      	adds	r7, #20
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	807b      	strh	r3, [r7, #2]
 8003b90:	4613      	mov	r3, r2
 8003b92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b94:	787b      	ldrb	r3, [r7, #1]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b9a:	887a      	ldrh	r2, [r7, #2]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ba0:	e002      	b.n	8003ba8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ba2:	887a      	ldrh	r2, [r7, #2]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	460b      	mov	r3, r1
 8003bbe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	695b      	ldr	r3, [r3, #20]
 8003bc4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bc6:	887a      	ldrh	r2, [r7, #2]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	041a      	lsls	r2, r3, #16
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	43d9      	mvns	r1, r3
 8003bd2:	887b      	ldrh	r3, [r7, #2]
 8003bd4:	400b      	ands	r3, r1
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	619a      	str	r2, [r3, #24]
}
 8003bdc:	bf00      	nop
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	4603      	mov	r3, r0
 8003bf0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003bf2:	4b08      	ldr	r3, [pc, #32]	@ (8003c14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bf4:	695a      	ldr	r2, [r3, #20]
 8003bf6:	88fb      	ldrh	r3, [r7, #6]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d006      	beq.n	8003c0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003bfe:	4a05      	ldr	r2, [pc, #20]	@ (8003c14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c00:	88fb      	ldrh	r3, [r7, #6]
 8003c02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c04:	88fb      	ldrh	r3, [r7, #6]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f7fc ff80 	bl	8000b0c <HAL_GPIO_EXTI_Callback>
  }
}
 8003c0c:	bf00      	nop
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40010400 	.word	0x40010400

08003c18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d101      	bne.n	8003c2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e08d      	b.n	8003d46 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d106      	bne.n	8003c44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f7fe fd04 	bl	800264c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2224      	movs	r2, #36	@ 0x24
 8003c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0201 	bic.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c68:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	689a      	ldr	r2, [r3, #8]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c78:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d107      	bne.n	8003c92 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689a      	ldr	r2, [r3, #8]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c8e:	609a      	str	r2, [r3, #8]
 8003c90:	e006      	b.n	8003ca0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	689a      	ldr	r2, [r3, #8]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003c9e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d108      	bne.n	8003cba <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cb6:	605a      	str	r2, [r3, #4]
 8003cb8:	e007      	b.n	8003cca <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	685a      	ldr	r2, [r3, #4]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cc8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	687a      	ldr	r2, [r7, #4]
 8003cd2:	6812      	ldr	r2, [r2, #0]
 8003cd4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003cd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cdc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68da      	ldr	r2, [r3, #12]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003cec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	691a      	ldr	r2, [r3, #16]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	430a      	orrs	r2, r1
 8003d06:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	69d9      	ldr	r1, [r3, #28]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a1a      	ldr	r2, [r3, #32]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	430a      	orrs	r2, r1
 8003d16:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f042 0201 	orr.w	r2, r2, #1
 8003d26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2220      	movs	r2, #32
 8003d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3708      	adds	r7, #8
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b082      	sub	sp, #8
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d101      	bne.n	8003d60 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e021      	b.n	8003da4 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2224      	movs	r2, #36	@ 0x24
 8003d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f022 0201 	bic.w	r2, r2, #1
 8003d76:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f7fe fcc5 	bl	8002708 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003da2:	2300      	movs	r3, #0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3708      	adds	r7, #8
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b088      	sub	sp, #32
 8003db0:	af02      	add	r7, sp, #8
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	4608      	mov	r0, r1
 8003db6:	4611      	mov	r1, r2
 8003db8:	461a      	mov	r2, r3
 8003dba:	4603      	mov	r3, r0
 8003dbc:	817b      	strh	r3, [r7, #10]
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	813b      	strh	r3, [r7, #8]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b20      	cmp	r3, #32
 8003dd0:	f040 80f9 	bne.w	8003fc6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dd4:	6a3b      	ldr	r3, [r7, #32]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d002      	beq.n	8003de0 <HAL_I2C_Mem_Write+0x34>
 8003dda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d105      	bne.n	8003dec <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003de6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e0ed      	b.n	8003fc8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d101      	bne.n	8003dfa <HAL_I2C_Mem_Write+0x4e>
 8003df6:	2302      	movs	r3, #2
 8003df8:	e0e6      	b.n	8003fc8 <HAL_I2C_Mem_Write+0x21c>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e02:	f7fe ffd3 	bl	8002dac <HAL_GetTick>
 8003e06:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	9300      	str	r3, [sp, #0]
 8003e0c:	2319      	movs	r3, #25
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	f000 fac3 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e0d1      	b.n	8003fc8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2221      	movs	r2, #33	@ 0x21
 8003e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2240      	movs	r2, #64	@ 0x40
 8003e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6a3a      	ldr	r2, [r7, #32]
 8003e3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e4c:	88f8      	ldrh	r0, [r7, #6]
 8003e4e:	893a      	ldrh	r2, [r7, #8]
 8003e50:	8979      	ldrh	r1, [r7, #10]
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	9301      	str	r3, [sp, #4]
 8003e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 f9d3 	bl	8004208 <I2C_RequestMemoryWrite>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d005      	beq.n	8003e74 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e0a9      	b.n	8003fc8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	2bff      	cmp	r3, #255	@ 0xff
 8003e7c:	d90e      	bls.n	8003e9c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	22ff      	movs	r2, #255	@ 0xff
 8003e82:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e88:	b2da      	uxtb	r2, r3
 8003e8a:	8979      	ldrh	r1, [r7, #10]
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f000 fc47 	bl	8004728 <I2C_TransferConfig>
 8003e9a:	e00f      	b.n	8003ebc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea0:	b29a      	uxth	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	8979      	ldrh	r1, [r7, #10]
 8003eae:	2300      	movs	r3, #0
 8003eb0:	9300      	str	r3, [sp, #0]
 8003eb2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 fc36 	bl	8004728 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ebc:	697a      	ldr	r2, [r7, #20]
 8003ebe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 fac6 	bl	8004452 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e07b      	b.n	8003fc8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed4:	781a      	ldrb	r2, [r3, #0]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee0:	1c5a      	adds	r2, r3, #1
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	3b01      	subs	r3, #1
 8003eee:	b29a      	uxth	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d034      	beq.n	8003f74 <HAL_I2C_Mem_Write+0x1c8>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d130      	bne.n	8003f74 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	9300      	str	r3, [sp, #0]
 8003f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f18:	2200      	movs	r2, #0
 8003f1a:	2180      	movs	r1, #128	@ 0x80
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f000 fa3f 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d001      	beq.n	8003f2c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e04d      	b.n	8003fc8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	2bff      	cmp	r3, #255	@ 0xff
 8003f34:	d90e      	bls.n	8003f54 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	22ff      	movs	r2, #255	@ 0xff
 8003f3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	8979      	ldrh	r1, [r7, #10]
 8003f44:	2300      	movs	r3, #0
 8003f46:	9300      	str	r3, [sp, #0]
 8003f48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f000 fbeb 	bl	8004728 <I2C_TransferConfig>
 8003f52:	e00f      	b.n	8003f74 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f58:	b29a      	uxth	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f62:	b2da      	uxtb	r2, r3
 8003f64:	8979      	ldrh	r1, [r7, #10]
 8003f66:	2300      	movs	r3, #0
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f6e:	68f8      	ldr	r0, [r7, #12]
 8003f70:	f000 fbda 	bl	8004728 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d19e      	bne.n	8003ebc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 faac 	bl	80044e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e01a      	b.n	8003fc8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2220      	movs	r2, #32
 8003f98:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	6859      	ldr	r1, [r3, #4]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8003fd0 <HAL_I2C_Mem_Write+0x224>)
 8003fa6:	400b      	ands	r3, r1
 8003fa8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2220      	movs	r2, #32
 8003fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	e000      	b.n	8003fc8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003fc6:	2302      	movs	r3, #2
  }
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3718      	adds	r7, #24
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	fe00e800 	.word	0xfe00e800

08003fd4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b088      	sub	sp, #32
 8003fd8:	af02      	add	r7, sp, #8
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	4608      	mov	r0, r1
 8003fde:	4611      	mov	r1, r2
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	817b      	strh	r3, [r7, #10]
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	813b      	strh	r3, [r7, #8]
 8003fea:	4613      	mov	r3, r2
 8003fec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b20      	cmp	r3, #32
 8003ff8:	f040 80fd 	bne.w	80041f6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d002      	beq.n	8004008 <HAL_I2C_Mem_Read+0x34>
 8004002:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004004:	2b00      	cmp	r3, #0
 8004006:	d105      	bne.n	8004014 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800400e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e0f1      	b.n	80041f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800401a:	2b01      	cmp	r3, #1
 800401c:	d101      	bne.n	8004022 <HAL_I2C_Mem_Read+0x4e>
 800401e:	2302      	movs	r3, #2
 8004020:	e0ea      	b.n	80041f8 <HAL_I2C_Mem_Read+0x224>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800402a:	f7fe febf 	bl	8002dac <HAL_GetTick>
 800402e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	2319      	movs	r3, #25
 8004036:	2201      	movs	r2, #1
 8004038:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800403c:	68f8      	ldr	r0, [r7, #12]
 800403e:	f000 f9af 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e0d5      	b.n	80041f8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2222      	movs	r2, #34	@ 0x22
 8004050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2240      	movs	r2, #64	@ 0x40
 8004058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6a3a      	ldr	r2, [r7, #32]
 8004066:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800406c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2200      	movs	r2, #0
 8004072:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004074:	88f8      	ldrh	r0, [r7, #6]
 8004076:	893a      	ldrh	r2, [r7, #8]
 8004078:	8979      	ldrh	r1, [r7, #10]
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	9301      	str	r3, [sp, #4]
 800407e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	4603      	mov	r3, r0
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 f913 	bl	80042b0 <I2C_RequestMemoryRead>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d005      	beq.n	800409c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e0ad      	b.n	80041f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	2bff      	cmp	r3, #255	@ 0xff
 80040a4:	d90e      	bls.n	80040c4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2201      	movs	r2, #1
 80040aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b0:	b2da      	uxtb	r2, r3
 80040b2:	8979      	ldrh	r1, [r7, #10]
 80040b4:	4b52      	ldr	r3, [pc, #328]	@ (8004200 <HAL_I2C_Mem_Read+0x22c>)
 80040b6:	9300      	str	r3, [sp, #0]
 80040b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040bc:	68f8      	ldr	r0, [r7, #12]
 80040be:	f000 fb33 	bl	8004728 <I2C_TransferConfig>
 80040c2:	e00f      	b.n	80040e4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c8:	b29a      	uxth	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d2:	b2da      	uxtb	r2, r3
 80040d4:	8979      	ldrh	r1, [r7, #10]
 80040d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004200 <HAL_I2C_Mem_Read+0x22c>)
 80040d8:	9300      	str	r3, [sp, #0]
 80040da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f000 fb22 	bl	8004728 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	9300      	str	r3, [sp, #0]
 80040e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ea:	2200      	movs	r2, #0
 80040ec:	2104      	movs	r1, #4
 80040ee:	68f8      	ldr	r0, [r7, #12]
 80040f0:	f000 f956 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d001      	beq.n	80040fe <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e07c      	b.n	80041f8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004108:	b2d2      	uxtb	r2, r2
 800410a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004110:	1c5a      	adds	r2, r3, #1
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800411a:	3b01      	subs	r3, #1
 800411c:	b29a      	uxth	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004126:	b29b      	uxth	r3, r3
 8004128:	3b01      	subs	r3, #1
 800412a:	b29a      	uxth	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004134:	b29b      	uxth	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d034      	beq.n	80041a4 <HAL_I2C_Mem_Read+0x1d0>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800413e:	2b00      	cmp	r3, #0
 8004140:	d130      	bne.n	80041a4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004148:	2200      	movs	r2, #0
 800414a:	2180      	movs	r1, #128	@ 0x80
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f000 f927 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e04d      	b.n	80041f8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004160:	b29b      	uxth	r3, r3
 8004162:	2bff      	cmp	r3, #255	@ 0xff
 8004164:	d90e      	bls.n	8004184 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2201      	movs	r2, #1
 800416a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004170:	b2da      	uxtb	r2, r3
 8004172:	8979      	ldrh	r1, [r7, #10]
 8004174:	2300      	movs	r3, #0
 8004176:	9300      	str	r3, [sp, #0]
 8004178:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f000 fad3 	bl	8004728 <I2C_TransferConfig>
 8004182:	e00f      	b.n	80041a4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004188:	b29a      	uxth	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004192:	b2da      	uxtb	r2, r3
 8004194:	8979      	ldrh	r1, [r7, #10]
 8004196:	2300      	movs	r3, #0
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f000 fac2 	bl	8004728 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d19a      	bne.n	80040e4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f000 f994 	bl	80044e0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e01a      	b.n	80041f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2220      	movs	r2, #32
 80041c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6859      	ldr	r1, [r3, #4]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004204 <HAL_I2C_Mem_Read+0x230>)
 80041d6:	400b      	ands	r3, r1
 80041d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2220      	movs	r2, #32
 80041de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80041f2:	2300      	movs	r3, #0
 80041f4:	e000      	b.n	80041f8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80041f6:	2302      	movs	r3, #2
  }
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3718      	adds	r7, #24
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	80002400 	.word	0x80002400
 8004204:	fe00e800 	.word	0xfe00e800

08004208 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b086      	sub	sp, #24
 800420c:	af02      	add	r7, sp, #8
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	4608      	mov	r0, r1
 8004212:	4611      	mov	r1, r2
 8004214:	461a      	mov	r2, r3
 8004216:	4603      	mov	r3, r0
 8004218:	817b      	strh	r3, [r7, #10]
 800421a:	460b      	mov	r3, r1
 800421c:	813b      	strh	r3, [r7, #8]
 800421e:	4613      	mov	r3, r2
 8004220:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004222:	88fb      	ldrh	r3, [r7, #6]
 8004224:	b2da      	uxtb	r2, r3
 8004226:	8979      	ldrh	r1, [r7, #10]
 8004228:	4b20      	ldr	r3, [pc, #128]	@ (80042ac <I2C_RequestMemoryWrite+0xa4>)
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f000 fa79 	bl	8004728 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004236:	69fa      	ldr	r2, [r7, #28]
 8004238:	69b9      	ldr	r1, [r7, #24]
 800423a:	68f8      	ldr	r0, [r7, #12]
 800423c:	f000 f909 	bl	8004452 <I2C_WaitOnTXISFlagUntilTimeout>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e02c      	b.n	80042a4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800424a:	88fb      	ldrh	r3, [r7, #6]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d105      	bne.n	800425c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004250:	893b      	ldrh	r3, [r7, #8]
 8004252:	b2da      	uxtb	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	629a      	str	r2, [r3, #40]	@ 0x28
 800425a:	e015      	b.n	8004288 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800425c:	893b      	ldrh	r3, [r7, #8]
 800425e:	0a1b      	lsrs	r3, r3, #8
 8004260:	b29b      	uxth	r3, r3
 8004262:	b2da      	uxtb	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800426a:	69fa      	ldr	r2, [r7, #28]
 800426c:	69b9      	ldr	r1, [r7, #24]
 800426e:	68f8      	ldr	r0, [r7, #12]
 8004270:	f000 f8ef 	bl	8004452 <I2C_WaitOnTXISFlagUntilTimeout>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e012      	b.n	80042a4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800427e:	893b      	ldrh	r3, [r7, #8]
 8004280:	b2da      	uxtb	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	9300      	str	r3, [sp, #0]
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	2200      	movs	r2, #0
 8004290:	2180      	movs	r1, #128	@ 0x80
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f000 f884 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d001      	beq.n	80042a2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e000      	b.n	80042a4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	80002000 	.word	0x80002000

080042b0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b086      	sub	sp, #24
 80042b4:	af02      	add	r7, sp, #8
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	4608      	mov	r0, r1
 80042ba:	4611      	mov	r1, r2
 80042bc:	461a      	mov	r2, r3
 80042be:	4603      	mov	r3, r0
 80042c0:	817b      	strh	r3, [r7, #10]
 80042c2:	460b      	mov	r3, r1
 80042c4:	813b      	strh	r3, [r7, #8]
 80042c6:	4613      	mov	r3, r2
 80042c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80042ca:	88fb      	ldrh	r3, [r7, #6]
 80042cc:	b2da      	uxtb	r2, r3
 80042ce:	8979      	ldrh	r1, [r7, #10]
 80042d0:	4b20      	ldr	r3, [pc, #128]	@ (8004354 <I2C_RequestMemoryRead+0xa4>)
 80042d2:	9300      	str	r3, [sp, #0]
 80042d4:	2300      	movs	r3, #0
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f000 fa26 	bl	8004728 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042dc:	69fa      	ldr	r2, [r7, #28]
 80042de:	69b9      	ldr	r1, [r7, #24]
 80042e0:	68f8      	ldr	r0, [r7, #12]
 80042e2:	f000 f8b6 	bl	8004452 <I2C_WaitOnTXISFlagUntilTimeout>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d001      	beq.n	80042f0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e02c      	b.n	800434a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042f0:	88fb      	ldrh	r3, [r7, #6]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d105      	bne.n	8004302 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80042f6:	893b      	ldrh	r3, [r7, #8]
 80042f8:	b2da      	uxtb	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8004300:	e015      	b.n	800432e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004302:	893b      	ldrh	r3, [r7, #8]
 8004304:	0a1b      	lsrs	r3, r3, #8
 8004306:	b29b      	uxth	r3, r3
 8004308:	b2da      	uxtb	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004310:	69fa      	ldr	r2, [r7, #28]
 8004312:	69b9      	ldr	r1, [r7, #24]
 8004314:	68f8      	ldr	r0, [r7, #12]
 8004316:	f000 f89c 	bl	8004452 <I2C_WaitOnTXISFlagUntilTimeout>
 800431a:	4603      	mov	r3, r0
 800431c:	2b00      	cmp	r3, #0
 800431e:	d001      	beq.n	8004324 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e012      	b.n	800434a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004324:	893b      	ldrh	r3, [r7, #8]
 8004326:	b2da      	uxtb	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	9300      	str	r3, [sp, #0]
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	2200      	movs	r2, #0
 8004336:	2140      	movs	r1, #64	@ 0x40
 8004338:	68f8      	ldr	r0, [r7, #12]
 800433a:	f000 f831 	bl	80043a0 <I2C_WaitOnFlagUntilTimeout>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d001      	beq.n	8004348 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e000      	b.n	800434a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3710      	adds	r7, #16
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	80002000 	.word	0x80002000

08004358 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	699b      	ldr	r3, [r3, #24]
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b02      	cmp	r3, #2
 800436c:	d103      	bne.n	8004376 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2200      	movs	r2, #0
 8004374:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	f003 0301 	and.w	r3, r3, #1
 8004380:	2b01      	cmp	r3, #1
 8004382:	d007      	beq.n	8004394 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699a      	ldr	r2, [r3, #24]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f042 0201 	orr.w	r2, r2, #1
 8004392:	619a      	str	r2, [r3, #24]
  }
}
 8004394:	bf00      	nop
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	603b      	str	r3, [r7, #0]
 80043ac:	4613      	mov	r3, r2
 80043ae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043b0:	e03b      	b.n	800442a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80043b2:	69ba      	ldr	r2, [r7, #24]
 80043b4:	6839      	ldr	r1, [r7, #0]
 80043b6:	68f8      	ldr	r0, [r7, #12]
 80043b8:	f000 f8d6 	bl	8004568 <I2C_IsErrorOccurred>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e041      	b.n	800444a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043cc:	d02d      	beq.n	800442a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043ce:	f7fe fced 	bl	8002dac <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d302      	bcc.n	80043e4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d122      	bne.n	800442a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	699a      	ldr	r2, [r3, #24]
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	4013      	ands	r3, r2
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	bf0c      	ite	eq
 80043f4:	2301      	moveq	r3, #1
 80043f6:	2300      	movne	r3, #0
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	461a      	mov	r2, r3
 80043fc:	79fb      	ldrb	r3, [r7, #7]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d113      	bne.n	800442a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004406:	f043 0220 	orr.w	r2, r3, #32
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2220      	movs	r2, #32
 8004412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e00f      	b.n	800444a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	699a      	ldr	r2, [r3, #24]
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	4013      	ands	r3, r2
 8004434:	68ba      	ldr	r2, [r7, #8]
 8004436:	429a      	cmp	r2, r3
 8004438:	bf0c      	ite	eq
 800443a:	2301      	moveq	r3, #1
 800443c:	2300      	movne	r3, #0
 800443e:	b2db      	uxtb	r3, r3
 8004440:	461a      	mov	r2, r3
 8004442:	79fb      	ldrb	r3, [r7, #7]
 8004444:	429a      	cmp	r2, r3
 8004446:	d0b4      	beq.n	80043b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3710      	adds	r7, #16
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}

08004452 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004452:	b580      	push	{r7, lr}
 8004454:	b084      	sub	sp, #16
 8004456:	af00      	add	r7, sp, #0
 8004458:	60f8      	str	r0, [r7, #12]
 800445a:	60b9      	str	r1, [r7, #8]
 800445c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800445e:	e033      	b.n	80044c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	68b9      	ldr	r1, [r7, #8]
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	f000 f87f 	bl	8004568 <I2C_IsErrorOccurred>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d001      	beq.n	8004474 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e031      	b.n	80044d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800447a:	d025      	beq.n	80044c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800447c:	f7fe fc96 	bl	8002dac <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	429a      	cmp	r2, r3
 800448a:	d302      	bcc.n	8004492 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d11a      	bne.n	80044c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	699b      	ldr	r3, [r3, #24]
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	2b02      	cmp	r3, #2
 800449e:	d013      	beq.n	80044c8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a4:	f043 0220 	orr.w	r2, r3, #32
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e007      	b.n	80044d8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d1c4      	bne.n	8004460 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80044d6:	2300      	movs	r3, #0
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3710      	adds	r7, #16
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044ec:	e02f      	b.n	800454e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	68b9      	ldr	r1, [r7, #8]
 80044f2:	68f8      	ldr	r0, [r7, #12]
 80044f4:	f000 f838 	bl	8004568 <I2C_IsErrorOccurred>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d001      	beq.n	8004502 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e02d      	b.n	800455e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004502:	f7fe fc53 	bl	8002dac <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	68ba      	ldr	r2, [r7, #8]
 800450e:	429a      	cmp	r2, r3
 8004510:	d302      	bcc.n	8004518 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d11a      	bne.n	800454e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	f003 0320 	and.w	r3, r3, #32
 8004522:	2b20      	cmp	r3, #32
 8004524:	d013      	beq.n	800454e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800452a:	f043 0220 	orr.w	r2, r3, #32
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2220      	movs	r2, #32
 8004536:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e007      	b.n	800455e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	f003 0320 	and.w	r3, r3, #32
 8004558:	2b20      	cmp	r3, #32
 800455a:	d1c8      	bne.n	80044ee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
	...

08004568 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b08a      	sub	sp, #40	@ 0x28
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004574:	2300      	movs	r3, #0
 8004576:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	699b      	ldr	r3, [r3, #24]
 8004580:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004582:	2300      	movs	r3, #0
 8004584:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	f003 0310 	and.w	r3, r3, #16
 8004590:	2b00      	cmp	r3, #0
 8004592:	d068      	beq.n	8004666 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2210      	movs	r2, #16
 800459a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800459c:	e049      	b.n	8004632 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a4:	d045      	beq.n	8004632 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80045a6:	f7fe fc01 	bl	8002dac <HAL_GetTick>
 80045aa:	4602      	mov	r2, r0
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	1ad3      	subs	r3, r2, r3
 80045b0:	68ba      	ldr	r2, [r7, #8]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d302      	bcc.n	80045bc <I2C_IsErrorOccurred+0x54>
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d13a      	bne.n	8004632 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045c6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80045ce:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045de:	d121      	bne.n	8004624 <I2C_IsErrorOccurred+0xbc>
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045e6:	d01d      	beq.n	8004624 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80045e8:	7cfb      	ldrb	r3, [r7, #19]
 80045ea:	2b20      	cmp	r3, #32
 80045ec:	d01a      	beq.n	8004624 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	685a      	ldr	r2, [r3, #4]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045fc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80045fe:	f7fe fbd5 	bl	8002dac <HAL_GetTick>
 8004602:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004604:	e00e      	b.n	8004624 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004606:	f7fe fbd1 	bl	8002dac <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	2b19      	cmp	r3, #25
 8004612:	d907      	bls.n	8004624 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004614:	6a3b      	ldr	r3, [r7, #32]
 8004616:	f043 0320 	orr.w	r3, r3, #32
 800461a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004622:	e006      	b.n	8004632 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	f003 0320 	and.w	r3, r3, #32
 800462e:	2b20      	cmp	r3, #32
 8004630:	d1e9      	bne.n	8004606 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	699b      	ldr	r3, [r3, #24]
 8004638:	f003 0320 	and.w	r3, r3, #32
 800463c:	2b20      	cmp	r3, #32
 800463e:	d003      	beq.n	8004648 <I2C_IsErrorOccurred+0xe0>
 8004640:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004644:	2b00      	cmp	r3, #0
 8004646:	d0aa      	beq.n	800459e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004648:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800464c:	2b00      	cmp	r3, #0
 800464e:	d103      	bne.n	8004658 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	2220      	movs	r2, #32
 8004656:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004658:	6a3b      	ldr	r3, [r7, #32]
 800465a:	f043 0304 	orr.w	r3, r3, #4
 800465e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00b      	beq.n	8004690 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004678:	6a3b      	ldr	r3, [r7, #32]
 800467a:	f043 0301 	orr.w	r3, r3, #1
 800467e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004688:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00b      	beq.n	80046b2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800469a:	6a3b      	ldr	r3, [r7, #32]
 800469c:	f043 0308 	orr.w	r3, r3, #8
 80046a0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80046aa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00b      	beq.n	80046d4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80046bc:	6a3b      	ldr	r3, [r7, #32]
 80046be:	f043 0302 	orr.w	r3, r3, #2
 80046c2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80046d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d01c      	beq.n	8004716 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80046dc:	68f8      	ldr	r0, [r7, #12]
 80046de:	f7ff fe3b 	bl	8004358 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	6859      	ldr	r1, [r3, #4]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	4b0d      	ldr	r3, [pc, #52]	@ (8004724 <I2C_IsErrorOccurred+0x1bc>)
 80046ee:	400b      	ands	r3, r1
 80046f0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80046f6:	6a3b      	ldr	r3, [r7, #32]
 80046f8:	431a      	orrs	r2, r3
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2220      	movs	r2, #32
 8004702:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004716:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800471a:	4618      	mov	r0, r3
 800471c:	3728      	adds	r7, #40	@ 0x28
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	fe00e800 	.word	0xfe00e800

08004728 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004728:	b480      	push	{r7}
 800472a:	b087      	sub	sp, #28
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	607b      	str	r3, [r7, #4]
 8004732:	460b      	mov	r3, r1
 8004734:	817b      	strh	r3, [r7, #10]
 8004736:	4613      	mov	r3, r2
 8004738:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800473a:	897b      	ldrh	r3, [r7, #10]
 800473c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004740:	7a7b      	ldrb	r3, [r7, #9]
 8004742:	041b      	lsls	r3, r3, #16
 8004744:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004748:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800474e:	6a3b      	ldr	r3, [r7, #32]
 8004750:	4313      	orrs	r3, r2
 8004752:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004756:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	685a      	ldr	r2, [r3, #4]
 800475e:	6a3b      	ldr	r3, [r7, #32]
 8004760:	0d5b      	lsrs	r3, r3, #21
 8004762:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004766:	4b08      	ldr	r3, [pc, #32]	@ (8004788 <I2C_TransferConfig+0x60>)
 8004768:	430b      	orrs	r3, r1
 800476a:	43db      	mvns	r3, r3
 800476c:	ea02 0103 	and.w	r1, r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	697a      	ldr	r2, [r7, #20]
 8004776:	430a      	orrs	r2, r1
 8004778:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800477a:	bf00      	nop
 800477c:	371c      	adds	r7, #28
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	03ff63ff 	.word	0x03ff63ff

0800478c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2b20      	cmp	r3, #32
 80047a0:	d138      	bne.n	8004814 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d101      	bne.n	80047b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80047ac:	2302      	movs	r3, #2
 80047ae:	e032      	b.n	8004816 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2224      	movs	r2, #36	@ 0x24
 80047bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f022 0201 	bic.w	r2, r2, #1
 80047ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80047de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6819      	ldr	r1, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	683a      	ldr	r2, [r7, #0]
 80047ec:	430a      	orrs	r2, r1
 80047ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f042 0201 	orr.w	r2, r2, #1
 80047fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2220      	movs	r2, #32
 8004804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004810:	2300      	movs	r3, #0
 8004812:	e000      	b.n	8004816 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004814:	2302      	movs	r3, #2
  }
}
 8004816:	4618      	mov	r0, r3
 8004818:	370c      	adds	r7, #12
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004822:	b480      	push	{r7}
 8004824:	b085      	sub	sp, #20
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
 800482a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004832:	b2db      	uxtb	r3, r3
 8004834:	2b20      	cmp	r3, #32
 8004836:	d139      	bne.n	80048ac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800483e:	2b01      	cmp	r3, #1
 8004840:	d101      	bne.n	8004846 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004842:	2302      	movs	r3, #2
 8004844:	e033      	b.n	80048ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2224      	movs	r2, #36	@ 0x24
 8004852:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f022 0201 	bic.w	r2, r2, #1
 8004864:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004874:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	021b      	lsls	r3, r3, #8
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	4313      	orrs	r3, r2
 800487e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0201 	orr.w	r2, r2, #1
 8004896:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2220      	movs	r2, #32
 800489c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	e000      	b.n	80048ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80048ac:	2302      	movs	r3, #2
  }
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3714      	adds	r7, #20
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
	...

080048bc <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e08f      	b.n	80049ee <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	2b01      	cmp	r3, #1
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d106      	bne.n	80048ee <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f7fd ff31 	bl	8002750 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2202      	movs	r2, #2
 80048f2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	2b01      	cmp	r3, #1
 8004904:	d004      	beq.n	8004910 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800490e:	d103      	bne.n	8004918 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f023 031e 	bic.w	r3, r3, #30
 8004916:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	695b      	ldr	r3, [r3, #20]
 800491c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004920:	4293      	cmp	r3, r2
 8004922:	d005      	beq.n	8004930 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800492a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800492e:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	4b31      	ldr	r3, [pc, #196]	@ (80049f8 <HAL_LPTIM_Init+0x13c>)
 8004934:	4013      	ands	r3, r2
 8004936:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004940:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8004946:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 800494c:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8004952:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	4313      	orrs	r3, r2
 8004958:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d107      	bne.n	8004972 <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800496a:	4313      	orrs	r3, r2
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	4313      	orrs	r3, r2
 8004970:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	2b01      	cmp	r3, #1
 8004978:	d004      	beq.n	8004984 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004982:	d107      	bne.n	8004994 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800498c:	4313      	orrs	r3, r2
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	4313      	orrs	r3, r2
 8004992:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800499c:	4293      	cmp	r3, r2
 800499e:	d00a      	beq.n	80049b6 <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80049a8:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80049ae:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a0e      	ldr	r2, [pc, #56]	@ (80049fc <HAL_LPTIM_Init+0x140>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d108      	bne.n	80049da <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	621a      	str	r2, [r3, #32]
 80049d8:	e004      	b.n	80049e4 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80049e2:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	ff19f1fe 	.word	0xff19f1fe
 80049fc:	40007c00 	.word	0x40007c00

08004a00 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d10d      	bne.n	8004a32 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f003 0301 	and.w	r3, r3, #1
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d106      	bne.n	8004a32 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f000 f882 	bl	8004b36 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d10d      	bne.n	8004a5c <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d106      	bne.n	8004a5c <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2202      	movs	r2, #2
 8004a54:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 f877 	bl	8004b4a <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0304 	and.w	r3, r3, #4
 8004a66:	2b04      	cmp	r3, #4
 8004a68:	d10d      	bne.n	8004a86 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f003 0304 	and.w	r3, r3, #4
 8004a74:	2b04      	cmp	r3, #4
 8004a76:	d106      	bne.n	8004a86 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2204      	movs	r2, #4
 8004a7e:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f000 f86c 	bl	8004b5e <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0308 	and.w	r3, r3, #8
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d10d      	bne.n	8004ab0 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f003 0308 	and.w	r3, r3, #8
 8004a9e:	2b08      	cmp	r3, #8
 8004aa0:	d106      	bne.n	8004ab0 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2208      	movs	r2, #8
 8004aa8:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 f861 	bl	8004b72 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0310 	and.w	r3, r3, #16
 8004aba:	2b10      	cmp	r3, #16
 8004abc:	d10d      	bne.n	8004ada <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f003 0310 	and.w	r3, r3, #16
 8004ac8:	2b10      	cmp	r3, #16
 8004aca:	d106      	bne.n	8004ada <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2210      	movs	r2, #16
 8004ad2:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f000 f856 	bl	8004b86 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 0320 	and.w	r3, r3, #32
 8004ae4:	2b20      	cmp	r3, #32
 8004ae6:	d10d      	bne.n	8004b04 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	f003 0320 	and.w	r3, r3, #32
 8004af2:	2b20      	cmp	r3, #32
 8004af4:	d106      	bne.n	8004b04 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2220      	movs	r2, #32
 8004afc:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f000 f84b 	bl	8004b9a <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b0e:	2b40      	cmp	r3, #64	@ 0x40
 8004b10:	d10d      	bne.n	8004b2e <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b1c:	2b40      	cmp	r3, #64	@ 0x40
 8004b1e:	d106      	bne.n	8004b2e <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2240      	movs	r2, #64	@ 0x40
 8004b26:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f000 f840 	bl	8004bae <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8004b2e:	bf00      	nop
 8004b30:	3708      	adds	r7, #8
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}

08004b36 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004b36:	b480      	push	{r7}
 8004b38:	b083      	sub	sp, #12
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8004b3e:	bf00      	nop
 8004b40:	370c      	adds	r7, #12
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr

08004b4a <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004b4a:	b480      	push	{r7}
 8004b4c:	b083      	sub	sp, #12
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8004b52:	bf00      	nop
 8004b54:	370c      	adds	r7, #12
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr

08004b5e <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004b5e:	b480      	push	{r7}
 8004b60:	b083      	sub	sp, #12
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr

08004b72 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b083      	sub	sp, #12
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8004b7a:	bf00      	nop
 8004b7c:	370c      	adds	r7, #12
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr

08004b86 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004b86:	b480      	push	{r7}
 8004b88:	b083      	sub	sp, #12
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8004b8e:	bf00      	nop
 8004b90:	370c      	adds	r7, #12
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr

08004b9a <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004b9a:	b480      	push	{r7}
 8004b9c:	b083      	sub	sp, #12
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8004ba2:	bf00      	nop
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
	...

08004bc4 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b086      	sub	sp, #24
 8004bc8:	af02      	add	r7, sp, #8
 8004bca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004bd0:	f7fe f8ec 	bl	8002dac <HAL_GetTick>
 8004bd4:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d102      	bne.n	8004be2 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	73fb      	strb	r3, [r7, #15]
 8004be0:	e092      	b.n	8004d08 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	f040 808b 	bne.w	8004d08 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7fd fe12 	bl	800281c <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004bf8:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f000 fad0 	bl	80051a2 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	689a      	ldr	r2, [r3, #8]
 8004c08:	4b42      	ldr	r3, [pc, #264]	@ (8004d14 <HAL_OSPI_Init+0x150>)
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	68d1      	ldr	r1, [r2, #12]
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	6912      	ldr	r2, [r2, #16]
 8004c14:	3a01      	subs	r2, #1
 8004c16:	0412      	lsls	r2, r2, #16
 8004c18:	4311      	orrs	r1, r2
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	6952      	ldr	r2, [r2, #20]
 8004c1e:	3a01      	subs	r2, #1
 8004c20:	0212      	lsls	r2, r2, #8
 8004c22:	4311      	orrs	r1, r2
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c28:	4311      	orrs	r1, r2
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	69d2      	ldr	r2, [r2, #28]
 8004c2e:	4311      	orrs	r1, r2
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	6812      	ldr	r2, [r2, #0]
 8004c34:	430b      	orrs	r3, r1
 8004c36:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	0412      	lsls	r2, r2, #16
 8004c42:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	3b01      	subs	r3, #1
 8004c54:	021a      	lsls	r2, r3, #8
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c62:	9300      	str	r3, [sp, #0]
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	2200      	movs	r2, #0
 8004c68:	2120      	movs	r1, #32
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 faa8 	bl	80051c0 <OSPI_WaitFlagStateUntilTimeout>
 8004c70:	4603      	mov	r3, r0
 8004c72:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004c74:	7bfb      	ldrb	r3, [r7, #15]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d146      	bne.n	8004d08 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	1e5a      	subs	r2, r3, #1
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689a      	ldr	r2, [r3, #8]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004cb0:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cbc:	431a      	orrs	r2, r3
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f042 0201 	orr.w	r2, r2, #1
 8004cd6:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d107      	bne.n	8004cf0 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	689a      	ldr	r2, [r3, #8]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f042 0202 	orr.w	r2, r2, #2
 8004cee:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cf8:	d103      	bne.n	8004d02 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	645a      	str	r2, [r3, #68]	@ 0x44
 8004d00:	e002      	b.n	8004d08 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2202      	movs	r2, #2
 8004d06:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8004d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	f8e0f8f4 	.word	0xf8e0f8f4

08004d18 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d20:	2300      	movs	r3, #0
 8004d22:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d102      	bne.n	8004d30 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	73fb      	strb	r3, [r7, #15]
 8004d2e:	e015      	b.n	8004d5c <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f022 0201 	bic.w	r2, r2, #1
 8004d3e:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689a      	ldr	r2, [r3, #8]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0202 	bic.w	r2, r2, #2
 8004d4e:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f7fd fda3 	bl	800289c <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 8004d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3710      	adds	r7, #16
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	b08a      	sub	sp, #40	@ 0x28
 8004d6a:	af02      	add	r7, sp, #8
 8004d6c:	60f8      	str	r0, [r7, #12]
 8004d6e:	60b9      	str	r1, [r7, #8]
 8004d70:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8004d72:	f7fe f81b 	bl	8002dac <HAL_GetTick>
 8004d76:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d7c:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d82:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	d104      	bne.n	8004d94 <HAL_OSPI_Command+0x2e>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d92:	d10d      	bne.n	8004db0 <HAL_OSPI_Command+0x4a>
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	2b14      	cmp	r3, #20
 8004d98:	d103      	bne.n	8004da2 <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d006      	beq.n	8004db0 <HAL_OSPI_Command+0x4a>
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	2b24      	cmp	r3, #36	@ 0x24
 8004da6:	d153      	bne.n	8004e50 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d14f      	bne.n	8004e50 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	9300      	str	r3, [sp, #0]
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	2200      	movs	r2, #0
 8004db8:	2120      	movs	r1, #32
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	f000 fa00 	bl	80051c0 <OSPI_WaitFlagStateUntilTimeout>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8004dc4:	7ffb      	ldrb	r3, [r7, #31]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d148      	bne.n	8004e5c <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8004dd0:	68b9      	ldr	r1, [r7, #8]
 8004dd2:	68f8      	ldr	r0, [r7, #12]
 8004dd4:	f000 fa2c 	bl	8005230 <OSPI_ConfigCmd>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8004ddc:	7ffb      	ldrb	r3, [r7, #31]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d13c      	bne.n	8004e5c <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d10e      	bne.n	8004e08 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	2201      	movs	r2, #1
 8004df2:	2102      	movs	r1, #2
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f000 f9e3 	bl	80051c0 <OSPI_WaitFlagStateUntilTimeout>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2202      	movs	r2, #2
 8004e04:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8004e06:	e029      	b.n	8004e5c <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d103      	bne.n	8004e18 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2204      	movs	r2, #4
 8004e14:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004e16:	e021      	b.n	8004e5c <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d10b      	bne.n	8004e38 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e24:	2b24      	cmp	r3, #36	@ 0x24
 8004e26:	d103      	bne.n	8004e30 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2204      	movs	r2, #4
 8004e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004e2e:	e015      	b.n	8004e5c <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2214      	movs	r2, #20
 8004e34:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004e36:	e011      	b.n	8004e5c <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e3c:	2b14      	cmp	r3, #20
 8004e3e:	d103      	bne.n	8004e48 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2204      	movs	r2, #4
 8004e44:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004e46:	e009      	b.n	8004e5c <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2224      	movs	r2, #36	@ 0x24
 8004e4c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004e4e:	e005      	b.n	8004e5c <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2210      	movs	r2, #16
 8004e58:	649a      	str	r2, [r3, #72]	@ 0x48
 8004e5a:	e000      	b.n	8004e5e <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8004e5c:	bf00      	nop
  }

  /* Return function status */
  return status;
 8004e5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3720      	adds	r7, #32
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b08a      	sub	sp, #40	@ 0x28
 8004e6c:	af02      	add	r7, sp, #8
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004e74:	f7fd ff9a 	bl	8002dac <HAL_GetTick>
 8004e78:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	3350      	adds	r3, #80	@ 0x50
 8004e80:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d105      	bne.n	8004e94 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2208      	movs	r2, #8
 8004e90:	649a      	str	r2, [r3, #72]	@ 0x48
 8004e92:	e057      	b.n	8004f44 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e98:	2b04      	cmp	r3, #4
 8004e9a:	d14e      	bne.n	8004f3a <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea2:	1c5a      	adds	r2, r3, #1
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004ec4:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	9300      	str	r3, [sp, #0]
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	2104      	movs	r1, #4
 8004ed0:	68f8      	ldr	r0, [r7, #12]
 8004ed2:	f000 f975 	bl	80051c0 <OSPI_WaitFlagStateUntilTimeout>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004eda:	7ffb      	ldrb	r3, [r7, #31]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d113      	bne.n	8004f08 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ee4:	781a      	ldrb	r2, [r3, #0]
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eee:	1c5a      	adds	r2, r3, #1
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ef8:	1e5a      	subs	r2, r3, #1
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1df      	bne.n	8004ec6 <HAL_OSPI_Transmit+0x5e>
 8004f06:	e000      	b.n	8004f0a <HAL_OSPI_Transmit+0xa2>
          break;
 8004f08:	bf00      	nop

      if (status == HAL_OK)
 8004f0a:	7ffb      	ldrb	r3, [r7, #31]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d119      	bne.n	8004f44 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	9300      	str	r3, [sp, #0]
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	2201      	movs	r2, #1
 8004f18:	2102      	movs	r1, #2
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f000 f950 	bl	80051c0 <OSPI_WaitFlagStateUntilTimeout>
 8004f20:	4603      	mov	r3, r0
 8004f22:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004f24:	7ffb      	ldrb	r3, [r7, #31]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10c      	bne.n	8004f44 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2202      	movs	r2, #2
 8004f30:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2202      	movs	r2, #2
 8004f36:	645a      	str	r2, [r3, #68]	@ 0x44
 8004f38:	e004      	b.n	8004f44 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2210      	movs	r2, #16
 8004f42:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8004f44:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3720      	adds	r7, #32
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}

08004f4e <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8004f4e:	b580      	push	{r7, lr}
 8004f50:	b08c      	sub	sp, #48	@ 0x30
 8004f52:	af02      	add	r7, sp, #8
 8004f54:	60f8      	str	r0, [r7, #12]
 8004f56:	60b9      	str	r1, [r7, #8]
 8004f58:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004f5a:	f7fd ff27 	bl	8002dac <HAL_GetTick>
 8004f5e:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	3350      	adds	r3, #80	@ 0x50
 8004f66:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f6e:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004f78:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d106      	bne.n	8004f8e <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2208      	movs	r2, #8
 8004f8a:	649a      	str	r2, [r3, #72]	@ 0x48
 8004f8c:	e07c      	b.n	8005088 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f92:	2b04      	cmp	r3, #4
 8004f94:	d172      	bne.n	800507c <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9c:	1c5a      	adds	r2, r3, #1
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	68ba      	ldr	r2, [r7, #8]
 8004fae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004fc2:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004fcc:	d104      	bne.n	8004fd8 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	649a      	str	r2, [r3, #72]	@ 0x48
 8004fd6:	e011      	b.n	8004ffc <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004fe0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d004      	beq.n	8004ff2 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	69ba      	ldr	r2, [r7, #24]
 8004fee:	649a      	str	r2, [r3, #72]	@ 0x48
 8004ff0:	e004      	b.n	8004ffc <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	9300      	str	r3, [sp, #0]
 8005000:	6a3b      	ldr	r3, [r7, #32]
 8005002:	2201      	movs	r2, #1
 8005004:	2106      	movs	r1, #6
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f000 f8da 	bl	80051c0 <OSPI_WaitFlagStateUntilTimeout>
 800500c:	4603      	mov	r3, r0
 800500e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8005012:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005016:	2b00      	cmp	r3, #0
 8005018:	d114      	bne.n	8005044 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800501e:	69fa      	ldr	r2, [r7, #28]
 8005020:	7812      	ldrb	r2, [r2, #0]
 8005022:	b2d2      	uxtb	r2, r2
 8005024:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800502a:	1c5a      	adds	r2, r3, #1
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005034:	1e5a      	subs	r2, r3, #1
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1dc      	bne.n	8004ffc <HAL_OSPI_Receive+0xae>
 8005042:	e000      	b.n	8005046 <HAL_OSPI_Receive+0xf8>
          break;
 8005044:	bf00      	nop

      if (status == HAL_OK)
 8005046:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800504a:	2b00      	cmp	r3, #0
 800504c:	d11c      	bne.n	8005088 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	9300      	str	r3, [sp, #0]
 8005052:	6a3b      	ldr	r3, [r7, #32]
 8005054:	2201      	movs	r2, #1
 8005056:	2102      	movs	r1, #2
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f000 f8b1 	bl	80051c0 <OSPI_WaitFlagStateUntilTimeout>
 800505e:	4603      	mov	r3, r0
 8005060:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8005064:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10d      	bne.n	8005088 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2202      	movs	r2, #2
 8005072:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2202      	movs	r2, #2
 8005078:	645a      	str	r2, [r3, #68]	@ 0x44
 800507a:	e005      	b.n	8005088 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2210      	movs	r2, #16
 8005086:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8005088:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800508c:	4618      	mov	r0, r3
 800508e:	3728      	adds	r7, #40	@ 0x28
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b08a      	sub	sp, #40	@ 0x28
 8005098:	af02      	add	r7, sp, #8
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80050a0:	f7fd fe84 	bl	8002dac <HAL_GetTick>
 80050a4:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050ac:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80050b6:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050bc:	2b04      	cmp	r3, #4
 80050be:	d164      	bne.n	800518a <HAL_OSPI_AutoPolling+0xf6>
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050c8:	d15f      	bne.n	800518a <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	69bb      	ldr	r3, [r7, #24]
 80050d0:	2200      	movs	r2, #0
 80050d2:	2120      	movs	r1, #32
 80050d4:	68f8      	ldr	r0, [r7, #12]
 80050d6:	f000 f873 	bl	80051c0 <OSPI_WaitFlagStateUntilTimeout>
 80050da:	4603      	mov	r3, r0
 80050dc:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80050de:	7ffb      	ldrb	r3, [r7, #31]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d158      	bne.n	8005196 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68ba      	ldr	r2, [r7, #8]
 80050ea:	6812      	ldr	r2, [r2, #0]
 80050ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	6852      	ldr	r2, [r2, #4]
 80050f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	6912      	ldr	r2, [r2, #16]
 8005104:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	6899      	ldr	r1, [r3, #8]
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	430b      	orrs	r3, r1
 800511c:	431a      	orrs	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8005126:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005130:	d104      	bne.n	800513c <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	649a      	str	r2, [r3, #72]	@ 0x48
 800513a:	e011      	b.n	8005160 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005144:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005148:	2b00      	cmp	r3, #0
 800514a:	d004      	beq.n	8005156 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	697a      	ldr	r2, [r7, #20]
 8005152:	649a      	str	r2, [r3, #72]	@ 0x48
 8005154:	e004      	b.n	8005160 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	9300      	str	r3, [sp, #0]
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	2201      	movs	r2, #1
 8005168:	2108      	movs	r1, #8
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	f000 f828 	bl	80051c0 <OSPI_WaitFlagStateUntilTimeout>
 8005170:	4603      	mov	r3, r0
 8005172:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8005174:	7ffb      	ldrb	r3, [r7, #31]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d10d      	bne.n	8005196 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2208      	movs	r2, #8
 8005180:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2202      	movs	r2, #2
 8005186:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8005188:	e005      	b.n	8005196 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2210      	movs	r2, #16
 8005192:	649a      	str	r2, [r3, #72]	@ 0x48
 8005194:	e000      	b.n	8005198 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8005196:	bf00      	nop
  }

  /* Return function status */
  return status;
 8005198:	7ffb      	ldrb	r3, [r7, #31]
}
 800519a:	4618      	mov	r0, r3
 800519c:	3720      	adds	r7, #32
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b083      	sub	sp, #12
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
 80051aa:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	683a      	ldr	r2, [r7, #0]
 80051b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	603b      	str	r3, [r7, #0]
 80051cc:	4613      	mov	r3, r2
 80051ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80051d0:	e01a      	b.n	8005208 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051d8:	d016      	beq.n	8005208 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051da:	f7fd fde7 	bl	8002dac <HAL_GetTick>
 80051de:	4602      	mov	r2, r0
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	69ba      	ldr	r2, [r7, #24]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d302      	bcc.n	80051f0 <OSPI_WaitFlagStateUntilTimeout+0x30>
 80051ea:	69bb      	ldr	r3, [r7, #24]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d10b      	bne.n	8005208 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051f6:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051fc:	f043 0201 	orr.w	r2, r3, #1
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e00e      	b.n	8005226 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	6a1a      	ldr	r2, [r3, #32]
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	4013      	ands	r3, r2
 8005212:	2b00      	cmp	r3, #0
 8005214:	bf14      	ite	ne
 8005216:	2301      	movne	r3, #1
 8005218:	2300      	moveq	r3, #0
 800521a:	b2db      	uxtb	r3, r3
 800521c:	461a      	mov	r2, r3
 800521e:	79fb      	ldrb	r3, [r7, #7]
 8005220:	429a      	cmp	r2, r3
 8005222:	d1d6      	bne.n	80051d2 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3710      	adds	r7, #16
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
	...

08005230 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8005230:	b480      	push	{r7}
 8005232:	b089      	sub	sp, #36	@ 0x24
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800523a:	2300      	movs	r3, #0
 800523c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800524c:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10a      	bne.n	800526c <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	685a      	ldr	r2, [r3, #4]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2b02      	cmp	r3, #2
 8005272:	d114      	bne.n	800529e <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800527c:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8005286:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8005290:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800529a:	60fb      	str	r3, [r7, #12]
 800529c:	e013      	b.n	80052c6 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80052a6:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80052b0:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80052ba:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80052c4:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ce:	431a      	orrs	r2, r3
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d012      	beq.n	8005302 <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052f4:	4319      	orrs	r1, r3
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052fa:	430b      	orrs	r3, r1
 80052fc:	431a      	orrs	r2, r3
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f023 021f 	bic.w	r2, r3, #31
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800530e:	431a      	orrs	r2, r3
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005318:	2b00      	cmp	r3, #0
 800531a:	d009      	beq.n	8005330 <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d105      	bne.n	8005330 <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	3a01      	subs	r2, #1
 800532e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	2b00      	cmp	r3, #0
 8005336:	f000 8099 	beq.w	800546c <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	69db      	ldr	r3, [r3, #28]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d055      	beq.n	80053ee <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005346:	2b00      	cmp	r3, #0
 8005348:	d01e      	beq.n	8005388 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	4b68      	ldr	r3, [pc, #416]	@ (80054f0 <OSPI_ConfigCmd+0x2c0>)
 8005350:	4013      	ands	r3, r2
 8005352:	683a      	ldr	r2, [r7, #0]
 8005354:	68d1      	ldr	r1, [r2, #12]
 8005356:	683a      	ldr	r2, [r7, #0]
 8005358:	6952      	ldr	r2, [r2, #20]
 800535a:	4311      	orrs	r1, r2
 800535c:	683a      	ldr	r2, [r7, #0]
 800535e:	6912      	ldr	r2, [r2, #16]
 8005360:	4311      	orrs	r1, r2
 8005362:	683a      	ldr	r2, [r7, #0]
 8005364:	69d2      	ldr	r2, [r2, #28]
 8005366:	4311      	orrs	r1, r2
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800536c:	4311      	orrs	r1, r2
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	6a12      	ldr	r2, [r2, #32]
 8005372:	4311      	orrs	r1, r2
 8005374:	683a      	ldr	r2, [r7, #0]
 8005376:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005378:	4311      	orrs	r1, r2
 800537a:	683a      	ldr	r2, [r7, #0]
 800537c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800537e:	430a      	orrs	r2, r1
 8005380:	431a      	orrs	r2, r3
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	601a      	str	r2, [r3, #0]
 8005386:	e028      	b.n	80053da <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005390:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005394:	683a      	ldr	r2, [r7, #0]
 8005396:	68d1      	ldr	r1, [r2, #12]
 8005398:	683a      	ldr	r2, [r7, #0]
 800539a:	6952      	ldr	r2, [r2, #20]
 800539c:	4311      	orrs	r1, r2
 800539e:	683a      	ldr	r2, [r7, #0]
 80053a0:	6912      	ldr	r2, [r2, #16]
 80053a2:	4311      	orrs	r1, r2
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	69d2      	ldr	r2, [r2, #28]
 80053a8:	4311      	orrs	r1, r2
 80053aa:	683a      	ldr	r2, [r7, #0]
 80053ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053ae:	4311      	orrs	r1, r2
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	6a12      	ldr	r2, [r2, #32]
 80053b4:	430a      	orrs	r2, r1
 80053b6:	431a      	orrs	r2, r3
 80053b8:	69bb      	ldr	r3, [r7, #24]
 80053ba:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053c4:	d109      	bne.n	80053da <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80053ca:	2b08      	cmp	r3, #8
 80053cc:	d105      	bne.n	80053da <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	689a      	ldr	r2, [r3, #8]
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	683a      	ldr	r2, [r7, #0]
 80053e8:	6992      	ldr	r2, [r2, #24]
 80053ea:	649a      	str	r2, [r3, #72]	@ 0x48
 80053ec:	e078      	b.n	80054e0 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d017      	beq.n	8005426 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80053fe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	68d1      	ldr	r1, [r2, #12]
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	6952      	ldr	r2, [r2, #20]
 800540a:	4311      	orrs	r1, r2
 800540c:	683a      	ldr	r2, [r7, #0]
 800540e:	6912      	ldr	r2, [r2, #16]
 8005410:	4311      	orrs	r1, r2
 8005412:	683a      	ldr	r2, [r7, #0]
 8005414:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005416:	4311      	orrs	r1, r2
 8005418:	683a      	ldr	r2, [r7, #0]
 800541a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800541c:	430a      	orrs	r2, r1
 800541e:	431a      	orrs	r2, r3
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	601a      	str	r2, [r3, #0]
 8005424:	e01d      	b.n	8005462 <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	68d9      	ldr	r1, [r3, #12]
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	4319      	orrs	r1, r3
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	691b      	ldr	r3, [r3, #16]
 800543c:	430b      	orrs	r3, r1
 800543e:	431a      	orrs	r2, r3
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005448:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800544c:	d109      	bne.n	8005462 <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005452:	2b08      	cmp	r3, #8
 8005454:	d105      	bne.n	8005462 <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	689a      	ldr	r2, [r3, #8]
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	601a      	str	r2, [r3, #0]
 800546a:	e039      	b.n	80054e0 <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	69db      	ldr	r3, [r3, #28]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d030      	beq.n	80054d6 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005478:	2b00      	cmp	r3, #0
 800547a:	d017      	beq.n	80054ac <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8005484:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	69d1      	ldr	r1, [r2, #28]
 800548c:	683a      	ldr	r2, [r7, #0]
 800548e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005490:	4311      	orrs	r1, r2
 8005492:	683a      	ldr	r2, [r7, #0]
 8005494:	6a12      	ldr	r2, [r2, #32]
 8005496:	4311      	orrs	r1, r2
 8005498:	683a      	ldr	r2, [r7, #0]
 800549a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800549c:	4311      	orrs	r1, r2
 800549e:	683a      	ldr	r2, [r7, #0]
 80054a0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80054a2:	430a      	orrs	r2, r1
 80054a4:	431a      	orrs	r2, r3
 80054a6:	69bb      	ldr	r3, [r7, #24]
 80054a8:	601a      	str	r2, [r3, #0]
 80054aa:	e00e      	b.n	80054ca <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	69d9      	ldr	r1, [r3, #28]
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054bc:	4319      	orrs	r1, r3
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	6a1b      	ldr	r3, [r3, #32]
 80054c2:	430b      	orrs	r3, r1
 80054c4:	431a      	orrs	r2, r3
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	683a      	ldr	r2, [r7, #0]
 80054d0:	6992      	ldr	r2, [r2, #24]
 80054d2:	649a      	str	r2, [r3, #72]	@ 0x48
 80054d4:	e004      	b.n	80054e0 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2208      	movs	r2, #8
 80054de:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80054e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3724      	adds	r7, #36	@ 0x24
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	f0ffc0c0 	.word	0xf0ffc0c0

080054f4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80054f4:	b480      	push	{r7}
 80054f6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80054f8:	4b0d      	ldr	r3, [pc, #52]	@ (8005530 <HAL_PWREx_GetVoltageRange+0x3c>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005500:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005504:	d102      	bne.n	800550c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005506:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800550a:	e00b      	b.n	8005524 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800550c:	4b08      	ldr	r3, [pc, #32]	@ (8005530 <HAL_PWREx_GetVoltageRange+0x3c>)
 800550e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005516:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800551a:	d102      	bne.n	8005522 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800551c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005520:	e000      	b.n	8005524 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005522:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005524:	4618      	mov	r0, r3
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	40007000 	.word	0x40007000

08005534 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005534:	b480      	push	{r7}
 8005536:	b085      	sub	sp, #20
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d141      	bne.n	80055c6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005542:	4b4b      	ldr	r3, [pc, #300]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800554a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800554e:	d131      	bne.n	80055b4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005550:	4b47      	ldr	r3, [pc, #284]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005556:	4a46      	ldr	r2, [pc, #280]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800555c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005560:	4b43      	ldr	r3, [pc, #268]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005568:	4a41      	ldr	r2, [pc, #260]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800556a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800556e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005570:	4b40      	ldr	r3, [pc, #256]	@ (8005674 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2232      	movs	r2, #50	@ 0x32
 8005576:	fb02 f303 	mul.w	r3, r2, r3
 800557a:	4a3f      	ldr	r2, [pc, #252]	@ (8005678 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800557c:	fba2 2303 	umull	r2, r3, r2, r3
 8005580:	0c9b      	lsrs	r3, r3, #18
 8005582:	3301      	adds	r3, #1
 8005584:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005586:	e002      	b.n	800558e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	3b01      	subs	r3, #1
 800558c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800558e:	4b38      	ldr	r3, [pc, #224]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800559a:	d102      	bne.n	80055a2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d1f2      	bne.n	8005588 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80055a2:	4b33      	ldr	r3, [pc, #204]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055ae:	d158      	bne.n	8005662 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e057      	b.n	8005664 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055b4:	4b2e      	ldr	r3, [pc, #184]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055ba:	4a2d      	ldr	r2, [pc, #180]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80055c4:	e04d      	b.n	8005662 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055cc:	d141      	bne.n	8005652 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80055ce:	4b28      	ldr	r3, [pc, #160]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80055d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055da:	d131      	bne.n	8005640 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055dc:	4b24      	ldr	r3, [pc, #144]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055e2:	4a23      	ldr	r2, [pc, #140]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80055ec:	4b20      	ldr	r3, [pc, #128]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80055f4:	4a1e      	ldr	r2, [pc, #120]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80055fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80055fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005674 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2232      	movs	r2, #50	@ 0x32
 8005602:	fb02 f303 	mul.w	r3, r2, r3
 8005606:	4a1c      	ldr	r2, [pc, #112]	@ (8005678 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005608:	fba2 2303 	umull	r2, r3, r2, r3
 800560c:	0c9b      	lsrs	r3, r3, #18
 800560e:	3301      	adds	r3, #1
 8005610:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005612:	e002      	b.n	800561a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	3b01      	subs	r3, #1
 8005618:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800561a:	4b15      	ldr	r3, [pc, #84]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800561c:	695b      	ldr	r3, [r3, #20]
 800561e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005626:	d102      	bne.n	800562e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d1f2      	bne.n	8005614 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800562e:	4b10      	ldr	r3, [pc, #64]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005636:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800563a:	d112      	bne.n	8005662 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800563c:	2303      	movs	r3, #3
 800563e:	e011      	b.n	8005664 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005640:	4b0b      	ldr	r3, [pc, #44]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005642:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005646:	4a0a      	ldr	r2, [pc, #40]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005648:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800564c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005650:	e007      	b.n	8005662 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005652:	4b07      	ldr	r3, [pc, #28]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800565a:	4a05      	ldr	r2, [pc, #20]	@ (8005670 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800565c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005660:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	3714      	adds	r7, #20
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr
 8005670:	40007000 	.word	0x40007000
 8005674:	20000024 	.word	0x20000024
 8005678:	431bde83 	.word	0x431bde83

0800567c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b088      	sub	sp, #32
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d102      	bne.n	8005690 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	f000 bc08 	b.w	8005ea0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005690:	4b96      	ldr	r3, [pc, #600]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	f003 030c 	and.w	r3, r3, #12
 8005698:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800569a:	4b94      	ldr	r3, [pc, #592]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	f003 0303 	and.w	r3, r3, #3
 80056a2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0310 	and.w	r3, r3, #16
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f000 80e4 	beq.w	800587a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d007      	beq.n	80056c8 <HAL_RCC_OscConfig+0x4c>
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	2b0c      	cmp	r3, #12
 80056bc:	f040 808b 	bne.w	80057d6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	f040 8087 	bne.w	80057d6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80056c8:	4b88      	ldr	r3, [pc, #544]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0302 	and.w	r3, r3, #2
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d005      	beq.n	80056e0 <HAL_RCC_OscConfig+0x64>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e3df      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a1a      	ldr	r2, [r3, #32]
 80056e4:	4b81      	ldr	r3, [pc, #516]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0308 	and.w	r3, r3, #8
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d004      	beq.n	80056fa <HAL_RCC_OscConfig+0x7e>
 80056f0:	4b7e      	ldr	r3, [pc, #504]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80056f8:	e005      	b.n	8005706 <HAL_RCC_OscConfig+0x8a>
 80056fa:	4b7c      	ldr	r3, [pc, #496]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80056fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005700:	091b      	lsrs	r3, r3, #4
 8005702:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005706:	4293      	cmp	r3, r2
 8005708:	d223      	bcs.n	8005752 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a1b      	ldr	r3, [r3, #32]
 800570e:	4618      	mov	r0, r3
 8005710:	f000 fdcc 	bl	80062ac <RCC_SetFlashLatencyFromMSIRange>
 8005714:	4603      	mov	r3, r0
 8005716:	2b00      	cmp	r3, #0
 8005718:	d001      	beq.n	800571e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e3c0      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800571e:	4b73      	ldr	r3, [pc, #460]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a72      	ldr	r2, [pc, #456]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005724:	f043 0308 	orr.w	r3, r3, #8
 8005728:	6013      	str	r3, [r2, #0]
 800572a:	4b70      	ldr	r3, [pc, #448]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	496d      	ldr	r1, [pc, #436]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005738:	4313      	orrs	r3, r2
 800573a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800573c:	4b6b      	ldr	r3, [pc, #428]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	69db      	ldr	r3, [r3, #28]
 8005748:	021b      	lsls	r3, r3, #8
 800574a:	4968      	ldr	r1, [pc, #416]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 800574c:	4313      	orrs	r3, r2
 800574e:	604b      	str	r3, [r1, #4]
 8005750:	e025      	b.n	800579e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005752:	4b66      	ldr	r3, [pc, #408]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a65      	ldr	r2, [pc, #404]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005758:	f043 0308 	orr.w	r3, r3, #8
 800575c:	6013      	str	r3, [r2, #0]
 800575e:	4b63      	ldr	r3, [pc, #396]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a1b      	ldr	r3, [r3, #32]
 800576a:	4960      	ldr	r1, [pc, #384]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 800576c:	4313      	orrs	r3, r2
 800576e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005770:	4b5e      	ldr	r3, [pc, #376]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	69db      	ldr	r3, [r3, #28]
 800577c:	021b      	lsls	r3, r3, #8
 800577e:	495b      	ldr	r1, [pc, #364]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005780:	4313      	orrs	r3, r2
 8005782:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d109      	bne.n	800579e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a1b      	ldr	r3, [r3, #32]
 800578e:	4618      	mov	r0, r3
 8005790:	f000 fd8c 	bl	80062ac <RCC_SetFlashLatencyFromMSIRange>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e380      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800579e:	f000 fcc1 	bl	8006124 <HAL_RCC_GetSysClockFreq>
 80057a2:	4602      	mov	r2, r0
 80057a4:	4b51      	ldr	r3, [pc, #324]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	091b      	lsrs	r3, r3, #4
 80057aa:	f003 030f 	and.w	r3, r3, #15
 80057ae:	4950      	ldr	r1, [pc, #320]	@ (80058f0 <HAL_RCC_OscConfig+0x274>)
 80057b0:	5ccb      	ldrb	r3, [r1, r3]
 80057b2:	f003 031f 	and.w	r3, r3, #31
 80057b6:	fa22 f303 	lsr.w	r3, r2, r3
 80057ba:	4a4e      	ldr	r2, [pc, #312]	@ (80058f4 <HAL_RCC_OscConfig+0x278>)
 80057bc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80057be:	4b4e      	ldr	r3, [pc, #312]	@ (80058f8 <HAL_RCC_OscConfig+0x27c>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7fd faa2 	bl	8002d0c <HAL_InitTick>
 80057c8:	4603      	mov	r3, r0
 80057ca:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80057cc:	7bfb      	ldrb	r3, [r7, #15]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d052      	beq.n	8005878 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80057d2:	7bfb      	ldrb	r3, [r7, #15]
 80057d4:	e364      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d032      	beq.n	8005844 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80057de:	4b43      	ldr	r3, [pc, #268]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a42      	ldr	r2, [pc, #264]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80057e4:	f043 0301 	orr.w	r3, r3, #1
 80057e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80057ea:	f7fd fadf 	bl	8002dac <HAL_GetTick>
 80057ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80057f0:	e008      	b.n	8005804 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80057f2:	f7fd fadb 	bl	8002dac <HAL_GetTick>
 80057f6:	4602      	mov	r2, r0
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	2b02      	cmp	r3, #2
 80057fe:	d901      	bls.n	8005804 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e34d      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005804:	4b39      	ldr	r3, [pc, #228]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0302 	and.w	r3, r3, #2
 800580c:	2b00      	cmp	r3, #0
 800580e:	d0f0      	beq.n	80057f2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005810:	4b36      	ldr	r3, [pc, #216]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a35      	ldr	r2, [pc, #212]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005816:	f043 0308 	orr.w	r3, r3, #8
 800581a:	6013      	str	r3, [r2, #0]
 800581c:	4b33      	ldr	r3, [pc, #204]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a1b      	ldr	r3, [r3, #32]
 8005828:	4930      	ldr	r1, [pc, #192]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 800582a:	4313      	orrs	r3, r2
 800582c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800582e:	4b2f      	ldr	r3, [pc, #188]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	69db      	ldr	r3, [r3, #28]
 800583a:	021b      	lsls	r3, r3, #8
 800583c:	492b      	ldr	r1, [pc, #172]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 800583e:	4313      	orrs	r3, r2
 8005840:	604b      	str	r3, [r1, #4]
 8005842:	e01a      	b.n	800587a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005844:	4b29      	ldr	r3, [pc, #164]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a28      	ldr	r2, [pc, #160]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 800584a:	f023 0301 	bic.w	r3, r3, #1
 800584e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005850:	f7fd faac 	bl	8002dac <HAL_GetTick>
 8005854:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005856:	e008      	b.n	800586a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005858:	f7fd faa8 	bl	8002dac <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b02      	cmp	r3, #2
 8005864:	d901      	bls.n	800586a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e31a      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800586a:	4b20      	ldr	r3, [pc, #128]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1f0      	bne.n	8005858 <HAL_RCC_OscConfig+0x1dc>
 8005876:	e000      	b.n	800587a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005878:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d073      	beq.n	800596e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	2b08      	cmp	r3, #8
 800588a:	d005      	beq.n	8005898 <HAL_RCC_OscConfig+0x21c>
 800588c:	69bb      	ldr	r3, [r7, #24]
 800588e:	2b0c      	cmp	r3, #12
 8005890:	d10e      	bne.n	80058b0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	2b03      	cmp	r3, #3
 8005896:	d10b      	bne.n	80058b0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005898:	4b14      	ldr	r3, [pc, #80]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d063      	beq.n	800596c <HAL_RCC_OscConfig+0x2f0>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d15f      	bne.n	800596c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e2f7      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058b8:	d106      	bne.n	80058c8 <HAL_RCC_OscConfig+0x24c>
 80058ba:	4b0c      	ldr	r3, [pc, #48]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a0b      	ldr	r2, [pc, #44]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80058c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058c4:	6013      	str	r3, [r2, #0]
 80058c6:	e025      	b.n	8005914 <HAL_RCC_OscConfig+0x298>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80058d0:	d114      	bne.n	80058fc <HAL_RCC_OscConfig+0x280>
 80058d2:	4b06      	ldr	r3, [pc, #24]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a05      	ldr	r2, [pc, #20]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80058d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058dc:	6013      	str	r3, [r2, #0]
 80058de:	4b03      	ldr	r3, [pc, #12]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a02      	ldr	r2, [pc, #8]	@ (80058ec <HAL_RCC_OscConfig+0x270>)
 80058e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058e8:	6013      	str	r3, [r2, #0]
 80058ea:	e013      	b.n	8005914 <HAL_RCC_OscConfig+0x298>
 80058ec:	40021000 	.word	0x40021000
 80058f0:	08025b7c 	.word	0x08025b7c
 80058f4:	20000024 	.word	0x20000024
 80058f8:	20000028 	.word	0x20000028
 80058fc:	4ba0      	ldr	r3, [pc, #640]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a9f      	ldr	r2, [pc, #636]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005906:	6013      	str	r3, [r2, #0]
 8005908:	4b9d      	ldr	r3, [pc, #628]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a9c      	ldr	r2, [pc, #624]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 800590e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005912:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d013      	beq.n	8005944 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800591c:	f7fd fa46 	bl	8002dac <HAL_GetTick>
 8005920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005922:	e008      	b.n	8005936 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005924:	f7fd fa42 	bl	8002dac <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	2b64      	cmp	r3, #100	@ 0x64
 8005930:	d901      	bls.n	8005936 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e2b4      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005936:	4b92      	ldr	r3, [pc, #584]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d0f0      	beq.n	8005924 <HAL_RCC_OscConfig+0x2a8>
 8005942:	e014      	b.n	800596e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005944:	f7fd fa32 	bl	8002dac <HAL_GetTick>
 8005948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800594a:	e008      	b.n	800595e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800594c:	f7fd fa2e 	bl	8002dac <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	2b64      	cmp	r3, #100	@ 0x64
 8005958:	d901      	bls.n	800595e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e2a0      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800595e:	4b88      	ldr	r3, [pc, #544]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005966:	2b00      	cmp	r3, #0
 8005968:	d1f0      	bne.n	800594c <HAL_RCC_OscConfig+0x2d0>
 800596a:	e000      	b.n	800596e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800596c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 0302 	and.w	r3, r3, #2
 8005976:	2b00      	cmp	r3, #0
 8005978:	d060      	beq.n	8005a3c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	2b04      	cmp	r3, #4
 800597e:	d005      	beq.n	800598c <HAL_RCC_OscConfig+0x310>
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	2b0c      	cmp	r3, #12
 8005984:	d119      	bne.n	80059ba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	2b02      	cmp	r3, #2
 800598a:	d116      	bne.n	80059ba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800598c:	4b7c      	ldr	r3, [pc, #496]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005994:	2b00      	cmp	r3, #0
 8005996:	d005      	beq.n	80059a4 <HAL_RCC_OscConfig+0x328>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d101      	bne.n	80059a4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e27d      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059a4:	4b76      	ldr	r3, [pc, #472]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	691b      	ldr	r3, [r3, #16]
 80059b0:	061b      	lsls	r3, r3, #24
 80059b2:	4973      	ldr	r1, [pc, #460]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059b8:	e040      	b.n	8005a3c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d023      	beq.n	8005a0a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059c2:	4b6f      	ldr	r3, [pc, #444]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a6e      	ldr	r2, [pc, #440]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 80059c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ce:	f7fd f9ed 	bl	8002dac <HAL_GetTick>
 80059d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059d4:	e008      	b.n	80059e8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059d6:	f7fd f9e9 	bl	8002dac <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d901      	bls.n	80059e8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e25b      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059e8:	4b65      	ldr	r3, [pc, #404]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d0f0      	beq.n	80059d6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059f4:	4b62      	ldr	r3, [pc, #392]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	691b      	ldr	r3, [r3, #16]
 8005a00:	061b      	lsls	r3, r3, #24
 8005a02:	495f      	ldr	r1, [pc, #380]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	604b      	str	r3, [r1, #4]
 8005a08:	e018      	b.n	8005a3c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a0a:	4b5d      	ldr	r3, [pc, #372]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a5c      	ldr	r2, [pc, #368]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a16:	f7fd f9c9 	bl	8002dac <HAL_GetTick>
 8005a1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a1c:	e008      	b.n	8005a30 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a1e:	f7fd f9c5 	bl	8002dac <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	2b02      	cmp	r3, #2
 8005a2a:	d901      	bls.n	8005a30 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e237      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a30:	4b53      	ldr	r3, [pc, #332]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1f0      	bne.n	8005a1e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 0308 	and.w	r3, r3, #8
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d03c      	beq.n	8005ac2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	695b      	ldr	r3, [r3, #20]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d01c      	beq.n	8005a8a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a50:	4b4b      	ldr	r3, [pc, #300]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a56:	4a4a      	ldr	r2, [pc, #296]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005a58:	f043 0301 	orr.w	r3, r3, #1
 8005a5c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a60:	f7fd f9a4 	bl	8002dac <HAL_GetTick>
 8005a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a66:	e008      	b.n	8005a7a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a68:	f7fd f9a0 	bl	8002dac <HAL_GetTick>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d901      	bls.n	8005a7a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	e212      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a7a:	4b41      	ldr	r3, [pc, #260]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005a7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a80:	f003 0302 	and.w	r3, r3, #2
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d0ef      	beq.n	8005a68 <HAL_RCC_OscConfig+0x3ec>
 8005a88:	e01b      	b.n	8005ac2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a8a:	4b3d      	ldr	r3, [pc, #244]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005a8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a90:	4a3b      	ldr	r2, [pc, #236]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005a92:	f023 0301 	bic.w	r3, r3, #1
 8005a96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a9a:	f7fd f987 	bl	8002dac <HAL_GetTick>
 8005a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005aa0:	e008      	b.n	8005ab4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005aa2:	f7fd f983 	bl	8002dac <HAL_GetTick>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d901      	bls.n	8005ab4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e1f5      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ab4:	4b32      	ldr	r3, [pc, #200]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aba:	f003 0302 	and.w	r3, r3, #2
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d1ef      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0304 	and.w	r3, r3, #4
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f000 80a6 	beq.w	8005c1c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005ad6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ad8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d10d      	bne.n	8005afc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ae0:	4b27      	ldr	r3, [pc, #156]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ae4:	4a26      	ldr	r2, [pc, #152]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005ae6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005aea:	6593      	str	r3, [r2, #88]	@ 0x58
 8005aec:	4b24      	ldr	r3, [pc, #144]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005af0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005af4:	60bb      	str	r3, [r7, #8]
 8005af6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005af8:	2301      	movs	r3, #1
 8005afa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005afc:	4b21      	ldr	r3, [pc, #132]	@ (8005b84 <HAL_RCC_OscConfig+0x508>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d118      	bne.n	8005b3a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b08:	4b1e      	ldr	r3, [pc, #120]	@ (8005b84 <HAL_RCC_OscConfig+0x508>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005b84 <HAL_RCC_OscConfig+0x508>)
 8005b0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b14:	f7fd f94a 	bl	8002dac <HAL_GetTick>
 8005b18:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b1a:	e008      	b.n	8005b2e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b1c:	f7fd f946 	bl	8002dac <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e1b8      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b2e:	4b15      	ldr	r3, [pc, #84]	@ (8005b84 <HAL_RCC_OscConfig+0x508>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d0f0      	beq.n	8005b1c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d108      	bne.n	8005b54 <HAL_RCC_OscConfig+0x4d8>
 8005b42:	4b0f      	ldr	r3, [pc, #60]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b48:	4a0d      	ldr	r2, [pc, #52]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005b4a:	f043 0301 	orr.w	r3, r3, #1
 8005b4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b52:	e029      	b.n	8005ba8 <HAL_RCC_OscConfig+0x52c>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	2b05      	cmp	r3, #5
 8005b5a:	d115      	bne.n	8005b88 <HAL_RCC_OscConfig+0x50c>
 8005b5c:	4b08      	ldr	r3, [pc, #32]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b62:	4a07      	ldr	r2, [pc, #28]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005b64:	f043 0304 	orr.w	r3, r3, #4
 8005b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b6c:	4b04      	ldr	r3, [pc, #16]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b72:	4a03      	ldr	r2, [pc, #12]	@ (8005b80 <HAL_RCC_OscConfig+0x504>)
 8005b74:	f043 0301 	orr.w	r3, r3, #1
 8005b78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b7c:	e014      	b.n	8005ba8 <HAL_RCC_OscConfig+0x52c>
 8005b7e:	bf00      	nop
 8005b80:	40021000 	.word	0x40021000
 8005b84:	40007000 	.word	0x40007000
 8005b88:	4b9d      	ldr	r3, [pc, #628]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b8e:	4a9c      	ldr	r2, [pc, #624]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005b90:	f023 0301 	bic.w	r3, r3, #1
 8005b94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b98:	4b99      	ldr	r3, [pc, #612]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b9e:	4a98      	ldr	r2, [pc, #608]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005ba0:	f023 0304 	bic.w	r3, r3, #4
 8005ba4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d016      	beq.n	8005bde <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bb0:	f7fd f8fc 	bl	8002dac <HAL_GetTick>
 8005bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bb6:	e00a      	b.n	8005bce <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bb8:	f7fd f8f8 	bl	8002dac <HAL_GetTick>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	1ad3      	subs	r3, r2, r3
 8005bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d901      	bls.n	8005bce <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e168      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bce:	4b8c      	ldr	r3, [pc, #560]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bd4:	f003 0302 	and.w	r3, r3, #2
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d0ed      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x53c>
 8005bdc:	e015      	b.n	8005c0a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bde:	f7fd f8e5 	bl	8002dac <HAL_GetTick>
 8005be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005be4:	e00a      	b.n	8005bfc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005be6:	f7fd f8e1 	bl	8002dac <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d901      	bls.n	8005bfc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e151      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005bfc:	4b80      	ldr	r3, [pc, #512]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c02:	f003 0302 	and.w	r3, r3, #2
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d1ed      	bne.n	8005be6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c0a:	7ffb      	ldrb	r3, [r7, #31]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d105      	bne.n	8005c1c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c10:	4b7b      	ldr	r3, [pc, #492]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c14:	4a7a      	ldr	r2, [pc, #488]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005c16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c1a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0320 	and.w	r3, r3, #32
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d03c      	beq.n	8005ca2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d01c      	beq.n	8005c6a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c30:	4b73      	ldr	r3, [pc, #460]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005c32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c36:	4a72      	ldr	r2, [pc, #456]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005c38:	f043 0301 	orr.w	r3, r3, #1
 8005c3c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c40:	f7fd f8b4 	bl	8002dac <HAL_GetTick>
 8005c44:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005c46:	e008      	b.n	8005c5a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c48:	f7fd f8b0 	bl	8002dac <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d901      	bls.n	8005c5a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e122      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005c5a:	4b69      	ldr	r3, [pc, #420]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005c5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c60:	f003 0302 	and.w	r3, r3, #2
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d0ef      	beq.n	8005c48 <HAL_RCC_OscConfig+0x5cc>
 8005c68:	e01b      	b.n	8005ca2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005c6a:	4b65      	ldr	r3, [pc, #404]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005c6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c70:	4a63      	ldr	r2, [pc, #396]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005c72:	f023 0301 	bic.w	r3, r3, #1
 8005c76:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c7a:	f7fd f897 	bl	8002dac <HAL_GetTick>
 8005c7e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c80:	e008      	b.n	8005c94 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c82:	f7fd f893 	bl	8002dac <HAL_GetTick>
 8005c86:	4602      	mov	r2, r0
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d901      	bls.n	8005c94 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e105      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c94:	4b5a      	ldr	r3, [pc, #360]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005c96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c9a:	f003 0302 	and.w	r3, r3, #2
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1ef      	bne.n	8005c82 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	f000 80f9 	beq.w	8005e9e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	f040 80cf 	bne.w	8005e54 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005cb6:	4b52      	ldr	r3, [pc, #328]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	f003 0203 	and.w	r2, r3, #3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d12c      	bne.n	8005d24 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d123      	bne.n	8005d24 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ce6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d11b      	bne.n	8005d24 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d113      	bne.n	8005d24 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d06:	085b      	lsrs	r3, r3, #1
 8005d08:	3b01      	subs	r3, #1
 8005d0a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d109      	bne.n	8005d24 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1a:	085b      	lsrs	r3, r3, #1
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d071      	beq.n	8005e08 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	2b0c      	cmp	r3, #12
 8005d28:	d068      	beq.n	8005dfc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005d2a:	4b35      	ldr	r3, [pc, #212]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d105      	bne.n	8005d42 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005d36:	4b32      	ldr	r3, [pc, #200]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d001      	beq.n	8005d46 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	e0ac      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005d46:	4b2e      	ldr	r3, [pc, #184]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a2d      	ldr	r2, [pc, #180]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005d4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d50:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005d52:	f7fd f82b 	bl	8002dac <HAL_GetTick>
 8005d56:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d58:	e008      	b.n	8005d6c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d5a:	f7fd f827 	bl	8002dac <HAL_GetTick>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	d901      	bls.n	8005d6c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	e099      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d6c:	4b24      	ldr	r3, [pc, #144]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d1f0      	bne.n	8005d5a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d78:	4b21      	ldr	r3, [pc, #132]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005d7a:	68da      	ldr	r2, [r3, #12]
 8005d7c:	4b21      	ldr	r3, [pc, #132]	@ (8005e04 <HAL_RCC_OscConfig+0x788>)
 8005d7e:	4013      	ands	r3, r2
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005d88:	3a01      	subs	r2, #1
 8005d8a:	0112      	lsls	r2, r2, #4
 8005d8c:	4311      	orrs	r1, r2
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005d92:	0212      	lsls	r2, r2, #8
 8005d94:	4311      	orrs	r1, r2
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005d9a:	0852      	lsrs	r2, r2, #1
 8005d9c:	3a01      	subs	r2, #1
 8005d9e:	0552      	lsls	r2, r2, #21
 8005da0:	4311      	orrs	r1, r2
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005da6:	0852      	lsrs	r2, r2, #1
 8005da8:	3a01      	subs	r2, #1
 8005daa:	0652      	lsls	r2, r2, #25
 8005dac:	4311      	orrs	r1, r2
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005db2:	06d2      	lsls	r2, r2, #27
 8005db4:	430a      	orrs	r2, r1
 8005db6:	4912      	ldr	r1, [pc, #72]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005db8:	4313      	orrs	r3, r2
 8005dba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005dbc:	4b10      	ldr	r3, [pc, #64]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a0f      	ldr	r2, [pc, #60]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005dc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005dc6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	4a0c      	ldr	r2, [pc, #48]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005dce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005dd2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005dd4:	f7fc ffea 	bl	8002dac <HAL_GetTick>
 8005dd8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dda:	e008      	b.n	8005dee <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ddc:	f7fc ffe6 	bl	8002dac <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d901      	bls.n	8005dee <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e058      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dee:	4b04      	ldr	r3, [pc, #16]	@ (8005e00 <HAL_RCC_OscConfig+0x784>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d0f0      	beq.n	8005ddc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005dfa:	e050      	b.n	8005e9e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e04f      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
 8005e00:	40021000 	.word	0x40021000
 8005e04:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e08:	4b27      	ldr	r3, [pc, #156]	@ (8005ea8 <HAL_RCC_OscConfig+0x82c>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d144      	bne.n	8005e9e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005e14:	4b24      	ldr	r3, [pc, #144]	@ (8005ea8 <HAL_RCC_OscConfig+0x82c>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a23      	ldr	r2, [pc, #140]	@ (8005ea8 <HAL_RCC_OscConfig+0x82c>)
 8005e1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e1e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005e20:	4b21      	ldr	r3, [pc, #132]	@ (8005ea8 <HAL_RCC_OscConfig+0x82c>)
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	4a20      	ldr	r2, [pc, #128]	@ (8005ea8 <HAL_RCC_OscConfig+0x82c>)
 8005e26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005e2c:	f7fc ffbe 	bl	8002dac <HAL_GetTick>
 8005e30:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e32:	e008      	b.n	8005e46 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e34:	f7fc ffba 	bl	8002dac <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d901      	bls.n	8005e46 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e02c      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e46:	4b18      	ldr	r3, [pc, #96]	@ (8005ea8 <HAL_RCC_OscConfig+0x82c>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d0f0      	beq.n	8005e34 <HAL_RCC_OscConfig+0x7b8>
 8005e52:	e024      	b.n	8005e9e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	2b0c      	cmp	r3, #12
 8005e58:	d01f      	beq.n	8005e9a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e5a:	4b13      	ldr	r3, [pc, #76]	@ (8005ea8 <HAL_RCC_OscConfig+0x82c>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a12      	ldr	r2, [pc, #72]	@ (8005ea8 <HAL_RCC_OscConfig+0x82c>)
 8005e60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e66:	f7fc ffa1 	bl	8002dac <HAL_GetTick>
 8005e6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e6c:	e008      	b.n	8005e80 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e6e:	f7fc ff9d 	bl	8002dac <HAL_GetTick>
 8005e72:	4602      	mov	r2, r0
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d901      	bls.n	8005e80 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e00f      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e80:	4b09      	ldr	r3, [pc, #36]	@ (8005ea8 <HAL_RCC_OscConfig+0x82c>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d1f0      	bne.n	8005e6e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005e8c:	4b06      	ldr	r3, [pc, #24]	@ (8005ea8 <HAL_RCC_OscConfig+0x82c>)
 8005e8e:	68da      	ldr	r2, [r3, #12]
 8005e90:	4905      	ldr	r1, [pc, #20]	@ (8005ea8 <HAL_RCC_OscConfig+0x82c>)
 8005e92:	4b06      	ldr	r3, [pc, #24]	@ (8005eac <HAL_RCC_OscConfig+0x830>)
 8005e94:	4013      	ands	r3, r2
 8005e96:	60cb      	str	r3, [r1, #12]
 8005e98:	e001      	b.n	8005e9e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e000      	b.n	8005ea0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3720      	adds	r7, #32
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	40021000 	.word	0x40021000
 8005eac:	feeefffc 	.word	0xfeeefffc

08005eb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b086      	sub	sp, #24
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d101      	bne.n	8005ec8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e11d      	b.n	8006104 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ec8:	4b90      	ldr	r3, [pc, #576]	@ (800610c <HAL_RCC_ClockConfig+0x25c>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 030f 	and.w	r3, r3, #15
 8005ed0:	683a      	ldr	r2, [r7, #0]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d910      	bls.n	8005ef8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ed6:	4b8d      	ldr	r3, [pc, #564]	@ (800610c <HAL_RCC_ClockConfig+0x25c>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f023 020f 	bic.w	r2, r3, #15
 8005ede:	498b      	ldr	r1, [pc, #556]	@ (800610c <HAL_RCC_ClockConfig+0x25c>)
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ee6:	4b89      	ldr	r3, [pc, #548]	@ (800610c <HAL_RCC_ClockConfig+0x25c>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 030f 	and.w	r3, r3, #15
 8005eee:	683a      	ldr	r2, [r7, #0]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d001      	beq.n	8005ef8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e105      	b.n	8006104 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0302 	and.w	r3, r3, #2
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d010      	beq.n	8005f26 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689a      	ldr	r2, [r3, #8]
 8005f08:	4b81      	ldr	r3, [pc, #516]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d908      	bls.n	8005f26 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f14:	4b7e      	ldr	r3, [pc, #504]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	497b      	ldr	r1, [pc, #492]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005f22:	4313      	orrs	r3, r2
 8005f24:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0301 	and.w	r3, r3, #1
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d079      	beq.n	8006026 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	2b03      	cmp	r3, #3
 8005f38:	d11e      	bne.n	8005f78 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f3a:	4b75      	ldr	r3, [pc, #468]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e0dc      	b.n	8006104 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005f4a:	f000 fa09 	bl	8006360 <RCC_GetSysClockFreqFromPLLSource>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	4a70      	ldr	r2, [pc, #448]	@ (8006114 <HAL_RCC_ClockConfig+0x264>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d946      	bls.n	8005fe4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005f56:	4b6e      	ldr	r3, [pc, #440]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d140      	bne.n	8005fe4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f62:	4b6b      	ldr	r3, [pc, #428]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f6a:	4a69      	ldr	r2, [pc, #420]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005f6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005f72:	2380      	movs	r3, #128	@ 0x80
 8005f74:	617b      	str	r3, [r7, #20]
 8005f76:	e035      	b.n	8005fe4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d107      	bne.n	8005f90 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f80:	4b63      	ldr	r3, [pc, #396]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d115      	bne.n	8005fb8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e0b9      	b.n	8006104 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d107      	bne.n	8005fa8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005f98:	4b5d      	ldr	r3, [pc, #372]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f003 0302 	and.w	r3, r3, #2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d109      	bne.n	8005fb8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e0ad      	b.n	8006104 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fa8:	4b59      	ldr	r3, [pc, #356]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d101      	bne.n	8005fb8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e0a5      	b.n	8006104 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005fb8:	f000 f8b4 	bl	8006124 <HAL_RCC_GetSysClockFreq>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	4a55      	ldr	r2, [pc, #340]	@ (8006114 <HAL_RCC_ClockConfig+0x264>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d90f      	bls.n	8005fe4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005fc4:	4b52      	ldr	r3, [pc, #328]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d109      	bne.n	8005fe4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005fd0:	4b4f      	ldr	r3, [pc, #316]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fd8:	4a4d      	ldr	r2, [pc, #308]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005fda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fde:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005fe0:	2380      	movs	r3, #128	@ 0x80
 8005fe2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005fe4:	4b4a      	ldr	r3, [pc, #296]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f023 0203 	bic.w	r2, r3, #3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	4947      	ldr	r1, [pc, #284]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ff6:	f7fc fed9 	bl	8002dac <HAL_GetTick>
 8005ffa:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ffc:	e00a      	b.n	8006014 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ffe:	f7fc fed5 	bl	8002dac <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	f241 3288 	movw	r2, #5000	@ 0x1388
 800600c:	4293      	cmp	r3, r2
 800600e:	d901      	bls.n	8006014 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	e077      	b.n	8006104 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006014:	4b3e      	ldr	r3, [pc, #248]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f003 020c 	and.w	r2, r3, #12
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	429a      	cmp	r2, r3
 8006024:	d1eb      	bne.n	8005ffe <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	2b80      	cmp	r3, #128	@ 0x80
 800602a:	d105      	bne.n	8006038 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800602c:	4b38      	ldr	r3, [pc, #224]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	4a37      	ldr	r2, [pc, #220]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8006032:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006036:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0302 	and.w	r3, r3, #2
 8006040:	2b00      	cmp	r3, #0
 8006042:	d010      	beq.n	8006066 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689a      	ldr	r2, [r3, #8]
 8006048:	4b31      	ldr	r3, [pc, #196]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006050:	429a      	cmp	r2, r3
 8006052:	d208      	bcs.n	8006066 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006054:	4b2e      	ldr	r3, [pc, #184]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	492b      	ldr	r1, [pc, #172]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 8006062:	4313      	orrs	r3, r2
 8006064:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006066:	4b29      	ldr	r3, [pc, #164]	@ (800610c <HAL_RCC_ClockConfig+0x25c>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 030f 	and.w	r3, r3, #15
 800606e:	683a      	ldr	r2, [r7, #0]
 8006070:	429a      	cmp	r2, r3
 8006072:	d210      	bcs.n	8006096 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006074:	4b25      	ldr	r3, [pc, #148]	@ (800610c <HAL_RCC_ClockConfig+0x25c>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f023 020f 	bic.w	r2, r3, #15
 800607c:	4923      	ldr	r1, [pc, #140]	@ (800610c <HAL_RCC_ClockConfig+0x25c>)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	4313      	orrs	r3, r2
 8006082:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006084:	4b21      	ldr	r3, [pc, #132]	@ (800610c <HAL_RCC_ClockConfig+0x25c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 030f 	and.w	r3, r3, #15
 800608c:	683a      	ldr	r2, [r7, #0]
 800608e:	429a      	cmp	r2, r3
 8006090:	d001      	beq.n	8006096 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e036      	b.n	8006104 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f003 0304 	and.w	r3, r3, #4
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d008      	beq.n	80060b4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060a2:	4b1b      	ldr	r3, [pc, #108]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	4918      	ldr	r1, [pc, #96]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 80060b0:	4313      	orrs	r3, r2
 80060b2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 0308 	and.w	r3, r3, #8
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d009      	beq.n	80060d4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060c0:	4b13      	ldr	r3, [pc, #76]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	691b      	ldr	r3, [r3, #16]
 80060cc:	00db      	lsls	r3, r3, #3
 80060ce:	4910      	ldr	r1, [pc, #64]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 80060d0:	4313      	orrs	r3, r2
 80060d2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80060d4:	f000 f826 	bl	8006124 <HAL_RCC_GetSysClockFreq>
 80060d8:	4602      	mov	r2, r0
 80060da:	4b0d      	ldr	r3, [pc, #52]	@ (8006110 <HAL_RCC_ClockConfig+0x260>)
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	091b      	lsrs	r3, r3, #4
 80060e0:	f003 030f 	and.w	r3, r3, #15
 80060e4:	490c      	ldr	r1, [pc, #48]	@ (8006118 <HAL_RCC_ClockConfig+0x268>)
 80060e6:	5ccb      	ldrb	r3, [r1, r3]
 80060e8:	f003 031f 	and.w	r3, r3, #31
 80060ec:	fa22 f303 	lsr.w	r3, r2, r3
 80060f0:	4a0a      	ldr	r2, [pc, #40]	@ (800611c <HAL_RCC_ClockConfig+0x26c>)
 80060f2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80060f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006120 <HAL_RCC_ClockConfig+0x270>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4618      	mov	r0, r3
 80060fa:	f7fc fe07 	bl	8002d0c <HAL_InitTick>
 80060fe:	4603      	mov	r3, r0
 8006100:	73fb      	strb	r3, [r7, #15]

  return status;
 8006102:	7bfb      	ldrb	r3, [r7, #15]
}
 8006104:	4618      	mov	r0, r3
 8006106:	3718      	adds	r7, #24
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	40022000 	.word	0x40022000
 8006110:	40021000 	.word	0x40021000
 8006114:	04c4b400 	.word	0x04c4b400
 8006118:	08025b7c 	.word	0x08025b7c
 800611c:	20000024 	.word	0x20000024
 8006120:	20000028 	.word	0x20000028

08006124 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006124:	b480      	push	{r7}
 8006126:	b089      	sub	sp, #36	@ 0x24
 8006128:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800612a:	2300      	movs	r3, #0
 800612c:	61fb      	str	r3, [r7, #28]
 800612e:	2300      	movs	r3, #0
 8006130:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006132:	4b3e      	ldr	r3, [pc, #248]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	f003 030c 	and.w	r3, r3, #12
 800613a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800613c:	4b3b      	ldr	r3, [pc, #236]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	f003 0303 	and.w	r3, r3, #3
 8006144:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d005      	beq.n	8006158 <HAL_RCC_GetSysClockFreq+0x34>
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	2b0c      	cmp	r3, #12
 8006150:	d121      	bne.n	8006196 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2b01      	cmp	r3, #1
 8006156:	d11e      	bne.n	8006196 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006158:	4b34      	ldr	r3, [pc, #208]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 0308 	and.w	r3, r3, #8
 8006160:	2b00      	cmp	r3, #0
 8006162:	d107      	bne.n	8006174 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006164:	4b31      	ldr	r3, [pc, #196]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 8006166:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800616a:	0a1b      	lsrs	r3, r3, #8
 800616c:	f003 030f 	and.w	r3, r3, #15
 8006170:	61fb      	str	r3, [r7, #28]
 8006172:	e005      	b.n	8006180 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006174:	4b2d      	ldr	r3, [pc, #180]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	091b      	lsrs	r3, r3, #4
 800617a:	f003 030f 	and.w	r3, r3, #15
 800617e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006180:	4a2b      	ldr	r2, [pc, #172]	@ (8006230 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006182:	69fb      	ldr	r3, [r7, #28]
 8006184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006188:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d10d      	bne.n	80061ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006194:	e00a      	b.n	80061ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	2b04      	cmp	r3, #4
 800619a:	d102      	bne.n	80061a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800619c:	4b25      	ldr	r3, [pc, #148]	@ (8006234 <HAL_RCC_GetSysClockFreq+0x110>)
 800619e:	61bb      	str	r3, [r7, #24]
 80061a0:	e004      	b.n	80061ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	2b08      	cmp	r3, #8
 80061a6:	d101      	bne.n	80061ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80061a8:	4b23      	ldr	r3, [pc, #140]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x114>)
 80061aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	2b0c      	cmp	r3, #12
 80061b0:	d134      	bne.n	800621c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80061b2:	4b1e      	ldr	r3, [pc, #120]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 80061b4:	68db      	ldr	r3, [r3, #12]
 80061b6:	f003 0303 	and.w	r3, r3, #3
 80061ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	2b02      	cmp	r3, #2
 80061c0:	d003      	beq.n	80061ca <HAL_RCC_GetSysClockFreq+0xa6>
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	2b03      	cmp	r3, #3
 80061c6:	d003      	beq.n	80061d0 <HAL_RCC_GetSysClockFreq+0xac>
 80061c8:	e005      	b.n	80061d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80061ca:	4b1a      	ldr	r3, [pc, #104]	@ (8006234 <HAL_RCC_GetSysClockFreq+0x110>)
 80061cc:	617b      	str	r3, [r7, #20]
      break;
 80061ce:	e005      	b.n	80061dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80061d0:	4b19      	ldr	r3, [pc, #100]	@ (8006238 <HAL_RCC_GetSysClockFreq+0x114>)
 80061d2:	617b      	str	r3, [r7, #20]
      break;
 80061d4:	e002      	b.n	80061dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	617b      	str	r3, [r7, #20]
      break;
 80061da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80061dc:	4b13      	ldr	r3, [pc, #76]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	091b      	lsrs	r3, r3, #4
 80061e2:	f003 030f 	and.w	r3, r3, #15
 80061e6:	3301      	adds	r3, #1
 80061e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80061ea:	4b10      	ldr	r3, [pc, #64]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	0a1b      	lsrs	r3, r3, #8
 80061f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061f4:	697a      	ldr	r2, [r7, #20]
 80061f6:	fb03 f202 	mul.w	r2, r3, r2
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006200:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006202:	4b0a      	ldr	r3, [pc, #40]	@ (800622c <HAL_RCC_GetSysClockFreq+0x108>)
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	0e5b      	lsrs	r3, r3, #25
 8006208:	f003 0303 	and.w	r3, r3, #3
 800620c:	3301      	adds	r3, #1
 800620e:	005b      	lsls	r3, r3, #1
 8006210:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	fbb2 f3f3 	udiv	r3, r2, r3
 800621a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800621c:	69bb      	ldr	r3, [r7, #24]
}
 800621e:	4618      	mov	r0, r3
 8006220:	3724      	adds	r7, #36	@ 0x24
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	40021000 	.word	0x40021000
 8006230:	08025b94 	.word	0x08025b94
 8006234:	00f42400 	.word	0x00f42400
 8006238:	007a1200 	.word	0x007a1200

0800623c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800623c:	b480      	push	{r7}
 800623e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006240:	4b03      	ldr	r3, [pc, #12]	@ (8006250 <HAL_RCC_GetHCLKFreq+0x14>)
 8006242:	681b      	ldr	r3, [r3, #0]
}
 8006244:	4618      	mov	r0, r3
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	20000024 	.word	0x20000024

08006254 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006258:	f7ff fff0 	bl	800623c <HAL_RCC_GetHCLKFreq>
 800625c:	4602      	mov	r2, r0
 800625e:	4b06      	ldr	r3, [pc, #24]	@ (8006278 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	0a1b      	lsrs	r3, r3, #8
 8006264:	f003 0307 	and.w	r3, r3, #7
 8006268:	4904      	ldr	r1, [pc, #16]	@ (800627c <HAL_RCC_GetPCLK1Freq+0x28>)
 800626a:	5ccb      	ldrb	r3, [r1, r3]
 800626c:	f003 031f 	and.w	r3, r3, #31
 8006270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006274:	4618      	mov	r0, r3
 8006276:	bd80      	pop	{r7, pc}
 8006278:	40021000 	.word	0x40021000
 800627c:	08025b8c 	.word	0x08025b8c

08006280 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006284:	f7ff ffda 	bl	800623c <HAL_RCC_GetHCLKFreq>
 8006288:	4602      	mov	r2, r0
 800628a:	4b06      	ldr	r3, [pc, #24]	@ (80062a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	0adb      	lsrs	r3, r3, #11
 8006290:	f003 0307 	and.w	r3, r3, #7
 8006294:	4904      	ldr	r1, [pc, #16]	@ (80062a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006296:	5ccb      	ldrb	r3, [r1, r3]
 8006298:	f003 031f 	and.w	r3, r3, #31
 800629c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	40021000 	.word	0x40021000
 80062a8:	08025b8c 	.word	0x08025b8c

080062ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b086      	sub	sp, #24
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80062b4:	2300      	movs	r3, #0
 80062b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80062b8:	4b27      	ldr	r3, [pc, #156]	@ (8006358 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d003      	beq.n	80062cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80062c4:	f7ff f916 	bl	80054f4 <HAL_PWREx_GetVoltageRange>
 80062c8:	6178      	str	r0, [r7, #20]
 80062ca:	e014      	b.n	80062f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80062cc:	4b22      	ldr	r3, [pc, #136]	@ (8006358 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062d0:	4a21      	ldr	r2, [pc, #132]	@ (8006358 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80062d8:	4b1f      	ldr	r3, [pc, #124]	@ (8006358 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062e0:	60fb      	str	r3, [r7, #12]
 80062e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80062e4:	f7ff f906 	bl	80054f4 <HAL_PWREx_GetVoltageRange>
 80062e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80062ea:	4b1b      	ldr	r3, [pc, #108]	@ (8006358 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062ee:	4a1a      	ldr	r2, [pc, #104]	@ (8006358 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80062f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062fc:	d10b      	bne.n	8006316 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2b80      	cmp	r3, #128	@ 0x80
 8006302:	d913      	bls.n	800632c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2ba0      	cmp	r3, #160	@ 0xa0
 8006308:	d902      	bls.n	8006310 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800630a:	2302      	movs	r3, #2
 800630c:	613b      	str	r3, [r7, #16]
 800630e:	e00d      	b.n	800632c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006310:	2301      	movs	r3, #1
 8006312:	613b      	str	r3, [r7, #16]
 8006314:	e00a      	b.n	800632c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2b7f      	cmp	r3, #127	@ 0x7f
 800631a:	d902      	bls.n	8006322 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800631c:	2302      	movs	r3, #2
 800631e:	613b      	str	r3, [r7, #16]
 8006320:	e004      	b.n	800632c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2b70      	cmp	r3, #112	@ 0x70
 8006326:	d101      	bne.n	800632c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006328:	2301      	movs	r3, #1
 800632a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800632c:	4b0b      	ldr	r3, [pc, #44]	@ (800635c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f023 020f 	bic.w	r2, r3, #15
 8006334:	4909      	ldr	r1, [pc, #36]	@ (800635c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	4313      	orrs	r3, r2
 800633a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800633c:	4b07      	ldr	r3, [pc, #28]	@ (800635c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 030f 	and.w	r3, r3, #15
 8006344:	693a      	ldr	r2, [r7, #16]
 8006346:	429a      	cmp	r2, r3
 8006348:	d001      	beq.n	800634e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e000      	b.n	8006350 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800634e:	2300      	movs	r3, #0
}
 8006350:	4618      	mov	r0, r3
 8006352:	3718      	adds	r7, #24
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}
 8006358:	40021000 	.word	0x40021000
 800635c:	40022000 	.word	0x40022000

08006360 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006360:	b480      	push	{r7}
 8006362:	b087      	sub	sp, #28
 8006364:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006366:	4b2d      	ldr	r3, [pc, #180]	@ (800641c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	f003 0303 	and.w	r3, r3, #3
 800636e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2b03      	cmp	r3, #3
 8006374:	d00b      	beq.n	800638e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2b03      	cmp	r3, #3
 800637a:	d825      	bhi.n	80063c8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2b01      	cmp	r3, #1
 8006380:	d008      	beq.n	8006394 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2b02      	cmp	r3, #2
 8006386:	d11f      	bne.n	80063c8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006388:	4b25      	ldr	r3, [pc, #148]	@ (8006420 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800638a:	613b      	str	r3, [r7, #16]
    break;
 800638c:	e01f      	b.n	80063ce <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800638e:	4b25      	ldr	r3, [pc, #148]	@ (8006424 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006390:	613b      	str	r3, [r7, #16]
    break;
 8006392:	e01c      	b.n	80063ce <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006394:	4b21      	ldr	r3, [pc, #132]	@ (800641c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 0308 	and.w	r3, r3, #8
 800639c:	2b00      	cmp	r3, #0
 800639e:	d107      	bne.n	80063b0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80063a0:	4b1e      	ldr	r3, [pc, #120]	@ (800641c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063a6:	0a1b      	lsrs	r3, r3, #8
 80063a8:	f003 030f 	and.w	r3, r3, #15
 80063ac:	617b      	str	r3, [r7, #20]
 80063ae:	e005      	b.n	80063bc <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80063b0:	4b1a      	ldr	r3, [pc, #104]	@ (800641c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	091b      	lsrs	r3, r3, #4
 80063b6:	f003 030f 	and.w	r3, r3, #15
 80063ba:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80063bc:	4a1a      	ldr	r2, [pc, #104]	@ (8006428 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063c4:	613b      	str	r3, [r7, #16]
    break;
 80063c6:	e002      	b.n	80063ce <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80063c8:	2300      	movs	r3, #0
 80063ca:	613b      	str	r3, [r7, #16]
    break;
 80063cc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80063ce:	4b13      	ldr	r3, [pc, #76]	@ (800641c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	091b      	lsrs	r3, r3, #4
 80063d4:	f003 030f 	and.w	r3, r3, #15
 80063d8:	3301      	adds	r3, #1
 80063da:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80063dc:	4b0f      	ldr	r3, [pc, #60]	@ (800641c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	0a1b      	lsrs	r3, r3, #8
 80063e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063e6:	693a      	ldr	r2, [r7, #16]
 80063e8:	fb03 f202 	mul.w	r2, r3, r2
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80063f2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80063f4:	4b09      	ldr	r3, [pc, #36]	@ (800641c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	0e5b      	lsrs	r3, r3, #25
 80063fa:	f003 0303 	and.w	r3, r3, #3
 80063fe:	3301      	adds	r3, #1
 8006400:	005b      	lsls	r3, r3, #1
 8006402:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006404:	693a      	ldr	r2, [r7, #16]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	fbb2 f3f3 	udiv	r3, r2, r3
 800640c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800640e:	683b      	ldr	r3, [r7, #0]
}
 8006410:	4618      	mov	r0, r3
 8006412:	371c      	adds	r7, #28
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr
 800641c:	40021000 	.word	0x40021000
 8006420:	00f42400 	.word	0x00f42400
 8006424:	007a1200 	.word	0x007a1200
 8006428:	08025b94 	.word	0x08025b94

0800642c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b086      	sub	sp, #24
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006434:	2300      	movs	r3, #0
 8006436:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006438:	2300      	movs	r3, #0
 800643a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006444:	2b00      	cmp	r3, #0
 8006446:	d040      	beq.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800644c:	2b80      	cmp	r3, #128	@ 0x80
 800644e:	d02a      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006450:	2b80      	cmp	r3, #128	@ 0x80
 8006452:	d825      	bhi.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006454:	2b60      	cmp	r3, #96	@ 0x60
 8006456:	d026      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006458:	2b60      	cmp	r3, #96	@ 0x60
 800645a:	d821      	bhi.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800645c:	2b40      	cmp	r3, #64	@ 0x40
 800645e:	d006      	beq.n	800646e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006460:	2b40      	cmp	r3, #64	@ 0x40
 8006462:	d81d      	bhi.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006464:	2b00      	cmp	r3, #0
 8006466:	d009      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006468:	2b20      	cmp	r3, #32
 800646a:	d010      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800646c:	e018      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800646e:	4b89      	ldr	r3, [pc, #548]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	4a88      	ldr	r2, [pc, #544]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006478:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800647a:	e015      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	3304      	adds	r3, #4
 8006480:	2100      	movs	r1, #0
 8006482:	4618      	mov	r0, r3
 8006484:	f000 fb02 	bl	8006a8c <RCCEx_PLLSAI1_Config>
 8006488:	4603      	mov	r3, r0
 800648a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800648c:	e00c      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	3320      	adds	r3, #32
 8006492:	2100      	movs	r1, #0
 8006494:	4618      	mov	r0, r3
 8006496:	f000 fbed 	bl	8006c74 <RCCEx_PLLSAI2_Config>
 800649a:	4603      	mov	r3, r0
 800649c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800649e:	e003      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	74fb      	strb	r3, [r7, #19]
      break;
 80064a4:	e000      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80064a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064a8:	7cfb      	ldrb	r3, [r7, #19]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d10b      	bne.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80064ae:	4b79      	ldr	r3, [pc, #484]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064b4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064bc:	4975      	ldr	r1, [pc, #468]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064be:	4313      	orrs	r3, r2
 80064c0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80064c4:	e001      	b.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064c6:	7cfb      	ldrb	r3, [r7, #19]
 80064c8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d047      	beq.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064de:	d030      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80064e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064e4:	d82a      	bhi.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80064e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064ea:	d02a      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80064ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064f0:	d824      	bhi.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80064f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064f6:	d008      	beq.n	800650a <HAL_RCCEx_PeriphCLKConfig+0xde>
 80064f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064fc:	d81e      	bhi.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d00a      	beq.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006502:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006506:	d010      	beq.n	800652a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006508:	e018      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800650a:	4b62      	ldr	r3, [pc, #392]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	4a61      	ldr	r2, [pc, #388]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006514:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006516:	e015      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	3304      	adds	r3, #4
 800651c:	2100      	movs	r1, #0
 800651e:	4618      	mov	r0, r3
 8006520:	f000 fab4 	bl	8006a8c <RCCEx_PLLSAI1_Config>
 8006524:	4603      	mov	r3, r0
 8006526:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006528:	e00c      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	3320      	adds	r3, #32
 800652e:	2100      	movs	r1, #0
 8006530:	4618      	mov	r0, r3
 8006532:	f000 fb9f 	bl	8006c74 <RCCEx_PLLSAI2_Config>
 8006536:	4603      	mov	r3, r0
 8006538:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800653a:	e003      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	74fb      	strb	r3, [r7, #19]
      break;
 8006540:	e000      	b.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006542:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006544:	7cfb      	ldrb	r3, [r7, #19]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d10b      	bne.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800654a:	4b52      	ldr	r3, [pc, #328]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800654c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006550:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006558:	494e      	ldr	r1, [pc, #312]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800655a:	4313      	orrs	r3, r2
 800655c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006560:	e001      	b.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006562:	7cfb      	ldrb	r3, [r7, #19]
 8006564:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800656e:	2b00      	cmp	r3, #0
 8006570:	f000 809f 	beq.w	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006574:	2300      	movs	r3, #0
 8006576:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006578:	4b46      	ldr	r3, [pc, #280]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800657a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800657c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006580:	2b00      	cmp	r3, #0
 8006582:	d101      	bne.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006584:	2301      	movs	r3, #1
 8006586:	e000      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006588:	2300      	movs	r3, #0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00d      	beq.n	80065aa <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800658e:	4b41      	ldr	r3, [pc, #260]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006592:	4a40      	ldr	r2, [pc, #256]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006594:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006598:	6593      	str	r3, [r2, #88]	@ 0x58
 800659a:	4b3e      	ldr	r3, [pc, #248]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800659c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800659e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065a2:	60bb      	str	r3, [r7, #8]
 80065a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065a6:	2301      	movs	r3, #1
 80065a8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80065aa:	4b3b      	ldr	r3, [pc, #236]	@ (8006698 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a3a      	ldr	r2, [pc, #232]	@ (8006698 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80065b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80065b6:	f7fc fbf9 	bl	8002dac <HAL_GetTick>
 80065ba:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80065bc:	e009      	b.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065be:	f7fc fbf5 	bl	8002dac <HAL_GetTick>
 80065c2:	4602      	mov	r2, r0
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	1ad3      	subs	r3, r2, r3
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d902      	bls.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80065cc:	2303      	movs	r3, #3
 80065ce:	74fb      	strb	r3, [r7, #19]
        break;
 80065d0:	e005      	b.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80065d2:	4b31      	ldr	r3, [pc, #196]	@ (8006698 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d0ef      	beq.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80065de:	7cfb      	ldrb	r3, [r7, #19]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d15b      	bne.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80065e4:	4b2b      	ldr	r3, [pc, #172]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065ee:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d01f      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065fc:	697a      	ldr	r2, [r7, #20]
 80065fe:	429a      	cmp	r2, r3
 8006600:	d019      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006602:	4b24      	ldr	r3, [pc, #144]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006608:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800660c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800660e:	4b21      	ldr	r3, [pc, #132]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006614:	4a1f      	ldr	r2, [pc, #124]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006616:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800661a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800661e:	4b1d      	ldr	r3, [pc, #116]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006620:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006624:	4a1b      	ldr	r2, [pc, #108]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006626:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800662a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800662e:	4a19      	ldr	r2, [pc, #100]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	f003 0301 	and.w	r3, r3, #1
 800663c:	2b00      	cmp	r3, #0
 800663e:	d016      	beq.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006640:	f7fc fbb4 	bl	8002dac <HAL_GetTick>
 8006644:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006646:	e00b      	b.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006648:	f7fc fbb0 	bl	8002dac <HAL_GetTick>
 800664c:	4602      	mov	r2, r0
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006656:	4293      	cmp	r3, r2
 8006658:	d902      	bls.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	74fb      	strb	r3, [r7, #19]
            break;
 800665e:	e006      	b.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006660:	4b0c      	ldr	r3, [pc, #48]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006666:	f003 0302 	and.w	r3, r3, #2
 800666a:	2b00      	cmp	r3, #0
 800666c:	d0ec      	beq.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800666e:	7cfb      	ldrb	r3, [r7, #19]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d10c      	bne.n	800668e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006674:	4b07      	ldr	r3, [pc, #28]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800667a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006684:	4903      	ldr	r1, [pc, #12]	@ (8006694 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006686:	4313      	orrs	r3, r2
 8006688:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800668c:	e008      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800668e:	7cfb      	ldrb	r3, [r7, #19]
 8006690:	74bb      	strb	r3, [r7, #18]
 8006692:	e005      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006694:	40021000 	.word	0x40021000
 8006698:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800669c:	7cfb      	ldrb	r3, [r7, #19]
 800669e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80066a0:	7c7b      	ldrb	r3, [r7, #17]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d105      	bne.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066a6:	4ba0      	ldr	r3, [pc, #640]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066aa:	4a9f      	ldr	r2, [pc, #636]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066b0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00a      	beq.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80066be:	4b9a      	ldr	r3, [pc, #616]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066c4:	f023 0203 	bic.w	r2, r3, #3
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066cc:	4996      	ldr	r1, [pc, #600]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066ce:	4313      	orrs	r3, r2
 80066d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f003 0302 	and.w	r3, r3, #2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d00a      	beq.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80066e0:	4b91      	ldr	r3, [pc, #580]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066e6:	f023 020c 	bic.w	r2, r3, #12
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066ee:	498e      	ldr	r1, [pc, #568]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066f0:	4313      	orrs	r3, r2
 80066f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f003 0304 	and.w	r3, r3, #4
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d00a      	beq.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006702:	4b89      	ldr	r3, [pc, #548]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006704:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006708:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006710:	4985      	ldr	r1, [pc, #532]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006712:	4313      	orrs	r3, r2
 8006714:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0308 	and.w	r3, r3, #8
 8006720:	2b00      	cmp	r3, #0
 8006722:	d00a      	beq.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006724:	4b80      	ldr	r3, [pc, #512]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800672a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006732:	497d      	ldr	r1, [pc, #500]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006734:	4313      	orrs	r3, r2
 8006736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f003 0310 	and.w	r3, r3, #16
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00a      	beq.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006746:	4b78      	ldr	r3, [pc, #480]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800674c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006754:	4974      	ldr	r1, [pc, #464]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006756:	4313      	orrs	r3, r2
 8006758:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 0320 	and.w	r3, r3, #32
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00a      	beq.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006768:	4b6f      	ldr	r3, [pc, #444]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800676a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800676e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006776:	496c      	ldr	r1, [pc, #432]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006778:	4313      	orrs	r3, r2
 800677a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00a      	beq.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800678a:	4b67      	ldr	r3, [pc, #412]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800678c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006790:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006798:	4963      	ldr	r1, [pc, #396]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800679a:	4313      	orrs	r3, r2
 800679c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d00a      	beq.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80067ac:	4b5e      	ldr	r3, [pc, #376]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067ba:	495b      	ldr	r1, [pc, #364]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067bc:	4313      	orrs	r3, r2
 80067be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00a      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067ce:	4b56      	ldr	r3, [pc, #344]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067d4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067dc:	4952      	ldr	r1, [pc, #328]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067de:	4313      	orrs	r3, r2
 80067e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d00a      	beq.n	8006806 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80067f0:	4b4d      	ldr	r3, [pc, #308]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067f6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067fe:	494a      	ldr	r1, [pc, #296]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006800:	4313      	orrs	r3, r2
 8006802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00a      	beq.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006812:	4b45      	ldr	r3, [pc, #276]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006818:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006820:	4941      	ldr	r1, [pc, #260]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006822:	4313      	orrs	r3, r2
 8006824:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00a      	beq.n	800684a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006834:	4b3c      	ldr	r3, [pc, #240]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006836:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800683a:	f023 0203 	bic.w	r2, r3, #3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006842:	4939      	ldr	r1, [pc, #228]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006844:	4313      	orrs	r3, r2
 8006846:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006852:	2b00      	cmp	r3, #0
 8006854:	d028      	beq.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006856:	4b34      	ldr	r3, [pc, #208]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800685c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006864:	4930      	ldr	r1, [pc, #192]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006866:	4313      	orrs	r3, r2
 8006868:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006870:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006874:	d106      	bne.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006876:	4b2c      	ldr	r3, [pc, #176]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	4a2b      	ldr	r2, [pc, #172]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800687c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006880:	60d3      	str	r3, [r2, #12]
 8006882:	e011      	b.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006888:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800688c:	d10c      	bne.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	3304      	adds	r3, #4
 8006892:	2101      	movs	r1, #1
 8006894:	4618      	mov	r0, r3
 8006896:	f000 f8f9 	bl	8006a8c <RCCEx_PLLSAI1_Config>
 800689a:	4603      	mov	r3, r0
 800689c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800689e:	7cfb      	ldrb	r3, [r7, #19]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d001      	beq.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80068a4:	7cfb      	ldrb	r3, [r7, #19]
 80068a6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d04d      	beq.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068bc:	d108      	bne.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80068be:	4b1a      	ldr	r3, [pc, #104]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068c4:	4a18      	ldr	r2, [pc, #96]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80068ca:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80068ce:	e012      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80068d0:	4b15      	ldr	r3, [pc, #84]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068d6:	4a14      	ldr	r2, [pc, #80]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068dc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80068e0:	4b11      	ldr	r3, [pc, #68]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068ee:	490e      	ldr	r1, [pc, #56]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068f0:	4313      	orrs	r3, r2
 80068f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068fe:	d106      	bne.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006900:	4b09      	ldr	r3, [pc, #36]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	4a08      	ldr	r2, [pc, #32]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006906:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800690a:	60d3      	str	r3, [r2, #12]
 800690c:	e020      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006912:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006916:	d109      	bne.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006918:	4b03      	ldr	r3, [pc, #12]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	4a02      	ldr	r2, [pc, #8]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800691e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006922:	60d3      	str	r3, [r2, #12]
 8006924:	e014      	b.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006926:	bf00      	nop
 8006928:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006930:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006934:	d10c      	bne.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	3304      	adds	r3, #4
 800693a:	2101      	movs	r1, #1
 800693c:	4618      	mov	r0, r3
 800693e:	f000 f8a5 	bl	8006a8c <RCCEx_PLLSAI1_Config>
 8006942:	4603      	mov	r3, r0
 8006944:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006946:	7cfb      	ldrb	r3, [r7, #19]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d001      	beq.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800694c:	7cfb      	ldrb	r3, [r7, #19]
 800694e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006958:	2b00      	cmp	r3, #0
 800695a:	d028      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800695c:	4b4a      	ldr	r3, [pc, #296]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800695e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006962:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800696a:	4947      	ldr	r1, [pc, #284]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800696c:	4313      	orrs	r3, r2
 800696e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006976:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800697a:	d106      	bne.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800697c:	4b42      	ldr	r3, [pc, #264]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	4a41      	ldr	r2, [pc, #260]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006986:	60d3      	str	r3, [r2, #12]
 8006988:	e011      	b.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800698e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006992:	d10c      	bne.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	3304      	adds	r3, #4
 8006998:	2101      	movs	r1, #1
 800699a:	4618      	mov	r0, r3
 800699c:	f000 f876 	bl	8006a8c <RCCEx_PLLSAI1_Config>
 80069a0:	4603      	mov	r3, r0
 80069a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80069a4:	7cfb      	ldrb	r3, [r7, #19]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d001      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80069aa:	7cfb      	ldrb	r3, [r7, #19]
 80069ac:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d01e      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80069ba:	4b33      	ldr	r3, [pc, #204]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069c0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ca:	492f      	ldr	r1, [pc, #188]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069cc:	4313      	orrs	r3, r2
 80069ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069dc:	d10c      	bne.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	3304      	adds	r3, #4
 80069e2:	2102      	movs	r1, #2
 80069e4:	4618      	mov	r0, r3
 80069e6:	f000 f851 	bl	8006a8c <RCCEx_PLLSAI1_Config>
 80069ea:	4603      	mov	r3, r0
 80069ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80069ee:	7cfb      	ldrb	r3, [r7, #19]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d001      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80069f4:	7cfb      	ldrb	r3, [r7, #19]
 80069f6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d00b      	beq.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006a04:	4b20      	ldr	r3, [pc, #128]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a0a:	f023 0204 	bic.w	r2, r3, #4
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a14:	491c      	ldr	r1, [pc, #112]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a16:	4313      	orrs	r3, r2
 8006a18:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d00b      	beq.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006a28:	4b17      	ldr	r3, [pc, #92]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a2e:	f023 0218 	bic.w	r2, r3, #24
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a38:	4913      	ldr	r1, [pc, #76]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d017      	beq.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a5c:	490a      	ldr	r1, [pc, #40]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a6e:	d105      	bne.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a70:	4b05      	ldr	r3, [pc, #20]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	4a04      	ldr	r2, [pc, #16]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a7a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006a7c:	7cbb      	ldrb	r3, [r7, #18]
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3718      	adds	r7, #24
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	40021000 	.word	0x40021000

08006a8c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006a96:	2300      	movs	r3, #0
 8006a98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006a9a:	4b72      	ldr	r3, [pc, #456]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a9c:	68db      	ldr	r3, [r3, #12]
 8006a9e:	f003 0303 	and.w	r3, r3, #3
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d00e      	beq.n	8006ac4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006aa6:	4b6f      	ldr	r3, [pc, #444]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	f003 0203 	and.w	r2, r3, #3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d103      	bne.n	8006abe <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
       ||
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d142      	bne.n	8006b44 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	73fb      	strb	r3, [r7, #15]
 8006ac2:	e03f      	b.n	8006b44 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b03      	cmp	r3, #3
 8006aca:	d018      	beq.n	8006afe <RCCEx_PLLSAI1_Config+0x72>
 8006acc:	2b03      	cmp	r3, #3
 8006ace:	d825      	bhi.n	8006b1c <RCCEx_PLLSAI1_Config+0x90>
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d002      	beq.n	8006ada <RCCEx_PLLSAI1_Config+0x4e>
 8006ad4:	2b02      	cmp	r3, #2
 8006ad6:	d009      	beq.n	8006aec <RCCEx_PLLSAI1_Config+0x60>
 8006ad8:	e020      	b.n	8006b1c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006ada:	4b62      	ldr	r3, [pc, #392]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0302 	and.w	r3, r3, #2
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d11d      	bne.n	8006b22 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006aea:	e01a      	b.n	8006b22 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006aec:	4b5d      	ldr	r3, [pc, #372]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d116      	bne.n	8006b26 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006afc:	e013      	b.n	8006b26 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006afe:	4b59      	ldr	r3, [pc, #356]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d10f      	bne.n	8006b2a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006b0a:	4b56      	ldr	r3, [pc, #344]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d109      	bne.n	8006b2a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006b1a:	e006      	b.n	8006b2a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	73fb      	strb	r3, [r7, #15]
      break;
 8006b20:	e004      	b.n	8006b2c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006b22:	bf00      	nop
 8006b24:	e002      	b.n	8006b2c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006b26:	bf00      	nop
 8006b28:	e000      	b.n	8006b2c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006b2a:	bf00      	nop
    }

    if(status == HAL_OK)
 8006b2c:	7bfb      	ldrb	r3, [r7, #15]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d108      	bne.n	8006b44 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006b32:	4b4c      	ldr	r3, [pc, #304]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	f023 0203 	bic.w	r2, r3, #3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4949      	ldr	r1, [pc, #292]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b40:	4313      	orrs	r3, r2
 8006b42:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006b44:	7bfb      	ldrb	r3, [r7, #15]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f040 8086 	bne.w	8006c58 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006b4c:	4b45      	ldr	r3, [pc, #276]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a44      	ldr	r2, [pc, #272]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b58:	f7fc f928 	bl	8002dac <HAL_GetTick>
 8006b5c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006b5e:	e009      	b.n	8006b74 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006b60:	f7fc f924 	bl	8002dac <HAL_GetTick>
 8006b64:	4602      	mov	r2, r0
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	1ad3      	subs	r3, r2, r3
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d902      	bls.n	8006b74 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	73fb      	strb	r3, [r7, #15]
        break;
 8006b72:	e005      	b.n	8006b80 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006b74:	4b3b      	ldr	r3, [pc, #236]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d1ef      	bne.n	8006b60 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006b80:	7bfb      	ldrb	r3, [r7, #15]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d168      	bne.n	8006c58 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d113      	bne.n	8006bb4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006b8c:	4b35      	ldr	r3, [pc, #212]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b8e:	691a      	ldr	r2, [r3, #16]
 8006b90:	4b35      	ldr	r3, [pc, #212]	@ (8006c68 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006b92:	4013      	ands	r3, r2
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	6892      	ldr	r2, [r2, #8]
 8006b98:	0211      	lsls	r1, r2, #8
 8006b9a:	687a      	ldr	r2, [r7, #4]
 8006b9c:	68d2      	ldr	r2, [r2, #12]
 8006b9e:	06d2      	lsls	r2, r2, #27
 8006ba0:	4311      	orrs	r1, r2
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	6852      	ldr	r2, [r2, #4]
 8006ba6:	3a01      	subs	r2, #1
 8006ba8:	0112      	lsls	r2, r2, #4
 8006baa:	430a      	orrs	r2, r1
 8006bac:	492d      	ldr	r1, [pc, #180]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	610b      	str	r3, [r1, #16]
 8006bb2:	e02d      	b.n	8006c10 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d115      	bne.n	8006be6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006bba:	4b2a      	ldr	r3, [pc, #168]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bbc:	691a      	ldr	r2, [r3, #16]
 8006bbe:	4b2b      	ldr	r3, [pc, #172]	@ (8006c6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	6892      	ldr	r2, [r2, #8]
 8006bc6:	0211      	lsls	r1, r2, #8
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	6912      	ldr	r2, [r2, #16]
 8006bcc:	0852      	lsrs	r2, r2, #1
 8006bce:	3a01      	subs	r2, #1
 8006bd0:	0552      	lsls	r2, r2, #21
 8006bd2:	4311      	orrs	r1, r2
 8006bd4:	687a      	ldr	r2, [r7, #4]
 8006bd6:	6852      	ldr	r2, [r2, #4]
 8006bd8:	3a01      	subs	r2, #1
 8006bda:	0112      	lsls	r2, r2, #4
 8006bdc:	430a      	orrs	r2, r1
 8006bde:	4921      	ldr	r1, [pc, #132]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006be0:	4313      	orrs	r3, r2
 8006be2:	610b      	str	r3, [r1, #16]
 8006be4:	e014      	b.n	8006c10 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006be6:	4b1f      	ldr	r3, [pc, #124]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006be8:	691a      	ldr	r2, [r3, #16]
 8006bea:	4b21      	ldr	r3, [pc, #132]	@ (8006c70 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006bec:	4013      	ands	r3, r2
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	6892      	ldr	r2, [r2, #8]
 8006bf2:	0211      	lsls	r1, r2, #8
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	6952      	ldr	r2, [r2, #20]
 8006bf8:	0852      	lsrs	r2, r2, #1
 8006bfa:	3a01      	subs	r2, #1
 8006bfc:	0652      	lsls	r2, r2, #25
 8006bfe:	4311      	orrs	r1, r2
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	6852      	ldr	r2, [r2, #4]
 8006c04:	3a01      	subs	r2, #1
 8006c06:	0112      	lsls	r2, r2, #4
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	4916      	ldr	r1, [pc, #88]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006c10:	4b14      	ldr	r3, [pc, #80]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a13      	ldr	r2, [pc, #76]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c16:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c1a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c1c:	f7fc f8c6 	bl	8002dac <HAL_GetTick>
 8006c20:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006c22:	e009      	b.n	8006c38 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006c24:	f7fc f8c2 	bl	8002dac <HAL_GetTick>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	2b02      	cmp	r3, #2
 8006c30:	d902      	bls.n	8006c38 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006c32:	2303      	movs	r3, #3
 8006c34:	73fb      	strb	r3, [r7, #15]
          break;
 8006c36:	e005      	b.n	8006c44 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006c38:	4b0a      	ldr	r3, [pc, #40]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d0ef      	beq.n	8006c24 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006c44:	7bfb      	ldrb	r3, [r7, #15]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d106      	bne.n	8006c58 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006c4a:	4b06      	ldr	r3, [pc, #24]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c4c:	691a      	ldr	r2, [r3, #16]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	699b      	ldr	r3, [r3, #24]
 8006c52:	4904      	ldr	r1, [pc, #16]	@ (8006c64 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c54:	4313      	orrs	r3, r2
 8006c56:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3710      	adds	r7, #16
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	40021000 	.word	0x40021000
 8006c68:	07ff800f 	.word	0x07ff800f
 8006c6c:	ff9f800f 	.word	0xff9f800f
 8006c70:	f9ff800f 	.word	0xf9ff800f

08006c74 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006c82:	4b72      	ldr	r3, [pc, #456]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c84:	68db      	ldr	r3, [r3, #12]
 8006c86:	f003 0303 	and.w	r3, r3, #3
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00e      	beq.n	8006cac <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006c8e:	4b6f      	ldr	r3, [pc, #444]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c90:	68db      	ldr	r3, [r3, #12]
 8006c92:	f003 0203 	and.w	r2, r3, #3
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d103      	bne.n	8006ca6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
       ||
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d142      	bne.n	8006d2c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	73fb      	strb	r3, [r7, #15]
 8006caa:	e03f      	b.n	8006d2c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	2b03      	cmp	r3, #3
 8006cb2:	d018      	beq.n	8006ce6 <RCCEx_PLLSAI2_Config+0x72>
 8006cb4:	2b03      	cmp	r3, #3
 8006cb6:	d825      	bhi.n	8006d04 <RCCEx_PLLSAI2_Config+0x90>
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d002      	beq.n	8006cc2 <RCCEx_PLLSAI2_Config+0x4e>
 8006cbc:	2b02      	cmp	r3, #2
 8006cbe:	d009      	beq.n	8006cd4 <RCCEx_PLLSAI2_Config+0x60>
 8006cc0:	e020      	b.n	8006d04 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006cc2:	4b62      	ldr	r3, [pc, #392]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 0302 	and.w	r3, r3, #2
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d11d      	bne.n	8006d0a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006cd2:	e01a      	b.n	8006d0a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006cd4:	4b5d      	ldr	r3, [pc, #372]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d116      	bne.n	8006d0e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006ce4:	e013      	b.n	8006d0e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006ce6:	4b59      	ldr	r3, [pc, #356]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d10f      	bne.n	8006d12 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006cf2:	4b56      	ldr	r3, [pc, #344]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d109      	bne.n	8006d12 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006d02:	e006      	b.n	8006d12 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	73fb      	strb	r3, [r7, #15]
      break;
 8006d08:	e004      	b.n	8006d14 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006d0a:	bf00      	nop
 8006d0c:	e002      	b.n	8006d14 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006d0e:	bf00      	nop
 8006d10:	e000      	b.n	8006d14 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006d12:	bf00      	nop
    }

    if(status == HAL_OK)
 8006d14:	7bfb      	ldrb	r3, [r7, #15]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d108      	bne.n	8006d2c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006d1a:	4b4c      	ldr	r3, [pc, #304]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d1c:	68db      	ldr	r3, [r3, #12]
 8006d1e:	f023 0203 	bic.w	r2, r3, #3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4949      	ldr	r1, [pc, #292]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006d2c:	7bfb      	ldrb	r3, [r7, #15]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	f040 8086 	bne.w	8006e40 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006d34:	4b45      	ldr	r3, [pc, #276]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a44      	ldr	r2, [pc, #272]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d40:	f7fc f834 	bl	8002dac <HAL_GetTick>
 8006d44:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006d46:	e009      	b.n	8006d5c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006d48:	f7fc f830 	bl	8002dac <HAL_GetTick>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	1ad3      	subs	r3, r2, r3
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	d902      	bls.n	8006d5c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006d56:	2303      	movs	r3, #3
 8006d58:	73fb      	strb	r3, [r7, #15]
        break;
 8006d5a:	e005      	b.n	8006d68 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006d5c:	4b3b      	ldr	r3, [pc, #236]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d1ef      	bne.n	8006d48 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006d68:	7bfb      	ldrb	r3, [r7, #15]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d168      	bne.n	8006e40 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d113      	bne.n	8006d9c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006d74:	4b35      	ldr	r3, [pc, #212]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d76:	695a      	ldr	r2, [r3, #20]
 8006d78:	4b35      	ldr	r3, [pc, #212]	@ (8006e50 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	6892      	ldr	r2, [r2, #8]
 8006d80:	0211      	lsls	r1, r2, #8
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	68d2      	ldr	r2, [r2, #12]
 8006d86:	06d2      	lsls	r2, r2, #27
 8006d88:	4311      	orrs	r1, r2
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	6852      	ldr	r2, [r2, #4]
 8006d8e:	3a01      	subs	r2, #1
 8006d90:	0112      	lsls	r2, r2, #4
 8006d92:	430a      	orrs	r2, r1
 8006d94:	492d      	ldr	r1, [pc, #180]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d96:	4313      	orrs	r3, r2
 8006d98:	614b      	str	r3, [r1, #20]
 8006d9a:	e02d      	b.n	8006df8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d115      	bne.n	8006dce <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006da2:	4b2a      	ldr	r3, [pc, #168]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006da4:	695a      	ldr	r2, [r3, #20]
 8006da6:	4b2b      	ldr	r3, [pc, #172]	@ (8006e54 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006da8:	4013      	ands	r3, r2
 8006daa:	687a      	ldr	r2, [r7, #4]
 8006dac:	6892      	ldr	r2, [r2, #8]
 8006dae:	0211      	lsls	r1, r2, #8
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	6912      	ldr	r2, [r2, #16]
 8006db4:	0852      	lsrs	r2, r2, #1
 8006db6:	3a01      	subs	r2, #1
 8006db8:	0552      	lsls	r2, r2, #21
 8006dba:	4311      	orrs	r1, r2
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	6852      	ldr	r2, [r2, #4]
 8006dc0:	3a01      	subs	r2, #1
 8006dc2:	0112      	lsls	r2, r2, #4
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	4921      	ldr	r1, [pc, #132]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	614b      	str	r3, [r1, #20]
 8006dcc:	e014      	b.n	8006df8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006dce:	4b1f      	ldr	r3, [pc, #124]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dd0:	695a      	ldr	r2, [r3, #20]
 8006dd2:	4b21      	ldr	r3, [pc, #132]	@ (8006e58 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	6892      	ldr	r2, [r2, #8]
 8006dda:	0211      	lsls	r1, r2, #8
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	6952      	ldr	r2, [r2, #20]
 8006de0:	0852      	lsrs	r2, r2, #1
 8006de2:	3a01      	subs	r2, #1
 8006de4:	0652      	lsls	r2, r2, #25
 8006de6:	4311      	orrs	r1, r2
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	6852      	ldr	r2, [r2, #4]
 8006dec:	3a01      	subs	r2, #1
 8006dee:	0112      	lsls	r2, r2, #4
 8006df0:	430a      	orrs	r2, r1
 8006df2:	4916      	ldr	r1, [pc, #88]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006df4:	4313      	orrs	r3, r2
 8006df6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006df8:	4b14      	ldr	r3, [pc, #80]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a13      	ldr	r2, [pc, #76]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e02:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e04:	f7fb ffd2 	bl	8002dac <HAL_GetTick>
 8006e08:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006e0a:	e009      	b.n	8006e20 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006e0c:	f7fb ffce 	bl	8002dac <HAL_GetTick>
 8006e10:	4602      	mov	r2, r0
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	1ad3      	subs	r3, r2, r3
 8006e16:	2b02      	cmp	r3, #2
 8006e18:	d902      	bls.n	8006e20 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006e1a:	2303      	movs	r3, #3
 8006e1c:	73fb      	strb	r3, [r7, #15]
          break;
 8006e1e:	e005      	b.n	8006e2c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006e20:	4b0a      	ldr	r3, [pc, #40]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d0ef      	beq.n	8006e0c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006e2c:	7bfb      	ldrb	r3, [r7, #15]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d106      	bne.n	8006e40 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006e32:	4b06      	ldr	r3, [pc, #24]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e34:	695a      	ldr	r2, [r3, #20]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	699b      	ldr	r3, [r3, #24]
 8006e3a:	4904      	ldr	r1, [pc, #16]	@ (8006e4c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3710      	adds	r7, #16
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop
 8006e4c:	40021000 	.word	0x40021000
 8006e50:	07ff800f 	.word	0x07ff800f
 8006e54:	ff9f800f 	.word	0xff9f800f
 8006e58:	f9ff800f 	.word	0xf9ff800f

08006e5c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d079      	beq.n	8006f62 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006e74:	b2db      	uxtb	r3, r3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d106      	bne.n	8006e88 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7fb fd2a 	bl	80028dc <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2202      	movs	r2, #2
 8006e8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	f003 0310 	and.w	r3, r3, #16
 8006e9a:	2b10      	cmp	r3, #16
 8006e9c:	d058      	beq.n	8006f50 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	22ca      	movs	r2, #202	@ 0xca
 8006ea4:	625a      	str	r2, [r3, #36]	@ 0x24
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2253      	movs	r2, #83	@ 0x53
 8006eac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 fc16 	bl	80076e0 <RTC_EnterInitMode>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006eb8:	7bfb      	ldrb	r3, [r7, #15]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d127      	bne.n	8006f0e <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	687a      	ldr	r2, [r7, #4]
 8006ec6:	6812      	ldr	r2, [r2, #0]
 8006ec8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006ecc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ed0:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	6899      	ldr	r1, [r3, #8]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	691b      	ldr	r3, [r3, #16]
 8006ee0:	431a      	orrs	r2, r3
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	431a      	orrs	r2, r3
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	430a      	orrs	r2, r1
 8006eee:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	68d2      	ldr	r2, [r2, #12]
 8006ef8:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	6919      	ldr	r1, [r3, #16]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	041a      	lsls	r2, r3, #16
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	430a      	orrs	r2, r1
 8006f0c:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 fc1a 	bl	8007748 <RTC_ExitInitMode>
 8006f14:	4603      	mov	r3, r0
 8006f16:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006f18:	7bfb      	ldrb	r3, [r7, #15]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d113      	bne.n	8006f46 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f022 0203 	bic.w	r2, r2, #3
 8006f2c:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	69da      	ldr	r2, [r3, #28]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	695b      	ldr	r3, [r3, #20]
 8006f3c:	431a      	orrs	r2, r3
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	430a      	orrs	r2, r1
 8006f44:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	22ff      	movs	r2, #255	@ 0xff
 8006f4c:	625a      	str	r2, [r3, #36]	@ 0x24
 8006f4e:	e001      	b.n	8006f54 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8006f50:	2300      	movs	r3, #0
 8006f52:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006f54:	7bfb      	ldrb	r3, [r7, #15]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d103      	bne.n	8006f62 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8006f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3710      	adds	r7, #16
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}

08006f6c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006f6c:	b590      	push	{r4, r7, lr}
 8006f6e:	b087      	sub	sp, #28
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	60b9      	str	r1, [r7, #8]
 8006f76:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d101      	bne.n	8006f86 <HAL_RTC_SetTime+0x1a>
 8006f82:	2302      	movs	r3, #2
 8006f84:	e08b      	b.n	800709e <HAL_RTC_SetTime+0x132>
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2201      	movs	r2, #1
 8006f8a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2202      	movs	r2, #2
 8006f92:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	22ca      	movs	r2, #202	@ 0xca
 8006f9c:	625a      	str	r2, [r3, #36]	@ 0x24
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	2253      	movs	r2, #83	@ 0x53
 8006fa4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006fa6:	68f8      	ldr	r0, [r7, #12]
 8006fa8:	f000 fb9a 	bl	80076e0 <RTC_EnterInitMode>
 8006fac:	4603      	mov	r3, r0
 8006fae:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006fb0:	7cfb      	ldrb	r3, [r7, #19]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d163      	bne.n	800707e <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d126      	bne.n	800700a <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d102      	bne.n	8006fd0 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	781b      	ldrb	r3, [r3, #0]
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f000 fbf5 	bl	80077c4 <RTC_ByteToBcd2>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	785b      	ldrb	r3, [r3, #1]
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f000 fbee 	bl	80077c4 <RTC_ByteToBcd2>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006fec:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	789b      	ldrb	r3, [r3, #2]
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f000 fbe6 	bl	80077c4 <RTC_ByteToBcd2>
 8006ff8:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006ffa:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	78db      	ldrb	r3, [r3, #3]
 8007002:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007004:	4313      	orrs	r3, r2
 8007006:	617b      	str	r3, [r7, #20]
 8007008:	e018      	b.n	800703c <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007014:	2b00      	cmp	r3, #0
 8007016:	d102      	bne.n	800701e <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	2200      	movs	r2, #0
 800701c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	785b      	ldrb	r3, [r3, #1]
 8007028:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800702a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800702c:	68ba      	ldr	r2, [r7, #8]
 800702e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007030:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	78db      	ldrb	r3, [r3, #3]
 8007036:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007038:	4313      	orrs	r3, r2
 800703a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007046:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800704a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	689a      	ldr	r2, [r3, #8]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800705a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	6899      	ldr	r1, [r3, #8]
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	68da      	ldr	r2, [r3, #12]
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	431a      	orrs	r2, r3
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	430a      	orrs	r2, r1
 8007072:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007074:	68f8      	ldr	r0, [r7, #12]
 8007076:	f000 fb67 	bl	8007748 <RTC_ExitInitMode>
 800707a:	4603      	mov	r3, r0
 800707c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	22ff      	movs	r2, #255	@ 0xff
 8007084:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8007086:	7cfb      	ldrb	r3, [r7, #19]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d103      	bne.n	8007094 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2200      	movs	r2, #0
 8007098:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800709c:	7cfb      	ldrb	r3, [r7, #19]
}
 800709e:	4618      	mov	r0, r3
 80070a0:	371c      	adds	r7, #28
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd90      	pop	{r4, r7, pc}

080070a6 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b086      	sub	sp, #24
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	60f8      	str	r0, [r7, #12]
 80070ae:	60b9      	str	r1, [r7, #8]
 80070b0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	691b      	ldr	r3, [r3, #16]
 80070c2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80070d4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80070d8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	0c1b      	lsrs	r3, r3, #16
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80070e4:	b2da      	uxtb	r2, r3
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	0a1b      	lsrs	r3, r3, #8
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070f4:	b2da      	uxtb	r2, r3
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007102:	b2da      	uxtb	r2, r3
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	0d9b      	lsrs	r3, r3, #22
 800710c:	b2db      	uxtb	r3, r3
 800710e:	f003 0301 	and.w	r3, r3, #1
 8007112:	b2da      	uxtb	r2, r3
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d11a      	bne.n	8007154 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	781b      	ldrb	r3, [r3, #0]
 8007122:	4618      	mov	r0, r3
 8007124:	f000 fb6e 	bl	8007804 <RTC_Bcd2ToByte>
 8007128:	4603      	mov	r3, r0
 800712a:	461a      	mov	r2, r3
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	785b      	ldrb	r3, [r3, #1]
 8007134:	4618      	mov	r0, r3
 8007136:	f000 fb65 	bl	8007804 <RTC_Bcd2ToByte>
 800713a:	4603      	mov	r3, r0
 800713c:	461a      	mov	r2, r3
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	789b      	ldrb	r3, [r3, #2]
 8007146:	4618      	mov	r0, r3
 8007148:	f000 fb5c 	bl	8007804 <RTC_Bcd2ToByte>
 800714c:	4603      	mov	r3, r0
 800714e:	461a      	mov	r2, r3
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3718      	adds	r7, #24
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}

0800715e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800715e:	b590      	push	{r4, r7, lr}
 8007160:	b087      	sub	sp, #28
 8007162:	af00      	add	r7, sp, #0
 8007164:	60f8      	str	r0, [r7, #12]
 8007166:	60b9      	str	r1, [r7, #8]
 8007168:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d101      	bne.n	8007178 <HAL_RTC_SetDate+0x1a>
 8007174:	2302      	movs	r3, #2
 8007176:	e075      	b.n	8007264 <HAL_RTC_SetDate+0x106>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2202      	movs	r2, #2
 8007184:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d10e      	bne.n	80071ac <HAL_RTC_SetDate+0x4e>
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	785b      	ldrb	r3, [r3, #1]
 8007192:	f003 0310 	and.w	r3, r3, #16
 8007196:	2b00      	cmp	r3, #0
 8007198:	d008      	beq.n	80071ac <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	785b      	ldrb	r3, [r3, #1]
 800719e:	f023 0310 	bic.w	r3, r3, #16
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	330a      	adds	r3, #10
 80071a6:	b2da      	uxtb	r2, r3
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d11c      	bne.n	80071ec <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	78db      	ldrb	r3, [r3, #3]
 80071b6:	4618      	mov	r0, r3
 80071b8:	f000 fb04 	bl	80077c4 <RTC_ByteToBcd2>
 80071bc:	4603      	mov	r3, r0
 80071be:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	785b      	ldrb	r3, [r3, #1]
 80071c4:	4618      	mov	r0, r3
 80071c6:	f000 fafd 	bl	80077c4 <RTC_ByteToBcd2>
 80071ca:	4603      	mov	r3, r0
 80071cc:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80071ce:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	789b      	ldrb	r3, [r3, #2]
 80071d4:	4618      	mov	r0, r3
 80071d6:	f000 faf5 	bl	80077c4 <RTC_ByteToBcd2>
 80071da:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80071dc:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	781b      	ldrb	r3, [r3, #0]
 80071e4:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80071e6:	4313      	orrs	r3, r2
 80071e8:	617b      	str	r3, [r7, #20]
 80071ea:	e00e      	b.n	800720a <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	78db      	ldrb	r3, [r3, #3]
 80071f0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	785b      	ldrb	r3, [r3, #1]
 80071f6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80071f8:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80071fa:	68ba      	ldr	r2, [r7, #8]
 80071fc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80071fe:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007206:	4313      	orrs	r3, r2
 8007208:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	22ca      	movs	r2, #202	@ 0xca
 8007210:	625a      	str	r2, [r3, #36]	@ 0x24
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	2253      	movs	r2, #83	@ 0x53
 8007218:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f000 fa60 	bl	80076e0 <RTC_EnterInitMode>
 8007220:	4603      	mov	r3, r0
 8007222:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007224:	7cfb      	ldrb	r3, [r7, #19]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d10c      	bne.n	8007244 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007234:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007238:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800723a:	68f8      	ldr	r0, [r7, #12]
 800723c:	f000 fa84 	bl	8007748 <RTC_ExitInitMode>
 8007240:	4603      	mov	r3, r0
 8007242:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	22ff      	movs	r2, #255	@ 0xff
 800724a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800724c:	7cfb      	ldrb	r3, [r7, #19]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d103      	bne.n	800725a <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2201      	movs	r2, #1
 8007256:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007262:	7cfb      	ldrb	r3, [r7, #19]
}
 8007264:	4618      	mov	r0, r3
 8007266:	371c      	adds	r7, #28
 8007268:	46bd      	mov	sp, r7
 800726a:	bd90      	pop	{r4, r7, pc}

0800726c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800726c:	b590      	push	{r4, r7, lr}
 800726e:	b089      	sub	sp, #36	@ 0x24
 8007270:	af00      	add	r7, sp, #0
 8007272:	60f8      	str	r0, [r7, #12]
 8007274:	60b9      	str	r1, [r7, #8]
 8007276:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800727e:	2b01      	cmp	r3, #1
 8007280:	d101      	bne.n	8007286 <HAL_RTC_SetAlarm_IT+0x1a>
 8007282:	2302      	movs	r3, #2
 8007284:	e127      	b.n	80074d6 <HAL_RTC_SetAlarm_IT+0x26a>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2202      	movs	r2, #2
 8007292:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d137      	bne.n	800730c <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d102      	bne.n	80072b0 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	2200      	movs	r2, #0
 80072ae:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	4618      	mov	r0, r3
 80072b6:	f000 fa85 	bl	80077c4 <RTC_ByteToBcd2>
 80072ba:	4603      	mov	r3, r0
 80072bc:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	785b      	ldrb	r3, [r3, #1]
 80072c2:	4618      	mov	r0, r3
 80072c4:	f000 fa7e 	bl	80077c4 <RTC_ByteToBcd2>
 80072c8:	4603      	mov	r3, r0
 80072ca:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80072cc:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	789b      	ldrb	r3, [r3, #2]
 80072d2:	4618      	mov	r0, r3
 80072d4:	f000 fa76 	bl	80077c4 <RTC_ByteToBcd2>
 80072d8:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80072da:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	78db      	ldrb	r3, [r3, #3]
 80072e2:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80072e4:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80072ee:	4618      	mov	r0, r3
 80072f0:	f000 fa68 	bl	80077c4 <RTC_ByteToBcd2>
 80072f4:	4603      	mov	r3, r0
 80072f6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80072f8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007300:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007306:	4313      	orrs	r3, r2
 8007308:	61fb      	str	r3, [r7, #28]
 800730a:	e023      	b.n	8007354 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007316:	2b00      	cmp	r3, #0
 8007318:	d102      	bne.n	8007320 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	2200      	movs	r2, #0
 800731e:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	785b      	ldrb	r3, [r3, #1]
 800732a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800732c:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800732e:	68ba      	ldr	r2, [r7, #8]
 8007330:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007332:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	78db      	ldrb	r3, [r3, #3]
 8007338:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800733a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007342:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007344:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800734a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007350:	4313      	orrs	r3, r2
 8007352:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	685a      	ldr	r2, [r3, #4]
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	69db      	ldr	r3, [r3, #28]
 800735c:	4313      	orrs	r3, r2
 800735e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	22ca      	movs	r2, #202	@ 0xca
 8007366:	625a      	str	r2, [r3, #36]	@ 0x24
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2253      	movs	r2, #83	@ 0x53
 800736e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007374:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007378:	d14a      	bne.n	8007410 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	689a      	ldr	r2, [r3, #8]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007388:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	b2da      	uxtb	r2, r3
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800739a:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 800739c:	f7fb fd06 	bl	8002dac <HAL_GetTick>
 80073a0:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80073a2:	e015      	b.n	80073d0 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80073a4:	f7fb fd02 	bl	8002dac <HAL_GetTick>
 80073a8:	4602      	mov	r2, r0
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80073b2:	d90d      	bls.n	80073d0 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	22ff      	movs	r2, #255	@ 0xff
 80073ba:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2203      	movs	r2, #3
 80073c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80073cc:	2303      	movs	r3, #3
 80073ce:	e082      	b.n	80074d6 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	f003 0301 	and.w	r3, r3, #1
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d0e2      	beq.n	80073a4 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	69fa      	ldr	r2, [r7, #28]
 80073e4:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	69ba      	ldr	r2, [r7, #24]
 80073ec:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	689a      	ldr	r2, [r3, #8]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80073fc:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	689a      	ldr	r2, [r3, #8]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800740c:	609a      	str	r2, [r3, #8]
 800740e:	e049      	b.n	80074a4 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	689a      	ldr	r2, [r3, #8]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800741e:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	b2da      	uxtb	r2, r3
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007430:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 8007432:	f7fb fcbb 	bl	8002dac <HAL_GetTick>
 8007436:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007438:	e015      	b.n	8007466 <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800743a:	f7fb fcb7 	bl	8002dac <HAL_GetTick>
 800743e:	4602      	mov	r2, r0
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	1ad3      	subs	r3, r2, r3
 8007444:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007448:	d90d      	bls.n	8007466 <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	22ff      	movs	r2, #255	@ 0xff
 8007450:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2203      	movs	r2, #3
 8007456:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007462:	2303      	movs	r3, #3
 8007464:	e037      	b.n	80074d6 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	f003 0302 	and.w	r3, r3, #2
 8007470:	2b00      	cmp	r3, #0
 8007472:	d0e2      	beq.n	800743a <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	69fa      	ldr	r2, [r7, #28]
 800747a:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	69ba      	ldr	r2, [r7, #24]
 8007482:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	689a      	ldr	r2, [r3, #8]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007492:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	689a      	ldr	r2, [r3, #8]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80074a2:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80074a4:	4b0e      	ldr	r3, [pc, #56]	@ (80074e0 <HAL_RTC_SetAlarm_IT+0x274>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a0d      	ldr	r2, [pc, #52]	@ (80074e0 <HAL_RTC_SetAlarm_IT+0x274>)
 80074aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80074ae:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80074b0:	4b0b      	ldr	r3, [pc, #44]	@ (80074e0 <HAL_RTC_SetAlarm_IT+0x274>)
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	4a0a      	ldr	r2, [pc, #40]	@ (80074e0 <HAL_RTC_SetAlarm_IT+0x274>)
 80074b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80074ba:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	22ff      	movs	r2, #255	@ 0xff
 80074c2:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3724      	adds	r7, #36	@ 0x24
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd90      	pop	{r4, r7, pc}
 80074de:	bf00      	nop
 80074e0:	40010400 	.word	0x40010400

080074e4 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d101      	bne.n	80074fc <HAL_RTC_DeactivateAlarm+0x18>
 80074f8:	2302      	movs	r3, #2
 80074fa:	e083      	b.n	8007604 <HAL_RTC_DeactivateAlarm+0x120>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2201      	movs	r2, #1
 8007500:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2202      	movs	r2, #2
 8007508:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	22ca      	movs	r2, #202	@ 0xca
 8007512:	625a      	str	r2, [r3, #36]	@ 0x24
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2253      	movs	r2, #83	@ 0x53
 800751a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007522:	d131      	bne.n	8007588 <HAL_RTC_DeactivateAlarm+0xa4>
    /* AlarmA */
#if defined (RTC_ALRMASSR_SSCLR)
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
#endif

    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	689a      	ldr	r2, [r3, #8]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007532:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	689a      	ldr	r2, [r3, #8]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007542:	609a      	str	r2, [r3, #8]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8007544:	f7fb fc32 	bl	8002dac <HAL_GetTick>
 8007548:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800754a:	e015      	b.n	8007578 <HAL_RTC_DeactivateAlarm+0x94>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800754c:	f7fb fc2e 	bl	8002dac <HAL_GetTick>
 8007550:	4602      	mov	r2, r0
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800755a:	d90d      	bls.n	8007578 <HAL_RTC_DeactivateAlarm+0x94>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	22ff      	movs	r2, #255	@ 0xff
 8007562:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2203      	movs	r2, #3
 8007568:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007574:	2303      	movs	r3, #3
 8007576:	e045      	b.n	8007604 <HAL_RTC_DeactivateAlarm+0x120>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	f003 0301 	and.w	r3, r3, #1
 8007582:	2b00      	cmp	r3, #0
 8007584:	d0e2      	beq.n	800754c <HAL_RTC_DeactivateAlarm+0x68>
 8007586:	e030      	b.n	80075ea <HAL_RTC_DeactivateAlarm+0x106>
    /* AlarmB */
#if defined (RTC_ALRMBSSR_SSCLR)
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMASSR_SSCLR);
#endif

    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689a      	ldr	r2, [r3, #8]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007596:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	689a      	ldr	r2, [r3, #8]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80075a6:	609a      	str	r2, [r3, #8]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 80075a8:	f7fb fc00 	bl	8002dac <HAL_GetTick>
 80075ac:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80075ae:	e015      	b.n	80075dc <HAL_RTC_DeactivateAlarm+0xf8>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80075b0:	f7fb fbfc 	bl	8002dac <HAL_GetTick>
 80075b4:	4602      	mov	r2, r0
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	1ad3      	subs	r3, r2, r3
 80075ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80075be:	d90d      	bls.n	80075dc <HAL_RTC_DeactivateAlarm+0xf8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	22ff      	movs	r2, #255	@ 0xff
 80075c6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2203      	movs	r2, #3
 80075cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2200      	movs	r2, #0
 80075d4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80075d8:	2303      	movs	r3, #3
 80075da:	e013      	b.n	8007604 <HAL_RTC_DeactivateAlarm+0x120>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	f003 0302 	and.w	r3, r3, #2
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d0e2      	beq.n	80075b0 <HAL_RTC_DeactivateAlarm+0xcc>
      }
    }
#endif
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	22ff      	movs	r2, #255	@ 0xff
 80075f0:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2201      	movs	r2, #1
 80075f6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007602:	2300      	movs	r3, #0
}
 8007604:	4618      	mov	r0, r3
 8007606:	3710      	adds	r7, #16
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}

0800760c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b082      	sub	sp, #8
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007614:	4b1f      	ldr	r3, [pc, #124]	@ (8007694 <HAL_RTC_AlarmIRQHandler+0x88>)
 8007616:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800761a:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007626:	2b00      	cmp	r3, #0
 8007628:	d012      	beq.n	8007650 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007634:	2b00      	cmp	r3, #0
 8007636:	d00b      	beq.n	8007650 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68db      	ldr	r3, [r3, #12]
 800763e:	b2da      	uxtb	r2, r3
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8007648:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f7f9 fae0 	bl	8000c10 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d012      	beq.n	8007684 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	68db      	ldr	r3, [r3, #12]
 8007664:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007668:	2b00      	cmp	r3, #0
 800766a:	d00b      	beq.n	8007684 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	b2da      	uxtb	r2, r3
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800767c:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 f921 	bl	80078c6 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 800768c:	bf00      	nop
 800768e:	3708      	adds	r7, #8
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}
 8007694:	40010400 	.word	0x40010400

08007698 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a0d      	ldr	r2, [pc, #52]	@ (80076dc <HAL_RTC_WaitForSynchro+0x44>)
 80076a6:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80076a8:	f7fb fb80 	bl	8002dac <HAL_GetTick>
 80076ac:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80076ae:	e009      	b.n	80076c4 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80076b0:	f7fb fb7c 	bl	8002dac <HAL_GetTick>
 80076b4:	4602      	mov	r2, r0
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80076be:	d901      	bls.n	80076c4 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 80076c0:	2303      	movs	r3, #3
 80076c2:	e007      	b.n	80076d4 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	f003 0320 	and.w	r3, r3, #32
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d0ee      	beq.n	80076b0 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 80076d2:	2300      	movs	r3, #0
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3710      	adds	r7, #16
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}
 80076dc:	0003ff5f 	.word	0x0003ff5f

080076e0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b084      	sub	sp, #16
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80076e8:	2300      	movs	r3, #0
 80076ea:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	68db      	ldr	r3, [r3, #12]
 80076f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d120      	bne.n	800773c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007702:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007704:	f7fb fb52 	bl	8002dac <HAL_GetTick>
 8007708:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800770a:	e00d      	b.n	8007728 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800770c:	f7fb fb4e 	bl	8002dac <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800771a:	d905      	bls.n	8007728 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800771c:	2303      	movs	r3, #3
 800771e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2203      	movs	r2, #3
 8007724:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	68db      	ldr	r3, [r3, #12]
 800772e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007732:	2b00      	cmp	r3, #0
 8007734:	d102      	bne.n	800773c <RTC_EnterInitMode+0x5c>
 8007736:	7bfb      	ldrb	r3, [r7, #15]
 8007738:	2b03      	cmp	r3, #3
 800773a:	d1e7      	bne.n	800770c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800773c:	7bfb      	ldrb	r3, [r7, #15]
}
 800773e:	4618      	mov	r0, r3
 8007740:	3710      	adds	r7, #16
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}
	...

08007748 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b084      	sub	sp, #16
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007750:	2300      	movs	r3, #0
 8007752:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007754:	4b1a      	ldr	r3, [pc, #104]	@ (80077c0 <RTC_ExitInitMode+0x78>)
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	4a19      	ldr	r2, [pc, #100]	@ (80077c0 <RTC_ExitInitMode+0x78>)
 800775a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800775e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007760:	4b17      	ldr	r3, [pc, #92]	@ (80077c0 <RTC_ExitInitMode+0x78>)
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	f003 0320 	and.w	r3, r3, #32
 8007768:	2b00      	cmp	r3, #0
 800776a:	d10c      	bne.n	8007786 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f7ff ff93 	bl	8007698 <HAL_RTC_WaitForSynchro>
 8007772:	4603      	mov	r3, r0
 8007774:	2b00      	cmp	r3, #0
 8007776:	d01e      	beq.n	80077b6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2203      	movs	r2, #3
 800777c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007780:	2303      	movs	r3, #3
 8007782:	73fb      	strb	r3, [r7, #15]
 8007784:	e017      	b.n	80077b6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007786:	4b0e      	ldr	r3, [pc, #56]	@ (80077c0 <RTC_ExitInitMode+0x78>)
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	4a0d      	ldr	r2, [pc, #52]	@ (80077c0 <RTC_ExitInitMode+0x78>)
 800778c:	f023 0320 	bic.w	r3, r3, #32
 8007790:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f7ff ff80 	bl	8007698 <HAL_RTC_WaitForSynchro>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d005      	beq.n	80077aa <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2203      	movs	r2, #3
 80077a2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80077a6:	2303      	movs	r3, #3
 80077a8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80077aa:	4b05      	ldr	r3, [pc, #20]	@ (80077c0 <RTC_ExitInitMode+0x78>)
 80077ac:	689b      	ldr	r3, [r3, #8]
 80077ae:	4a04      	ldr	r2, [pc, #16]	@ (80077c0 <RTC_ExitInitMode+0x78>)
 80077b0:	f043 0320 	orr.w	r3, r3, #32
 80077b4:	6093      	str	r3, [r2, #8]
  }

  return status;
 80077b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3710      	adds	r7, #16
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}
 80077c0:	40002800 	.word	0x40002800

080077c4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	4603      	mov	r3, r0
 80077cc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80077ce:	2300      	movs	r3, #0
 80077d0:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80077d2:	79fb      	ldrb	r3, [r7, #7]
 80077d4:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80077d6:	e005      	b.n	80077e4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	3301      	adds	r3, #1
 80077dc:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80077de:	7afb      	ldrb	r3, [r7, #11]
 80077e0:	3b0a      	subs	r3, #10
 80077e2:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80077e4:	7afb      	ldrb	r3, [r7, #11]
 80077e6:	2b09      	cmp	r3, #9
 80077e8:	d8f6      	bhi.n	80077d8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	011b      	lsls	r3, r3, #4
 80077f0:	b2da      	uxtb	r2, r3
 80077f2:	7afb      	ldrb	r3, [r7, #11]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	b2db      	uxtb	r3, r3
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3714      	adds	r7, #20
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr

08007804 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007804:	b480      	push	{r7}
 8007806:	b085      	sub	sp, #20
 8007808:	af00      	add	r7, sp, #0
 800780a:	4603      	mov	r3, r0
 800780c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800780e:	79fb      	ldrb	r3, [r7, #7]
 8007810:	091b      	lsrs	r3, r3, #4
 8007812:	b2db      	uxtb	r3, r3
 8007814:	461a      	mov	r2, r3
 8007816:	0092      	lsls	r2, r2, #2
 8007818:	4413      	add	r3, r2
 800781a:	005b      	lsls	r3, r3, #1
 800781c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800781e:	79fb      	ldrb	r3, [r7, #7]
 8007820:	f003 030f 	and.w	r3, r3, #15
 8007824:	b2da      	uxtb	r2, r3
 8007826:	7bfb      	ldrb	r3, [r7, #15]
 8007828:	4413      	add	r3, r2
 800782a:	b2db      	uxtb	r3, r3
}
 800782c:	4618      	mov	r0, r3
 800782e:	3714      	adds	r7, #20
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr

08007838 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput)
{
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007848:	2b01      	cmp	r3, #1
 800784a:	d101      	bne.n	8007850 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 800784c:	2302      	movs	r3, #2
 800784e:	e034      	b.n	80078ba <HAL_RTCEx_SetCalibrationOutPut+0x82>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2201      	movs	r2, #1
 8007854:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2202      	movs	r2, #2
 800785c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	22ca      	movs	r2, #202	@ 0xca
 8007866:	625a      	str	r2, [r3, #36]	@ 0x24
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2253      	movs	r2, #83	@ 0x53
 800786e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	689a      	ldr	r2, [r3, #8]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 800787e:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6899      	ldr	r1, [r3, #8]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	683a      	ldr	r2, [r7, #0]
 800788c:	430a      	orrs	r2, r1
 800788e:	609a      	str	r2, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	689a      	ldr	r2, [r3, #8]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800789e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	22ff      	movs	r2, #255	@ 0xff
 80078a6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80078b8:	2300      	movs	r3, #0
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	370c      	adds	r7, #12
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr

080078c6 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80078c6:	b480      	push	{r7}
 80078c8:	b083      	sub	sp, #12
 80078ca:	af00      	add	r7, sp, #0
 80078cc:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80078ce:	bf00      	nop
 80078d0:	370c      	adds	r7, #12
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr

080078da <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b082      	sub	sp, #8
 80078de:	af00      	add	r7, sp, #0
 80078e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d101      	bne.n	80078ec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80078e8:	2301      	movs	r3, #1
 80078ea:	e049      	b.n	8007980 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d106      	bne.n	8007906 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f7fb f84f 	bl	80029a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2202      	movs	r2, #2
 800790a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	3304      	adds	r3, #4
 8007916:	4619      	mov	r1, r3
 8007918:	4610      	mov	r0, r2
 800791a:	f000 fa03 	bl	8007d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2201      	movs	r2, #1
 8007922:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2201      	movs	r2, #1
 800792a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2201      	movs	r2, #1
 800793a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2201      	movs	r2, #1
 8007942:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2201      	movs	r2, #1
 800794a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2201      	movs	r2, #1
 8007952:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2201      	movs	r2, #1
 800795a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2201      	movs	r2, #1
 800796a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2201      	movs	r2, #1
 800797a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3708      	adds	r7, #8
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007996:	b2db      	uxtb	r3, r3
 8007998:	2b01      	cmp	r3, #1
 800799a:	d001      	beq.n	80079a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800799c:	2301      	movs	r3, #1
 800799e:	e04f      	b.n	8007a40 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2202      	movs	r2, #2
 80079a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68da      	ldr	r2, [r3, #12]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f042 0201 	orr.w	r2, r2, #1
 80079b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a23      	ldr	r2, [pc, #140]	@ (8007a4c <HAL_TIM_Base_Start_IT+0xc4>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d01d      	beq.n	80079fe <HAL_TIM_Base_Start_IT+0x76>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079ca:	d018      	beq.n	80079fe <HAL_TIM_Base_Start_IT+0x76>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a1f      	ldr	r2, [pc, #124]	@ (8007a50 <HAL_TIM_Base_Start_IT+0xc8>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d013      	beq.n	80079fe <HAL_TIM_Base_Start_IT+0x76>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a1e      	ldr	r2, [pc, #120]	@ (8007a54 <HAL_TIM_Base_Start_IT+0xcc>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d00e      	beq.n	80079fe <HAL_TIM_Base_Start_IT+0x76>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007a58 <HAL_TIM_Base_Start_IT+0xd0>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d009      	beq.n	80079fe <HAL_TIM_Base_Start_IT+0x76>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a1b      	ldr	r2, [pc, #108]	@ (8007a5c <HAL_TIM_Base_Start_IT+0xd4>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d004      	beq.n	80079fe <HAL_TIM_Base_Start_IT+0x76>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a19      	ldr	r2, [pc, #100]	@ (8007a60 <HAL_TIM_Base_Start_IT+0xd8>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d115      	bne.n	8007a2a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	689a      	ldr	r2, [r3, #8]
 8007a04:	4b17      	ldr	r3, [pc, #92]	@ (8007a64 <HAL_TIM_Base_Start_IT+0xdc>)
 8007a06:	4013      	ands	r3, r2
 8007a08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2b06      	cmp	r3, #6
 8007a0e:	d015      	beq.n	8007a3c <HAL_TIM_Base_Start_IT+0xb4>
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a16:	d011      	beq.n	8007a3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f042 0201 	orr.w	r2, r2, #1
 8007a26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a28:	e008      	b.n	8007a3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f042 0201 	orr.w	r2, r2, #1
 8007a38:	601a      	str	r2, [r3, #0]
 8007a3a:	e000      	b.n	8007a3e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a3c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3714      	adds	r7, #20
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr
 8007a4c:	40012c00 	.word	0x40012c00
 8007a50:	40000400 	.word	0x40000400
 8007a54:	40000800 	.word	0x40000800
 8007a58:	40000c00 	.word	0x40000c00
 8007a5c:	40013400 	.word	0x40013400
 8007a60:	40014000 	.word	0x40014000
 8007a64:	00010007 	.word	0x00010007

08007a68 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	68da      	ldr	r2, [r3, #12]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f022 0201 	bic.w	r2, r2, #1
 8007a7e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	6a1a      	ldr	r2, [r3, #32]
 8007a86:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d10f      	bne.n	8007ab0 <HAL_TIM_Base_Stop_IT+0x48>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	6a1a      	ldr	r2, [r3, #32]
 8007a96:	f240 4344 	movw	r3, #1092	@ 0x444
 8007a9a:	4013      	ands	r3, r2
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d107      	bne.n	8007ab0 <HAL_TIM_Base_Stop_IT+0x48>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f022 0201 	bic.w	r2, r2, #1
 8007aae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	370c      	adds	r7, #12
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr

08007ac6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ac6:	b580      	push	{r7, lr}
 8007ac8:	b084      	sub	sp, #16
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68db      	ldr	r3, [r3, #12]
 8007ad4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	f003 0302 	and.w	r3, r3, #2
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d020      	beq.n	8007b2a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f003 0302 	and.w	r3, r3, #2
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d01b      	beq.n	8007b2a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f06f 0202 	mvn.w	r2, #2
 8007afa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	699b      	ldr	r3, [r3, #24]
 8007b08:	f003 0303 	and.w	r3, r3, #3
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d003      	beq.n	8007b18 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 f8e9 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 8007b16:	e005      	b.n	8007b24 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f000 f8db 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 f8ec 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	f003 0304 	and.w	r3, r3, #4
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d020      	beq.n	8007b76 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	f003 0304 	and.w	r3, r3, #4
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d01b      	beq.n	8007b76 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f06f 0204 	mvn.w	r2, #4
 8007b46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2202      	movs	r2, #2
 8007b4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	699b      	ldr	r3, [r3, #24]
 8007b54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d003      	beq.n	8007b64 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 f8c3 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 8007b62:	e005      	b.n	8007b70 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 f8b5 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 f8c6 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2200      	movs	r2, #0
 8007b74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	f003 0308 	and.w	r3, r3, #8
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d020      	beq.n	8007bc2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f003 0308 	and.w	r3, r3, #8
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d01b      	beq.n	8007bc2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f06f 0208 	mvn.w	r2, #8
 8007b92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2204      	movs	r2, #4
 8007b98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	69db      	ldr	r3, [r3, #28]
 8007ba0:	f003 0303 	and.w	r3, r3, #3
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d003      	beq.n	8007bb0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 f89d 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 8007bae:	e005      	b.n	8007bbc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f000 f88f 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 f8a0 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	f003 0310 	and.w	r3, r3, #16
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d020      	beq.n	8007c0e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f003 0310 	and.w	r3, r3, #16
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d01b      	beq.n	8007c0e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f06f 0210 	mvn.w	r2, #16
 8007bde:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2208      	movs	r2, #8
 8007be4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	69db      	ldr	r3, [r3, #28]
 8007bec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d003      	beq.n	8007bfc <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 f877 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 8007bfa:	e005      	b.n	8007c08 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f000 f869 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f87a 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	f003 0301 	and.w	r3, r3, #1
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d00c      	beq.n	8007c32 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f003 0301 	and.w	r3, r3, #1
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d007      	beq.n	8007c32 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f06f 0201 	mvn.w	r2, #1
 8007c2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f7f8 ff9d 	bl	8000b6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d104      	bne.n	8007c46 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d00c      	beq.n	8007c60 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d007      	beq.n	8007c60 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 f99a 	bl	8007f94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00c      	beq.n	8007c84 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d007      	beq.n	8007c84 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f000 f992 	bl	8007fa8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00c      	beq.n	8007ca8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d007      	beq.n	8007ca8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f000 f834 	bl	8007d10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	f003 0320 	and.w	r3, r3, #32
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d00c      	beq.n	8007ccc <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f003 0320 	and.w	r3, r3, #32
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d007      	beq.n	8007ccc <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f06f 0220 	mvn.w	r2, #32
 8007cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 f95a 	bl	8007f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007ccc:	bf00      	nop
 8007cce:	3710      	adds	r7, #16
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007cf0:	bf00      	nop
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d04:	bf00      	nop
 8007d06:	370c      	adds	r7, #12
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d18:	bf00      	nop
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	4a46      	ldr	r2, [pc, #280]	@ (8007e50 <TIM_Base_SetConfig+0x12c>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d013      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d42:	d00f      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4a43      	ldr	r2, [pc, #268]	@ (8007e54 <TIM_Base_SetConfig+0x130>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d00b      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	4a42      	ldr	r2, [pc, #264]	@ (8007e58 <TIM_Base_SetConfig+0x134>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d007      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	4a41      	ldr	r2, [pc, #260]	@ (8007e5c <TIM_Base_SetConfig+0x138>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d003      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	4a40      	ldr	r2, [pc, #256]	@ (8007e60 <TIM_Base_SetConfig+0x13c>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d108      	bne.n	8007d76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	68fa      	ldr	r2, [r7, #12]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	4a35      	ldr	r2, [pc, #212]	@ (8007e50 <TIM_Base_SetConfig+0x12c>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d01f      	beq.n	8007dbe <TIM_Base_SetConfig+0x9a>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d84:	d01b      	beq.n	8007dbe <TIM_Base_SetConfig+0x9a>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	4a32      	ldr	r2, [pc, #200]	@ (8007e54 <TIM_Base_SetConfig+0x130>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d017      	beq.n	8007dbe <TIM_Base_SetConfig+0x9a>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	4a31      	ldr	r2, [pc, #196]	@ (8007e58 <TIM_Base_SetConfig+0x134>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d013      	beq.n	8007dbe <TIM_Base_SetConfig+0x9a>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	4a30      	ldr	r2, [pc, #192]	@ (8007e5c <TIM_Base_SetConfig+0x138>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d00f      	beq.n	8007dbe <TIM_Base_SetConfig+0x9a>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4a2f      	ldr	r2, [pc, #188]	@ (8007e60 <TIM_Base_SetConfig+0x13c>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d00b      	beq.n	8007dbe <TIM_Base_SetConfig+0x9a>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a2e      	ldr	r2, [pc, #184]	@ (8007e64 <TIM_Base_SetConfig+0x140>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d007      	beq.n	8007dbe <TIM_Base_SetConfig+0x9a>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a2d      	ldr	r2, [pc, #180]	@ (8007e68 <TIM_Base_SetConfig+0x144>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d003      	beq.n	8007dbe <TIM_Base_SetConfig+0x9a>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a2c      	ldr	r2, [pc, #176]	@ (8007e6c <TIM_Base_SetConfig+0x148>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d108      	bne.n	8007dd0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007dc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	68fa      	ldr	r2, [r7, #12]
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	68fa      	ldr	r2, [r7, #12]
 8007de2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	689a      	ldr	r2, [r3, #8]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	4a16      	ldr	r2, [pc, #88]	@ (8007e50 <TIM_Base_SetConfig+0x12c>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d00f      	beq.n	8007e1c <TIM_Base_SetConfig+0xf8>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	4a18      	ldr	r2, [pc, #96]	@ (8007e60 <TIM_Base_SetConfig+0x13c>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d00b      	beq.n	8007e1c <TIM_Base_SetConfig+0xf8>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	4a17      	ldr	r2, [pc, #92]	@ (8007e64 <TIM_Base_SetConfig+0x140>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d007      	beq.n	8007e1c <TIM_Base_SetConfig+0xf8>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4a16      	ldr	r2, [pc, #88]	@ (8007e68 <TIM_Base_SetConfig+0x144>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d003      	beq.n	8007e1c <TIM_Base_SetConfig+0xf8>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4a15      	ldr	r2, [pc, #84]	@ (8007e6c <TIM_Base_SetConfig+0x148>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d103      	bne.n	8007e24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	691a      	ldr	r2, [r3, #16]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	f003 0301 	and.w	r3, r3, #1
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d105      	bne.n	8007e42 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	f023 0201 	bic.w	r2, r3, #1
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	611a      	str	r2, [r3, #16]
  }
}
 8007e42:	bf00      	nop
 8007e44:	3714      	adds	r7, #20
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	40012c00 	.word	0x40012c00
 8007e54:	40000400 	.word	0x40000400
 8007e58:	40000800 	.word	0x40000800
 8007e5c:	40000c00 	.word	0x40000c00
 8007e60:	40013400 	.word	0x40013400
 8007e64:	40014000 	.word	0x40014000
 8007e68:	40014400 	.word	0x40014400
 8007e6c:	40014800 	.word	0x40014800

08007e70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b085      	sub	sp, #20
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d101      	bne.n	8007e88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e84:	2302      	movs	r3, #2
 8007e86:	e068      	b.n	8007f5a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2202      	movs	r2, #2
 8007e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	689b      	ldr	r3, [r3, #8]
 8007ea6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a2e      	ldr	r2, [pc, #184]	@ (8007f68 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d004      	beq.n	8007ebc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a2d      	ldr	r2, [pc, #180]	@ (8007f6c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d108      	bne.n	8007ece <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007ec2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	68fa      	ldr	r2, [r7, #12]
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ed4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68fa      	ldr	r2, [r7, #12]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68fa      	ldr	r2, [r7, #12]
 8007ee6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a1e      	ldr	r2, [pc, #120]	@ (8007f68 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d01d      	beq.n	8007f2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007efa:	d018      	beq.n	8007f2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a1b      	ldr	r2, [pc, #108]	@ (8007f70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d013      	beq.n	8007f2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a1a      	ldr	r2, [pc, #104]	@ (8007f74 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d00e      	beq.n	8007f2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a18      	ldr	r2, [pc, #96]	@ (8007f78 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d009      	beq.n	8007f2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a13      	ldr	r2, [pc, #76]	@ (8007f6c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d004      	beq.n	8007f2e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a14      	ldr	r2, [pc, #80]	@ (8007f7c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d10c      	bne.n	8007f48 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	68ba      	ldr	r2, [r7, #8]
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	68ba      	ldr	r2, [r7, #8]
 8007f46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3714      	adds	r7, #20
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr
 8007f66:	bf00      	nop
 8007f68:	40012c00 	.word	0x40012c00
 8007f6c:	40013400 	.word	0x40013400
 8007f70:	40000400 	.word	0x40000400
 8007f74:	40000800 	.word	0x40000800
 8007f78:	40000c00 	.word	0x40000c00
 8007f7c:	40014000 	.word	0x40014000

08007f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f88:	bf00      	nop
 8007f8a:	370c      	adds	r7, #12
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr

08007f94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f9c:	bf00      	nop
 8007f9e:	370c      	adds	r7, #12
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b083      	sub	sp, #12
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007fb0:	bf00      	nop
 8007fb2:	370c      	adds	r7, #12
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr

08007fbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b082      	sub	sp, #8
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d101      	bne.n	8007fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e042      	b.n	8008054 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d106      	bne.n	8007fe6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f7fa fd35 	bl	8002a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2224      	movs	r2, #36	@ 0x24
 8007fea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f022 0201 	bic.w	r2, r2, #1
 8007ffc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008002:	2b00      	cmp	r3, #0
 8008004:	d002      	beq.n	800800c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f000 ff60 	bl	8008ecc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f000 fc61 	bl	80088d4 <UART_SetConfig>
 8008012:	4603      	mov	r3, r0
 8008014:	2b01      	cmp	r3, #1
 8008016:	d101      	bne.n	800801c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	e01b      	b.n	8008054 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	685a      	ldr	r2, [r3, #4]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800802a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	689a      	ldr	r2, [r3, #8]
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800803a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	681a      	ldr	r2, [r3, #0]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f042 0201 	orr.w	r2, r2, #1
 800804a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 ffdf 	bl	8009010 <UART_CheckIdleState>
 8008052:	4603      	mov	r3, r0
}
 8008054:	4618      	mov	r0, r3
 8008056:	3708      	adds	r7, #8
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}

0800805c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b08a      	sub	sp, #40	@ 0x28
 8008060:	af02      	add	r7, sp, #8
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	603b      	str	r3, [r7, #0]
 8008068:	4613      	mov	r3, r2
 800806a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008072:	2b20      	cmp	r3, #32
 8008074:	d17b      	bne.n	800816e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d002      	beq.n	8008082 <HAL_UART_Transmit+0x26>
 800807c:	88fb      	ldrh	r3, [r7, #6]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d101      	bne.n	8008086 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	e074      	b.n	8008170 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2200      	movs	r2, #0
 800808a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2221      	movs	r2, #33	@ 0x21
 8008092:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008096:	f7fa fe89 	bl	8002dac <HAL_GetTick>
 800809a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	88fa      	ldrh	r2, [r7, #6]
 80080a0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	88fa      	ldrh	r2, [r7, #6]
 80080a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080b4:	d108      	bne.n	80080c8 <HAL_UART_Transmit+0x6c>
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	691b      	ldr	r3, [r3, #16]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d104      	bne.n	80080c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80080be:	2300      	movs	r3, #0
 80080c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	61bb      	str	r3, [r7, #24]
 80080c6:	e003      	b.n	80080d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080cc:	2300      	movs	r3, #0
 80080ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80080d0:	e030      	b.n	8008134 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	9300      	str	r3, [sp, #0]
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	2200      	movs	r2, #0
 80080da:	2180      	movs	r1, #128	@ 0x80
 80080dc:	68f8      	ldr	r0, [r7, #12]
 80080de:	f001 f841 	bl	8009164 <UART_WaitOnFlagUntilTimeout>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d005      	beq.n	80080f4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2220      	movs	r2, #32
 80080ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80080f0:	2303      	movs	r3, #3
 80080f2:	e03d      	b.n	8008170 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d10b      	bne.n	8008112 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080fa:	69bb      	ldr	r3, [r7, #24]
 80080fc:	881a      	ldrh	r2, [r3, #0]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008106:	b292      	uxth	r2, r2
 8008108:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800810a:	69bb      	ldr	r3, [r7, #24]
 800810c:	3302      	adds	r3, #2
 800810e:	61bb      	str	r3, [r7, #24]
 8008110:	e007      	b.n	8008122 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	781a      	ldrb	r2, [r3, #0]
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	3301      	adds	r3, #1
 8008120:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008128:	b29b      	uxth	r3, r3
 800812a:	3b01      	subs	r3, #1
 800812c:	b29a      	uxth	r2, r3
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800813a:	b29b      	uxth	r3, r3
 800813c:	2b00      	cmp	r3, #0
 800813e:	d1c8      	bne.n	80080d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	9300      	str	r3, [sp, #0]
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	2200      	movs	r2, #0
 8008148:	2140      	movs	r1, #64	@ 0x40
 800814a:	68f8      	ldr	r0, [r7, #12]
 800814c:	f001 f80a 	bl	8009164 <UART_WaitOnFlagUntilTimeout>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d005      	beq.n	8008162 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2220      	movs	r2, #32
 800815a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800815e:	2303      	movs	r3, #3
 8008160:	e006      	b.n	8008170 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2220      	movs	r2, #32
 8008166:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800816a:	2300      	movs	r3, #0
 800816c:	e000      	b.n	8008170 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800816e:	2302      	movs	r3, #2
  }
}
 8008170:	4618      	mov	r0, r3
 8008172:	3720      	adds	r7, #32
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b08a      	sub	sp, #40	@ 0x28
 800817c:	af00      	add	r7, sp, #0
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	60b9      	str	r1, [r7, #8]
 8008182:	4613      	mov	r3, r2
 8008184:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800818c:	2b20      	cmp	r3, #32
 800818e:	d137      	bne.n	8008200 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d002      	beq.n	800819c <HAL_UART_Receive_IT+0x24>
 8008196:	88fb      	ldrh	r3, [r7, #6]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d101      	bne.n	80081a0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	e030      	b.n	8008202 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2200      	movs	r2, #0
 80081a4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a18      	ldr	r2, [pc, #96]	@ (800820c <HAL_UART_Receive_IT+0x94>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d01f      	beq.n	80081f0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d018      	beq.n	80081f0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	e853 3f00 	ldrex	r3, [r3]
 80081ca:	613b      	str	r3, [r7, #16]
   return(result);
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80081d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	461a      	mov	r2, r3
 80081da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081dc:	623b      	str	r3, [r7, #32]
 80081de:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e0:	69f9      	ldr	r1, [r7, #28]
 80081e2:	6a3a      	ldr	r2, [r7, #32]
 80081e4:	e841 2300 	strex	r3, r2, [r1]
 80081e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80081ea:	69bb      	ldr	r3, [r7, #24]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d1e6      	bne.n	80081be <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80081f0:	88fb      	ldrh	r3, [r7, #6]
 80081f2:	461a      	mov	r2, r3
 80081f4:	68b9      	ldr	r1, [r7, #8]
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	f001 f822 	bl	8009240 <UART_Start_Receive_IT>
 80081fc:	4603      	mov	r3, r0
 80081fe:	e000      	b.n	8008202 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008200:	2302      	movs	r3, #2
  }
}
 8008202:	4618      	mov	r0, r3
 8008204:	3728      	adds	r7, #40	@ 0x28
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
 800820a:	bf00      	nop
 800820c:	40008000 	.word	0x40008000

08008210 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b0ba      	sub	sp, #232	@ 0xe8
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	69db      	ldr	r3, [r3, #28]
 800821e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008236:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800823a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800823e:	4013      	ands	r3, r2
 8008240:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008244:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008248:	2b00      	cmp	r3, #0
 800824a:	d11b      	bne.n	8008284 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800824c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008250:	f003 0320 	and.w	r3, r3, #32
 8008254:	2b00      	cmp	r3, #0
 8008256:	d015      	beq.n	8008284 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008258:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800825c:	f003 0320 	and.w	r3, r3, #32
 8008260:	2b00      	cmp	r3, #0
 8008262:	d105      	bne.n	8008270 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008264:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800826c:	2b00      	cmp	r3, #0
 800826e:	d009      	beq.n	8008284 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008274:	2b00      	cmp	r3, #0
 8008276:	f000 8300 	beq.w	800887a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	4798      	blx	r3
      }
      return;
 8008282:	e2fa      	b.n	800887a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8008284:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 8123 	beq.w	80084d4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800828e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008292:	4b8d      	ldr	r3, [pc, #564]	@ (80084c8 <HAL_UART_IRQHandler+0x2b8>)
 8008294:	4013      	ands	r3, r2
 8008296:	2b00      	cmp	r3, #0
 8008298:	d106      	bne.n	80082a8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800829a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800829e:	4b8b      	ldr	r3, [pc, #556]	@ (80084cc <HAL_UART_IRQHandler+0x2bc>)
 80082a0:	4013      	ands	r3, r2
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f000 8116 	beq.w	80084d4 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80082a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ac:	f003 0301 	and.w	r3, r3, #1
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d011      	beq.n	80082d8 <HAL_UART_IRQHandler+0xc8>
 80082b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d00b      	beq.n	80082d8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	2201      	movs	r2, #1
 80082c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082ce:	f043 0201 	orr.w	r2, r3, #1
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082dc:	f003 0302 	and.w	r3, r3, #2
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d011      	beq.n	8008308 <HAL_UART_IRQHandler+0xf8>
 80082e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082e8:	f003 0301 	and.w	r3, r3, #1
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d00b      	beq.n	8008308 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	2202      	movs	r2, #2
 80082f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082fe:	f043 0204 	orr.w	r2, r3, #4
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008308:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800830c:	f003 0304 	and.w	r3, r3, #4
 8008310:	2b00      	cmp	r3, #0
 8008312:	d011      	beq.n	8008338 <HAL_UART_IRQHandler+0x128>
 8008314:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008318:	f003 0301 	and.w	r3, r3, #1
 800831c:	2b00      	cmp	r3, #0
 800831e:	d00b      	beq.n	8008338 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	2204      	movs	r2, #4
 8008326:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800832e:	f043 0202 	orr.w	r2, r3, #2
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008338:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800833c:	f003 0308 	and.w	r3, r3, #8
 8008340:	2b00      	cmp	r3, #0
 8008342:	d017      	beq.n	8008374 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008344:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008348:	f003 0320 	and.w	r3, r3, #32
 800834c:	2b00      	cmp	r3, #0
 800834e:	d105      	bne.n	800835c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008350:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008354:	4b5c      	ldr	r3, [pc, #368]	@ (80084c8 <HAL_UART_IRQHandler+0x2b8>)
 8008356:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008358:	2b00      	cmp	r3, #0
 800835a:	d00b      	beq.n	8008374 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	2208      	movs	r2, #8
 8008362:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800836a:	f043 0208 	orr.w	r2, r3, #8
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008378:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800837c:	2b00      	cmp	r3, #0
 800837e:	d012      	beq.n	80083a6 <HAL_UART_IRQHandler+0x196>
 8008380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008384:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008388:	2b00      	cmp	r3, #0
 800838a:	d00c      	beq.n	80083a6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008394:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800839c:	f043 0220 	orr.w	r2, r3, #32
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	f000 8266 	beq.w	800887e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80083b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083b6:	f003 0320 	and.w	r3, r3, #32
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d013      	beq.n	80083e6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80083be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083c2:	f003 0320 	and.w	r3, r3, #32
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d105      	bne.n	80083d6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80083ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d007      	beq.n	80083e6 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d003      	beq.n	80083e6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	689b      	ldr	r3, [r3, #8]
 80083f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083fa:	2b40      	cmp	r3, #64	@ 0x40
 80083fc:	d005      	beq.n	800840a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80083fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008402:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008406:	2b00      	cmp	r3, #0
 8008408:	d054      	beq.n	80084b4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f001 f83a 	bl	8009484 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800841a:	2b40      	cmp	r3, #64	@ 0x40
 800841c:	d146      	bne.n	80084ac <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	3308      	adds	r3, #8
 8008424:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008428:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800842c:	e853 3f00 	ldrex	r3, [r3]
 8008430:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008434:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008438:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800843c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	3308      	adds	r3, #8
 8008446:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800844a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800844e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008452:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008456:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800845a:	e841 2300 	strex	r3, r2, [r1]
 800845e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008462:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d1d9      	bne.n	800841e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008470:	2b00      	cmp	r3, #0
 8008472:	d017      	beq.n	80084a4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800847a:	4a15      	ldr	r2, [pc, #84]	@ (80084d0 <HAL_UART_IRQHandler+0x2c0>)
 800847c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008484:	4618      	mov	r0, r3
 8008486:	f7fb f881 	bl	800358c <HAL_DMA_Abort_IT>
 800848a:	4603      	mov	r3, r0
 800848c:	2b00      	cmp	r3, #0
 800848e:	d019      	beq.n	80084c4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800849e:	4610      	mov	r0, r2
 80084a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084a2:	e00f      	b.n	80084c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f000 f9ff 	bl	80088a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084aa:	e00b      	b.n	80084c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f000 f9fb 	bl	80088a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084b2:	e007      	b.n	80084c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f000 f9f7 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80084c2:	e1dc      	b.n	800887e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084c4:	bf00      	nop
    return;
 80084c6:	e1da      	b.n	800887e <HAL_UART_IRQHandler+0x66e>
 80084c8:	10000001 	.word	0x10000001
 80084cc:	04000120 	.word	0x04000120
 80084d0:	08009551 	.word	0x08009551

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084d8:	2b01      	cmp	r3, #1
 80084da:	f040 8170 	bne.w	80087be <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80084de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084e2:	f003 0310 	and.w	r3, r3, #16
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	f000 8169 	beq.w	80087be <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80084ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084f0:	f003 0310 	and.w	r3, r3, #16
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	f000 8162 	beq.w	80087be <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	2210      	movs	r2, #16
 8008500:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	689b      	ldr	r3, [r3, #8]
 8008508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800850c:	2b40      	cmp	r3, #64	@ 0x40
 800850e:	f040 80d8 	bne.w	80086c2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008520:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008524:	2b00      	cmp	r3, #0
 8008526:	f000 80af 	beq.w	8008688 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008530:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008534:	429a      	cmp	r2, r3
 8008536:	f080 80a7 	bcs.w	8008688 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008540:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f003 0320 	and.w	r3, r3, #32
 8008552:	2b00      	cmp	r3, #0
 8008554:	f040 8087 	bne.w	8008666 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008560:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008564:	e853 3f00 	ldrex	r3, [r3]
 8008568:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800856c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008570:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008574:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	461a      	mov	r2, r3
 800857e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008582:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008586:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800858e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008592:	e841 2300 	strex	r3, r2, [r1]
 8008596:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800859a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d1da      	bne.n	8008558 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	3308      	adds	r3, #8
 80085a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80085ac:	e853 3f00 	ldrex	r3, [r3]
 80085b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80085b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80085b4:	f023 0301 	bic.w	r3, r3, #1
 80085b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	3308      	adds	r3, #8
 80085c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80085c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80085ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80085ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80085d2:	e841 2300 	strex	r3, r2, [r1]
 80085d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80085d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1e1      	bne.n	80085a2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	3308      	adds	r3, #8
 80085e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085e8:	e853 3f00 	ldrex	r3, [r3]
 80085ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80085ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	3308      	adds	r3, #8
 80085fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008602:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008604:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008606:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008608:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800860a:	e841 2300 	strex	r3, r2, [r1]
 800860e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008610:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1e3      	bne.n	80085de <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2220      	movs	r2, #32
 800861a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2200      	movs	r2, #0
 8008622:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800862c:	e853 3f00 	ldrex	r3, [r3]
 8008630:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008632:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008634:	f023 0310 	bic.w	r3, r3, #16
 8008638:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	461a      	mov	r2, r3
 8008642:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008646:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008648:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800864c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800864e:	e841 2300 	strex	r3, r2, [r1]
 8008652:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008654:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008656:	2b00      	cmp	r3, #0
 8008658:	d1e4      	bne.n	8008624 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008660:	4618      	mov	r0, r3
 8008662:	f7fa ff37 	bl	80034d4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2202      	movs	r2, #2
 800866a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008678:	b29b      	uxth	r3, r3
 800867a:	1ad3      	subs	r3, r2, r3
 800867c:	b29b      	uxth	r3, r3
 800867e:	4619      	mov	r1, r3
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f000 f91b 	bl	80088bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008686:	e0fc      	b.n	8008882 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800868e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008692:	429a      	cmp	r2, r3
 8008694:	f040 80f5 	bne.w	8008882 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f003 0320 	and.w	r3, r3, #32
 80086a6:	2b20      	cmp	r3, #32
 80086a8:	f040 80eb 	bne.w	8008882 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2202      	movs	r2, #2
 80086b0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80086b8:	4619      	mov	r1, r3
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 f8fe 	bl	80088bc <HAL_UARTEx_RxEventCallback>
      return;
 80086c0:	e0df      	b.n	8008882 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80086ce:	b29b      	uxth	r3, r3
 80086d0:	1ad3      	subs	r3, r2, r3
 80086d2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80086dc:	b29b      	uxth	r3, r3
 80086de:	2b00      	cmp	r3, #0
 80086e0:	f000 80d1 	beq.w	8008886 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80086e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	f000 80cc 	beq.w	8008886 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f6:	e853 3f00 	ldrex	r3, [r3]
 80086fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80086fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008702:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	461a      	mov	r2, r3
 800870c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008710:	647b      	str	r3, [r7, #68]	@ 0x44
 8008712:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008714:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008716:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008718:	e841 2300 	strex	r3, r2, [r1]
 800871c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800871e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008720:	2b00      	cmp	r3, #0
 8008722:	d1e4      	bne.n	80086ee <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	3308      	adds	r3, #8
 800872a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800872c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872e:	e853 3f00 	ldrex	r3, [r3]
 8008732:	623b      	str	r3, [r7, #32]
   return(result);
 8008734:	6a3b      	ldr	r3, [r7, #32]
 8008736:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800873a:	f023 0301 	bic.w	r3, r3, #1
 800873e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	3308      	adds	r3, #8
 8008748:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800874c:	633a      	str	r2, [r7, #48]	@ 0x30
 800874e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008750:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008754:	e841 2300 	strex	r3, r2, [r1]
 8008758:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800875a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875c:	2b00      	cmp	r3, #0
 800875e:	d1e1      	bne.n	8008724 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2220      	movs	r2, #32
 8008764:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2200      	movs	r2, #0
 800876c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	e853 3f00 	ldrex	r3, [r3]
 8008780:	60fb      	str	r3, [r7, #12]
   return(result);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	f023 0310 	bic.w	r3, r3, #16
 8008788:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	461a      	mov	r2, r3
 8008792:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008796:	61fb      	str	r3, [r7, #28]
 8008798:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879a:	69b9      	ldr	r1, [r7, #24]
 800879c:	69fa      	ldr	r2, [r7, #28]
 800879e:	e841 2300 	strex	r3, r2, [r1]
 80087a2:	617b      	str	r3, [r7, #20]
   return(result);
 80087a4:	697b      	ldr	r3, [r7, #20]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d1e4      	bne.n	8008774 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2202      	movs	r2, #2
 80087ae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80087b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80087b4:	4619      	mov	r1, r3
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 f880 	bl	80088bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80087bc:	e063      	b.n	8008886 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80087be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d00e      	beq.n	80087e8 <HAL_UART_IRQHandler+0x5d8>
 80087ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d008      	beq.n	80087e8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80087de:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f001 fc1f 	bl	800a024 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80087e6:	e051      	b.n	800888c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80087e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d014      	beq.n	800881e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80087f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d105      	bne.n	800880c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008800:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008804:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008808:	2b00      	cmp	r3, #0
 800880a:	d008      	beq.n	800881e <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008810:	2b00      	cmp	r3, #0
 8008812:	d03a      	beq.n	800888a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	4798      	blx	r3
    }
    return;
 800881c:	e035      	b.n	800888a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800881e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008826:	2b00      	cmp	r3, #0
 8008828:	d009      	beq.n	800883e <HAL_UART_IRQHandler+0x62e>
 800882a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800882e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008832:	2b00      	cmp	r3, #0
 8008834:	d003      	beq.n	800883e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 fea0 	bl	800957c <UART_EndTransmit_IT>
    return;
 800883c:	e026      	b.n	800888c <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800883e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008842:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008846:	2b00      	cmp	r3, #0
 8008848:	d009      	beq.n	800885e <HAL_UART_IRQHandler+0x64e>
 800884a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800884e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008852:	2b00      	cmp	r3, #0
 8008854:	d003      	beq.n	800885e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f001 fbf8 	bl	800a04c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800885c:	e016      	b.n	800888c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800885e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008862:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008866:	2b00      	cmp	r3, #0
 8008868:	d010      	beq.n	800888c <HAL_UART_IRQHandler+0x67c>
 800886a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800886e:	2b00      	cmp	r3, #0
 8008870:	da0c      	bge.n	800888c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f001 fbe0 	bl	800a038 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008878:	e008      	b.n	800888c <HAL_UART_IRQHandler+0x67c>
      return;
 800887a:	bf00      	nop
 800887c:	e006      	b.n	800888c <HAL_UART_IRQHandler+0x67c>
    return;
 800887e:	bf00      	nop
 8008880:	e004      	b.n	800888c <HAL_UART_IRQHandler+0x67c>
      return;
 8008882:	bf00      	nop
 8008884:	e002      	b.n	800888c <HAL_UART_IRQHandler+0x67c>
      return;
 8008886:	bf00      	nop
 8008888:	e000      	b.n	800888c <HAL_UART_IRQHandler+0x67c>
    return;
 800888a:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800888c:	37e8      	adds	r7, #232	@ 0xe8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop

08008894 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008894:	b480      	push	{r7}
 8008896:	b083      	sub	sp, #12
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800889c:	bf00      	nop
 800889e:	370c      	adds	r7, #12
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr

080088a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b083      	sub	sp, #12
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80088b0:	bf00      	nop
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	460b      	mov	r3, r1
 80088c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80088c8:	bf00      	nop
 80088ca:	370c      	adds	r7, #12
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80088d8:	b08c      	sub	sp, #48	@ 0x30
 80088da:	af00      	add	r7, sp, #0
 80088dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80088de:	2300      	movs	r3, #0
 80088e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	689a      	ldr	r2, [r3, #8]
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	691b      	ldr	r3, [r3, #16]
 80088ec:	431a      	orrs	r2, r3
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	695b      	ldr	r3, [r3, #20]
 80088f2:	431a      	orrs	r2, r3
 80088f4:	697b      	ldr	r3, [r7, #20]
 80088f6:	69db      	ldr	r3, [r3, #28]
 80088f8:	4313      	orrs	r3, r2
 80088fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	681a      	ldr	r2, [r3, #0]
 8008902:	4baa      	ldr	r3, [pc, #680]	@ (8008bac <UART_SetConfig+0x2d8>)
 8008904:	4013      	ands	r3, r2
 8008906:	697a      	ldr	r2, [r7, #20]
 8008908:	6812      	ldr	r2, [r2, #0]
 800890a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800890c:	430b      	orrs	r3, r1
 800890e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	68da      	ldr	r2, [r3, #12]
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	430a      	orrs	r2, r1
 8008924:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	699b      	ldr	r3, [r3, #24]
 800892a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a9f      	ldr	r2, [pc, #636]	@ (8008bb0 <UART_SetConfig+0x2dc>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d004      	beq.n	8008940 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	6a1b      	ldr	r3, [r3, #32]
 800893a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800893c:	4313      	orrs	r3, r2
 800893e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800894a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800894e:	697a      	ldr	r2, [r7, #20]
 8008950:	6812      	ldr	r2, [r2, #0]
 8008952:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008954:	430b      	orrs	r3, r1
 8008956:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800895e:	f023 010f 	bic.w	r1, r3, #15
 8008962:	697b      	ldr	r3, [r7, #20]
 8008964:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	430a      	orrs	r2, r1
 800896c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a90      	ldr	r2, [pc, #576]	@ (8008bb4 <UART_SetConfig+0x2e0>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d125      	bne.n	80089c4 <UART_SetConfig+0xf0>
 8008978:	4b8f      	ldr	r3, [pc, #572]	@ (8008bb8 <UART_SetConfig+0x2e4>)
 800897a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800897e:	f003 0303 	and.w	r3, r3, #3
 8008982:	2b03      	cmp	r3, #3
 8008984:	d81a      	bhi.n	80089bc <UART_SetConfig+0xe8>
 8008986:	a201      	add	r2, pc, #4	@ (adr r2, 800898c <UART_SetConfig+0xb8>)
 8008988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800898c:	0800899d 	.word	0x0800899d
 8008990:	080089ad 	.word	0x080089ad
 8008994:	080089a5 	.word	0x080089a5
 8008998:	080089b5 	.word	0x080089b5
 800899c:	2301      	movs	r3, #1
 800899e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089a2:	e116      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 80089a4:	2302      	movs	r3, #2
 80089a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089aa:	e112      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 80089ac:	2304      	movs	r3, #4
 80089ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089b2:	e10e      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 80089b4:	2308      	movs	r3, #8
 80089b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089ba:	e10a      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 80089bc:	2310      	movs	r3, #16
 80089be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089c2:	e106      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a7c      	ldr	r2, [pc, #496]	@ (8008bbc <UART_SetConfig+0x2e8>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d138      	bne.n	8008a40 <UART_SetConfig+0x16c>
 80089ce:	4b7a      	ldr	r3, [pc, #488]	@ (8008bb8 <UART_SetConfig+0x2e4>)
 80089d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089d4:	f003 030c 	and.w	r3, r3, #12
 80089d8:	2b0c      	cmp	r3, #12
 80089da:	d82d      	bhi.n	8008a38 <UART_SetConfig+0x164>
 80089dc:	a201      	add	r2, pc, #4	@ (adr r2, 80089e4 <UART_SetConfig+0x110>)
 80089de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089e2:	bf00      	nop
 80089e4:	08008a19 	.word	0x08008a19
 80089e8:	08008a39 	.word	0x08008a39
 80089ec:	08008a39 	.word	0x08008a39
 80089f0:	08008a39 	.word	0x08008a39
 80089f4:	08008a29 	.word	0x08008a29
 80089f8:	08008a39 	.word	0x08008a39
 80089fc:	08008a39 	.word	0x08008a39
 8008a00:	08008a39 	.word	0x08008a39
 8008a04:	08008a21 	.word	0x08008a21
 8008a08:	08008a39 	.word	0x08008a39
 8008a0c:	08008a39 	.word	0x08008a39
 8008a10:	08008a39 	.word	0x08008a39
 8008a14:	08008a31 	.word	0x08008a31
 8008a18:	2300      	movs	r3, #0
 8008a1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a1e:	e0d8      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a20:	2302      	movs	r3, #2
 8008a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a26:	e0d4      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a28:	2304      	movs	r3, #4
 8008a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a2e:	e0d0      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a30:	2308      	movs	r3, #8
 8008a32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a36:	e0cc      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a38:	2310      	movs	r3, #16
 8008a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a3e:	e0c8      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a5e      	ldr	r2, [pc, #376]	@ (8008bc0 <UART_SetConfig+0x2ec>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d125      	bne.n	8008a96 <UART_SetConfig+0x1c2>
 8008a4a:	4b5b      	ldr	r3, [pc, #364]	@ (8008bb8 <UART_SetConfig+0x2e4>)
 8008a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a50:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008a54:	2b30      	cmp	r3, #48	@ 0x30
 8008a56:	d016      	beq.n	8008a86 <UART_SetConfig+0x1b2>
 8008a58:	2b30      	cmp	r3, #48	@ 0x30
 8008a5a:	d818      	bhi.n	8008a8e <UART_SetConfig+0x1ba>
 8008a5c:	2b20      	cmp	r3, #32
 8008a5e:	d00a      	beq.n	8008a76 <UART_SetConfig+0x1a2>
 8008a60:	2b20      	cmp	r3, #32
 8008a62:	d814      	bhi.n	8008a8e <UART_SetConfig+0x1ba>
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d002      	beq.n	8008a6e <UART_SetConfig+0x19a>
 8008a68:	2b10      	cmp	r3, #16
 8008a6a:	d008      	beq.n	8008a7e <UART_SetConfig+0x1aa>
 8008a6c:	e00f      	b.n	8008a8e <UART_SetConfig+0x1ba>
 8008a6e:	2300      	movs	r3, #0
 8008a70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a74:	e0ad      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a76:	2302      	movs	r3, #2
 8008a78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a7c:	e0a9      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a7e:	2304      	movs	r3, #4
 8008a80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a84:	e0a5      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a86:	2308      	movs	r3, #8
 8008a88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a8c:	e0a1      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a8e:	2310      	movs	r3, #16
 8008a90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a94:	e09d      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a4a      	ldr	r2, [pc, #296]	@ (8008bc4 <UART_SetConfig+0x2f0>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d125      	bne.n	8008aec <UART_SetConfig+0x218>
 8008aa0:	4b45      	ldr	r3, [pc, #276]	@ (8008bb8 <UART_SetConfig+0x2e4>)
 8008aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008aa6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008aaa:	2bc0      	cmp	r3, #192	@ 0xc0
 8008aac:	d016      	beq.n	8008adc <UART_SetConfig+0x208>
 8008aae:	2bc0      	cmp	r3, #192	@ 0xc0
 8008ab0:	d818      	bhi.n	8008ae4 <UART_SetConfig+0x210>
 8008ab2:	2b80      	cmp	r3, #128	@ 0x80
 8008ab4:	d00a      	beq.n	8008acc <UART_SetConfig+0x1f8>
 8008ab6:	2b80      	cmp	r3, #128	@ 0x80
 8008ab8:	d814      	bhi.n	8008ae4 <UART_SetConfig+0x210>
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d002      	beq.n	8008ac4 <UART_SetConfig+0x1f0>
 8008abe:	2b40      	cmp	r3, #64	@ 0x40
 8008ac0:	d008      	beq.n	8008ad4 <UART_SetConfig+0x200>
 8008ac2:	e00f      	b.n	8008ae4 <UART_SetConfig+0x210>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008aca:	e082      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008acc:	2302      	movs	r3, #2
 8008ace:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ad2:	e07e      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008ad4:	2304      	movs	r3, #4
 8008ad6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ada:	e07a      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008adc:	2308      	movs	r3, #8
 8008ade:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ae2:	e076      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008ae4:	2310      	movs	r3, #16
 8008ae6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008aea:	e072      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a35      	ldr	r2, [pc, #212]	@ (8008bc8 <UART_SetConfig+0x2f4>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d12a      	bne.n	8008b4c <UART_SetConfig+0x278>
 8008af6:	4b30      	ldr	r3, [pc, #192]	@ (8008bb8 <UART_SetConfig+0x2e4>)
 8008af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008afc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b04:	d01a      	beq.n	8008b3c <UART_SetConfig+0x268>
 8008b06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b0a:	d81b      	bhi.n	8008b44 <UART_SetConfig+0x270>
 8008b0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b10:	d00c      	beq.n	8008b2c <UART_SetConfig+0x258>
 8008b12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b16:	d815      	bhi.n	8008b44 <UART_SetConfig+0x270>
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d003      	beq.n	8008b24 <UART_SetConfig+0x250>
 8008b1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b20:	d008      	beq.n	8008b34 <UART_SetConfig+0x260>
 8008b22:	e00f      	b.n	8008b44 <UART_SetConfig+0x270>
 8008b24:	2300      	movs	r3, #0
 8008b26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b2a:	e052      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b2c:	2302      	movs	r3, #2
 8008b2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b32:	e04e      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b34:	2304      	movs	r3, #4
 8008b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b3a:	e04a      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b3c:	2308      	movs	r3, #8
 8008b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b42:	e046      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b44:	2310      	movs	r3, #16
 8008b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b4a:	e042      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a17      	ldr	r2, [pc, #92]	@ (8008bb0 <UART_SetConfig+0x2dc>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d13a      	bne.n	8008bcc <UART_SetConfig+0x2f8>
 8008b56:	4b18      	ldr	r3, [pc, #96]	@ (8008bb8 <UART_SetConfig+0x2e4>)
 8008b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008b60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008b64:	d01a      	beq.n	8008b9c <UART_SetConfig+0x2c8>
 8008b66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008b6a:	d81b      	bhi.n	8008ba4 <UART_SetConfig+0x2d0>
 8008b6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b70:	d00c      	beq.n	8008b8c <UART_SetConfig+0x2b8>
 8008b72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b76:	d815      	bhi.n	8008ba4 <UART_SetConfig+0x2d0>
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d003      	beq.n	8008b84 <UART_SetConfig+0x2b0>
 8008b7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b80:	d008      	beq.n	8008b94 <UART_SetConfig+0x2c0>
 8008b82:	e00f      	b.n	8008ba4 <UART_SetConfig+0x2d0>
 8008b84:	2300      	movs	r3, #0
 8008b86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b8a:	e022      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b8c:	2302      	movs	r3, #2
 8008b8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b92:	e01e      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b94:	2304      	movs	r3, #4
 8008b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b9a:	e01a      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008b9c:	2308      	movs	r3, #8
 8008b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ba2:	e016      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008ba4:	2310      	movs	r3, #16
 8008ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008baa:	e012      	b.n	8008bd2 <UART_SetConfig+0x2fe>
 8008bac:	cfff69f3 	.word	0xcfff69f3
 8008bb0:	40008000 	.word	0x40008000
 8008bb4:	40013800 	.word	0x40013800
 8008bb8:	40021000 	.word	0x40021000
 8008bbc:	40004400 	.word	0x40004400
 8008bc0:	40004800 	.word	0x40004800
 8008bc4:	40004c00 	.word	0x40004c00
 8008bc8:	40005000 	.word	0x40005000
 8008bcc:	2310      	movs	r3, #16
 8008bce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4aae      	ldr	r2, [pc, #696]	@ (8008e90 <UART_SetConfig+0x5bc>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	f040 8097 	bne.w	8008d0c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008bde:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008be2:	2b08      	cmp	r3, #8
 8008be4:	d823      	bhi.n	8008c2e <UART_SetConfig+0x35a>
 8008be6:	a201      	add	r2, pc, #4	@ (adr r2, 8008bec <UART_SetConfig+0x318>)
 8008be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bec:	08008c11 	.word	0x08008c11
 8008bf0:	08008c2f 	.word	0x08008c2f
 8008bf4:	08008c19 	.word	0x08008c19
 8008bf8:	08008c2f 	.word	0x08008c2f
 8008bfc:	08008c1f 	.word	0x08008c1f
 8008c00:	08008c2f 	.word	0x08008c2f
 8008c04:	08008c2f 	.word	0x08008c2f
 8008c08:	08008c2f 	.word	0x08008c2f
 8008c0c:	08008c27 	.word	0x08008c27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c10:	f7fd fb20 	bl	8006254 <HAL_RCC_GetPCLK1Freq>
 8008c14:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c16:	e010      	b.n	8008c3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c18:	4b9e      	ldr	r3, [pc, #632]	@ (8008e94 <UART_SetConfig+0x5c0>)
 8008c1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008c1c:	e00d      	b.n	8008c3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c1e:	f7fd fa81 	bl	8006124 <HAL_RCC_GetSysClockFreq>
 8008c22:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c24:	e009      	b.n	8008c3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008c2c:	e005      	b.n	8008c3a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008c32:	2301      	movs	r3, #1
 8008c34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008c38:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	f000 8130 	beq.w	8008ea2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c46:	4a94      	ldr	r2, [pc, #592]	@ (8008e98 <UART_SetConfig+0x5c4>)
 8008c48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c50:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c54:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	685a      	ldr	r2, [r3, #4]
 8008c5a:	4613      	mov	r3, r2
 8008c5c:	005b      	lsls	r3, r3, #1
 8008c5e:	4413      	add	r3, r2
 8008c60:	69ba      	ldr	r2, [r7, #24]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d305      	bcc.n	8008c72 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c6c:	69ba      	ldr	r2, [r7, #24]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d903      	bls.n	8008c7a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008c72:	2301      	movs	r3, #1
 8008c74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008c78:	e113      	b.n	8008ea2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	60bb      	str	r3, [r7, #8]
 8008c80:	60fa      	str	r2, [r7, #12]
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c86:	4a84      	ldr	r2, [pc, #528]	@ (8008e98 <UART_SetConfig+0x5c4>)
 8008c88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	2200      	movs	r2, #0
 8008c90:	603b      	str	r3, [r7, #0]
 8008c92:	607a      	str	r2, [r7, #4]
 8008c94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008c9c:	f7f7 fb08 	bl	80002b0 <__aeabi_uldivmod>
 8008ca0:	4602      	mov	r2, r0
 8008ca2:	460b      	mov	r3, r1
 8008ca4:	4610      	mov	r0, r2
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	f04f 0200 	mov.w	r2, #0
 8008cac:	f04f 0300 	mov.w	r3, #0
 8008cb0:	020b      	lsls	r3, r1, #8
 8008cb2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008cb6:	0202      	lsls	r2, r0, #8
 8008cb8:	6979      	ldr	r1, [r7, #20]
 8008cba:	6849      	ldr	r1, [r1, #4]
 8008cbc:	0849      	lsrs	r1, r1, #1
 8008cbe:	2000      	movs	r0, #0
 8008cc0:	460c      	mov	r4, r1
 8008cc2:	4605      	mov	r5, r0
 8008cc4:	eb12 0804 	adds.w	r8, r2, r4
 8008cc8:	eb43 0905 	adc.w	r9, r3, r5
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	469a      	mov	sl, r3
 8008cd4:	4693      	mov	fp, r2
 8008cd6:	4652      	mov	r2, sl
 8008cd8:	465b      	mov	r3, fp
 8008cda:	4640      	mov	r0, r8
 8008cdc:	4649      	mov	r1, r9
 8008cde:	f7f7 fae7 	bl	80002b0 <__aeabi_uldivmod>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	4613      	mov	r3, r2
 8008ce8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008cea:	6a3b      	ldr	r3, [r7, #32]
 8008cec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008cf0:	d308      	bcc.n	8008d04 <UART_SetConfig+0x430>
 8008cf2:	6a3b      	ldr	r3, [r7, #32]
 8008cf4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008cf8:	d204      	bcs.n	8008d04 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	6a3a      	ldr	r2, [r7, #32]
 8008d00:	60da      	str	r2, [r3, #12]
 8008d02:	e0ce      	b.n	8008ea2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008d04:	2301      	movs	r3, #1
 8008d06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008d0a:	e0ca      	b.n	8008ea2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	69db      	ldr	r3, [r3, #28]
 8008d10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d14:	d166      	bne.n	8008de4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008d16:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008d1a:	2b08      	cmp	r3, #8
 8008d1c:	d827      	bhi.n	8008d6e <UART_SetConfig+0x49a>
 8008d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8008d24 <UART_SetConfig+0x450>)
 8008d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d24:	08008d49 	.word	0x08008d49
 8008d28:	08008d51 	.word	0x08008d51
 8008d2c:	08008d59 	.word	0x08008d59
 8008d30:	08008d6f 	.word	0x08008d6f
 8008d34:	08008d5f 	.word	0x08008d5f
 8008d38:	08008d6f 	.word	0x08008d6f
 8008d3c:	08008d6f 	.word	0x08008d6f
 8008d40:	08008d6f 	.word	0x08008d6f
 8008d44:	08008d67 	.word	0x08008d67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d48:	f7fd fa84 	bl	8006254 <HAL_RCC_GetPCLK1Freq>
 8008d4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d4e:	e014      	b.n	8008d7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d50:	f7fd fa96 	bl	8006280 <HAL_RCC_GetPCLK2Freq>
 8008d54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d56:	e010      	b.n	8008d7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d58:	4b4e      	ldr	r3, [pc, #312]	@ (8008e94 <UART_SetConfig+0x5c0>)
 8008d5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d5c:	e00d      	b.n	8008d7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d5e:	f7fd f9e1 	bl	8006124 <HAL_RCC_GetSysClockFreq>
 8008d62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d64:	e009      	b.n	8008d7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d6c:	e005      	b.n	8008d7a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008d78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	f000 8090 	beq.w	8008ea2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d86:	4a44      	ldr	r2, [pc, #272]	@ (8008e98 <UART_SetConfig+0x5c4>)
 8008d88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d8c:	461a      	mov	r2, r3
 8008d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d90:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d94:	005a      	lsls	r2, r3, #1
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	085b      	lsrs	r3, r3, #1
 8008d9c:	441a      	add	r2, r3
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008da6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008da8:	6a3b      	ldr	r3, [r7, #32]
 8008daa:	2b0f      	cmp	r3, #15
 8008dac:	d916      	bls.n	8008ddc <UART_SetConfig+0x508>
 8008dae:	6a3b      	ldr	r3, [r7, #32]
 8008db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008db4:	d212      	bcs.n	8008ddc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008db6:	6a3b      	ldr	r3, [r7, #32]
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	f023 030f 	bic.w	r3, r3, #15
 8008dbe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008dc0:	6a3b      	ldr	r3, [r7, #32]
 8008dc2:	085b      	lsrs	r3, r3, #1
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	f003 0307 	and.w	r3, r3, #7
 8008dca:	b29a      	uxth	r2, r3
 8008dcc:	8bfb      	ldrh	r3, [r7, #30]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	8bfa      	ldrh	r2, [r7, #30]
 8008dd8:	60da      	str	r2, [r3, #12]
 8008dda:	e062      	b.n	8008ea2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008de2:	e05e      	b.n	8008ea2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008de4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008de8:	2b08      	cmp	r3, #8
 8008dea:	d828      	bhi.n	8008e3e <UART_SetConfig+0x56a>
 8008dec:	a201      	add	r2, pc, #4	@ (adr r2, 8008df4 <UART_SetConfig+0x520>)
 8008dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df2:	bf00      	nop
 8008df4:	08008e19 	.word	0x08008e19
 8008df8:	08008e21 	.word	0x08008e21
 8008dfc:	08008e29 	.word	0x08008e29
 8008e00:	08008e3f 	.word	0x08008e3f
 8008e04:	08008e2f 	.word	0x08008e2f
 8008e08:	08008e3f 	.word	0x08008e3f
 8008e0c:	08008e3f 	.word	0x08008e3f
 8008e10:	08008e3f 	.word	0x08008e3f
 8008e14:	08008e37 	.word	0x08008e37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e18:	f7fd fa1c 	bl	8006254 <HAL_RCC_GetPCLK1Freq>
 8008e1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e1e:	e014      	b.n	8008e4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e20:	f7fd fa2e 	bl	8006280 <HAL_RCC_GetPCLK2Freq>
 8008e24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e26:	e010      	b.n	8008e4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e28:	4b1a      	ldr	r3, [pc, #104]	@ (8008e94 <UART_SetConfig+0x5c0>)
 8008e2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008e2c:	e00d      	b.n	8008e4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e2e:	f7fd f979 	bl	8006124 <HAL_RCC_GetSysClockFreq>
 8008e32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e34:	e009      	b.n	8008e4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008e3c:	e005      	b.n	8008e4a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008e42:	2301      	movs	r3, #1
 8008e44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008e48:	bf00      	nop
    }

    if (pclk != 0U)
 8008e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d028      	beq.n	8008ea2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e54:	4a10      	ldr	r2, [pc, #64]	@ (8008e98 <UART_SetConfig+0x5c4>)
 8008e56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	085b      	lsrs	r3, r3, #1
 8008e68:	441a      	add	r2, r3
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e72:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e74:	6a3b      	ldr	r3, [r7, #32]
 8008e76:	2b0f      	cmp	r3, #15
 8008e78:	d910      	bls.n	8008e9c <UART_SetConfig+0x5c8>
 8008e7a:	6a3b      	ldr	r3, [r7, #32]
 8008e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e80:	d20c      	bcs.n	8008e9c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008e82:	6a3b      	ldr	r3, [r7, #32]
 8008e84:	b29a      	uxth	r2, r3
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	60da      	str	r2, [r3, #12]
 8008e8c:	e009      	b.n	8008ea2 <UART_SetConfig+0x5ce>
 8008e8e:	bf00      	nop
 8008e90:	40008000 	.word	0x40008000
 8008e94:	00f42400 	.word	0x00f42400
 8008e98:	08025bc4 	.word	0x08025bc4
      }
      else
      {
        ret = HAL_ERROR;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	2201      	movs	r2, #1
 8008eae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008ebe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3730      	adds	r7, #48	@ 0x30
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008ecc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b083      	sub	sp, #12
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ed8:	f003 0308 	and.w	r3, r3, #8
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d00a      	beq.n	8008ef6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	685b      	ldr	r3, [r3, #4]
 8008ee6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	430a      	orrs	r2, r1
 8008ef4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008efa:	f003 0301 	and.w	r3, r3, #1
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d00a      	beq.n	8008f18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	430a      	orrs	r2, r1
 8008f16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f1c:	f003 0302 	and.w	r3, r3, #2
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00a      	beq.n	8008f3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	430a      	orrs	r2, r1
 8008f38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f3e:	f003 0304 	and.w	r3, r3, #4
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d00a      	beq.n	8008f5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	430a      	orrs	r2, r1
 8008f5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f60:	f003 0310 	and.w	r3, r3, #16
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d00a      	beq.n	8008f7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	430a      	orrs	r2, r1
 8008f7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f82:	f003 0320 	and.w	r3, r3, #32
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d00a      	beq.n	8008fa0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	430a      	orrs	r2, r1
 8008f9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d01a      	beq.n	8008fe2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	430a      	orrs	r2, r1
 8008fc0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008fca:	d10a      	bne.n	8008fe2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	430a      	orrs	r2, r1
 8008fe0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00a      	beq.n	8009004 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	430a      	orrs	r2, r1
 8009002:	605a      	str	r2, [r3, #4]
  }
}
 8009004:	bf00      	nop
 8009006:	370c      	adds	r7, #12
 8009008:	46bd      	mov	sp, r7
 800900a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900e:	4770      	bx	lr

08009010 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b098      	sub	sp, #96	@ 0x60
 8009014:	af02      	add	r7, sp, #8
 8009016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2200      	movs	r2, #0
 800901c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009020:	f7f9 fec4 	bl	8002dac <HAL_GetTick>
 8009024:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f003 0308 	and.w	r3, r3, #8
 8009030:	2b08      	cmp	r3, #8
 8009032:	d12f      	bne.n	8009094 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009034:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009038:	9300      	str	r3, [sp, #0]
 800903a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800903c:	2200      	movs	r2, #0
 800903e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f000 f88e 	bl	8009164 <UART_WaitOnFlagUntilTimeout>
 8009048:	4603      	mov	r3, r0
 800904a:	2b00      	cmp	r3, #0
 800904c:	d022      	beq.n	8009094 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009056:	e853 3f00 	ldrex	r3, [r3]
 800905a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800905c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800905e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009062:	653b      	str	r3, [r7, #80]	@ 0x50
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	461a      	mov	r2, r3
 800906a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800906c:	647b      	str	r3, [r7, #68]	@ 0x44
 800906e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009070:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009072:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009074:	e841 2300 	strex	r3, r2, [r1]
 8009078:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800907a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800907c:	2b00      	cmp	r3, #0
 800907e:	d1e6      	bne.n	800904e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2220      	movs	r2, #32
 8009084:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009090:	2303      	movs	r3, #3
 8009092:	e063      	b.n	800915c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f003 0304 	and.w	r3, r3, #4
 800909e:	2b04      	cmp	r3, #4
 80090a0:	d149      	bne.n	8009136 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80090a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80090a6:	9300      	str	r3, [sp, #0]
 80090a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090aa:	2200      	movs	r2, #0
 80090ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f000 f857 	bl	8009164 <UART_WaitOnFlagUntilTimeout>
 80090b6:	4603      	mov	r3, r0
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d03c      	beq.n	8009136 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c4:	e853 3f00 	ldrex	r3, [r3]
 80090c8:	623b      	str	r3, [r7, #32]
   return(result);
 80090ca:	6a3b      	ldr	r3, [r7, #32]
 80090cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	461a      	mov	r2, r3
 80090d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090da:	633b      	str	r3, [r7, #48]	@ 0x30
 80090dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090e2:	e841 2300 	strex	r3, r2, [r1]
 80090e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d1e6      	bne.n	80090bc <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	3308      	adds	r3, #8
 80090f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	e853 3f00 	ldrex	r3, [r3]
 80090fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	f023 0301 	bic.w	r3, r3, #1
 8009104:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	3308      	adds	r3, #8
 800910c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800910e:	61fa      	str	r2, [r7, #28]
 8009110:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009112:	69b9      	ldr	r1, [r7, #24]
 8009114:	69fa      	ldr	r2, [r7, #28]
 8009116:	e841 2300 	strex	r3, r2, [r1]
 800911a:	617b      	str	r3, [r7, #20]
   return(result);
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d1e5      	bne.n	80090ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2220      	movs	r2, #32
 8009126:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009132:	2303      	movs	r3, #3
 8009134:	e012      	b.n	800915c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2220      	movs	r2, #32
 800913a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2220      	movs	r2, #32
 8009142:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2200      	movs	r2, #0
 800914a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800915a:	2300      	movs	r3, #0
}
 800915c:	4618      	mov	r0, r3
 800915e:	3758      	adds	r7, #88	@ 0x58
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b084      	sub	sp, #16
 8009168:	af00      	add	r7, sp, #0
 800916a:	60f8      	str	r0, [r7, #12]
 800916c:	60b9      	str	r1, [r7, #8]
 800916e:	603b      	str	r3, [r7, #0]
 8009170:	4613      	mov	r3, r2
 8009172:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009174:	e04f      	b.n	8009216 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009176:	69bb      	ldr	r3, [r7, #24]
 8009178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800917c:	d04b      	beq.n	8009216 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800917e:	f7f9 fe15 	bl	8002dac <HAL_GetTick>
 8009182:	4602      	mov	r2, r0
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	1ad3      	subs	r3, r2, r3
 8009188:	69ba      	ldr	r2, [r7, #24]
 800918a:	429a      	cmp	r2, r3
 800918c:	d302      	bcc.n	8009194 <UART_WaitOnFlagUntilTimeout+0x30>
 800918e:	69bb      	ldr	r3, [r7, #24]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d101      	bne.n	8009198 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009194:	2303      	movs	r3, #3
 8009196:	e04e      	b.n	8009236 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f003 0304 	and.w	r3, r3, #4
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d037      	beq.n	8009216 <UART_WaitOnFlagUntilTimeout+0xb2>
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	2b80      	cmp	r3, #128	@ 0x80
 80091aa:	d034      	beq.n	8009216 <UART_WaitOnFlagUntilTimeout+0xb2>
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	2b40      	cmp	r3, #64	@ 0x40
 80091b0:	d031      	beq.n	8009216 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	69db      	ldr	r3, [r3, #28]
 80091b8:	f003 0308 	and.w	r3, r3, #8
 80091bc:	2b08      	cmp	r3, #8
 80091be:	d110      	bne.n	80091e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	2208      	movs	r2, #8
 80091c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80091c8:	68f8      	ldr	r0, [r7, #12]
 80091ca:	f000 f95b 	bl	8009484 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2208      	movs	r2, #8
 80091d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2200      	movs	r2, #0
 80091da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	e029      	b.n	8009236 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	69db      	ldr	r3, [r3, #28]
 80091e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80091ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80091f0:	d111      	bne.n	8009216 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80091fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80091fc:	68f8      	ldr	r0, [r7, #12]
 80091fe:	f000 f941 	bl	8009484 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2220      	movs	r2, #32
 8009206:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	2200      	movs	r2, #0
 800920e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009212:	2303      	movs	r3, #3
 8009214:	e00f      	b.n	8009236 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	69da      	ldr	r2, [r3, #28]
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	4013      	ands	r3, r2
 8009220:	68ba      	ldr	r2, [r7, #8]
 8009222:	429a      	cmp	r2, r3
 8009224:	bf0c      	ite	eq
 8009226:	2301      	moveq	r3, #1
 8009228:	2300      	movne	r3, #0
 800922a:	b2db      	uxtb	r3, r3
 800922c:	461a      	mov	r2, r3
 800922e:	79fb      	ldrb	r3, [r7, #7]
 8009230:	429a      	cmp	r2, r3
 8009232:	d0a0      	beq.n	8009176 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	3710      	adds	r7, #16
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
	...

08009240 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009240:	b480      	push	{r7}
 8009242:	b0a3      	sub	sp, #140	@ 0x8c
 8009244:	af00      	add	r7, sp, #0
 8009246:	60f8      	str	r0, [r7, #12]
 8009248:	60b9      	str	r1, [r7, #8]
 800924a:	4613      	mov	r3, r2
 800924c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	68ba      	ldr	r2, [r7, #8]
 8009252:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	88fa      	ldrh	r2, [r7, #6]
 8009258:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	88fa      	ldrh	r2, [r7, #6]
 8009260:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	2200      	movs	r2, #0
 8009268:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	689b      	ldr	r3, [r3, #8]
 800926e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009272:	d10e      	bne.n	8009292 <UART_Start_Receive_IT+0x52>
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	691b      	ldr	r3, [r3, #16]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d105      	bne.n	8009288 <UART_Start_Receive_IT+0x48>
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009282:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009286:	e02d      	b.n	80092e4 <UART_Start_Receive_IT+0xa4>
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	22ff      	movs	r2, #255	@ 0xff
 800928c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009290:	e028      	b.n	80092e4 <UART_Start_Receive_IT+0xa4>
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	689b      	ldr	r3, [r3, #8]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d10d      	bne.n	80092b6 <UART_Start_Receive_IT+0x76>
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d104      	bne.n	80092ac <UART_Start_Receive_IT+0x6c>
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	22ff      	movs	r2, #255	@ 0xff
 80092a6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80092aa:	e01b      	b.n	80092e4 <UART_Start_Receive_IT+0xa4>
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	227f      	movs	r2, #127	@ 0x7f
 80092b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80092b4:	e016      	b.n	80092e4 <UART_Start_Receive_IT+0xa4>
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	689b      	ldr	r3, [r3, #8]
 80092ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092be:	d10d      	bne.n	80092dc <UART_Start_Receive_IT+0x9c>
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	691b      	ldr	r3, [r3, #16]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d104      	bne.n	80092d2 <UART_Start_Receive_IT+0x92>
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	227f      	movs	r2, #127	@ 0x7f
 80092cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80092d0:	e008      	b.n	80092e4 <UART_Start_Receive_IT+0xa4>
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	223f      	movs	r2, #63	@ 0x3f
 80092d6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80092da:	e003      	b.n	80092e4 <UART_Start_Receive_IT+0xa4>
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2200      	movs	r2, #0
 80092e0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2200      	movs	r2, #0
 80092e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2222      	movs	r2, #34	@ 0x22
 80092f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	3308      	adds	r3, #8
 80092fa:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092fe:	e853 3f00 	ldrex	r3, [r3]
 8009302:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009304:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009306:	f043 0301 	orr.w	r3, r3, #1
 800930a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	3308      	adds	r3, #8
 8009314:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009318:	673a      	str	r2, [r7, #112]	@ 0x70
 800931a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800931c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800931e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009320:	e841 2300 	strex	r3, r2, [r1]
 8009324:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009326:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009328:	2b00      	cmp	r3, #0
 800932a:	d1e3      	bne.n	80092f4 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009330:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009334:	d14f      	bne.n	80093d6 <UART_Start_Receive_IT+0x196>
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800933c:	88fa      	ldrh	r2, [r7, #6]
 800933e:	429a      	cmp	r2, r3
 8009340:	d349      	bcc.n	80093d6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800934a:	d107      	bne.n	800935c <UART_Start_Receive_IT+0x11c>
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	691b      	ldr	r3, [r3, #16]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d103      	bne.n	800935c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	4a47      	ldr	r2, [pc, #284]	@ (8009474 <UART_Start_Receive_IT+0x234>)
 8009358:	675a      	str	r2, [r3, #116]	@ 0x74
 800935a:	e002      	b.n	8009362 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	4a46      	ldr	r2, [pc, #280]	@ (8009478 <UART_Start_Receive_IT+0x238>)
 8009360:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	691b      	ldr	r3, [r3, #16]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d01a      	beq.n	80093a0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009370:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009372:	e853 3f00 	ldrex	r3, [r3]
 8009376:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009378:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800937a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800937e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	461a      	mov	r2, r3
 8009388:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800938c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800938e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009390:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009392:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009394:	e841 2300 	strex	r3, r2, [r1]
 8009398:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800939a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800939c:	2b00      	cmp	r3, #0
 800939e:	d1e4      	bne.n	800936a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	3308      	adds	r3, #8
 80093a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093aa:	e853 3f00 	ldrex	r3, [r3]
 80093ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80093b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	3308      	adds	r3, #8
 80093be:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80093c0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80093c2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80093c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093c8:	e841 2300 	strex	r3, r2, [r1]
 80093cc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80093ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d1e5      	bne.n	80093a0 <UART_Start_Receive_IT+0x160>
 80093d4:	e046      	b.n	8009464 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	689b      	ldr	r3, [r3, #8]
 80093da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093de:	d107      	bne.n	80093f0 <UART_Start_Receive_IT+0x1b0>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	691b      	ldr	r3, [r3, #16]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d103      	bne.n	80093f0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	4a24      	ldr	r2, [pc, #144]	@ (800947c <UART_Start_Receive_IT+0x23c>)
 80093ec:	675a      	str	r2, [r3, #116]	@ 0x74
 80093ee:	e002      	b.n	80093f6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	4a23      	ldr	r2, [pc, #140]	@ (8009480 <UART_Start_Receive_IT+0x240>)
 80093f4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	691b      	ldr	r3, [r3, #16]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d019      	beq.n	8009432 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009406:	e853 3f00 	ldrex	r3, [r3]
 800940a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800940c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800940e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009412:	677b      	str	r3, [r7, #116]	@ 0x74
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	461a      	mov	r2, r3
 800941a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800941c:	637b      	str	r3, [r7, #52]	@ 0x34
 800941e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009420:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009422:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009424:	e841 2300 	strex	r3, r2, [r1]
 8009428:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800942a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800942c:	2b00      	cmp	r3, #0
 800942e:	d1e6      	bne.n	80093fe <UART_Start_Receive_IT+0x1be>
 8009430:	e018      	b.n	8009464 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009438:	697b      	ldr	r3, [r7, #20]
 800943a:	e853 3f00 	ldrex	r3, [r3]
 800943e:	613b      	str	r3, [r7, #16]
   return(result);
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	f043 0320 	orr.w	r3, r3, #32
 8009446:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	461a      	mov	r2, r3
 800944e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009450:	623b      	str	r3, [r7, #32]
 8009452:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009454:	69f9      	ldr	r1, [r7, #28]
 8009456:	6a3a      	ldr	r2, [r7, #32]
 8009458:	e841 2300 	strex	r3, r2, [r1]
 800945c:	61bb      	str	r3, [r7, #24]
   return(result);
 800945e:	69bb      	ldr	r3, [r7, #24]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d1e6      	bne.n	8009432 <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8009464:	2300      	movs	r3, #0
}
 8009466:	4618      	mov	r0, r3
 8009468:	378c      	adds	r7, #140	@ 0x8c
 800946a:	46bd      	mov	sp, r7
 800946c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009470:	4770      	bx	lr
 8009472:	bf00      	nop
 8009474:	08009cb5 	.word	0x08009cb5
 8009478:	0800994d 	.word	0x0800994d
 800947c:	08009791 	.word	0x08009791
 8009480:	080095d5 	.word	0x080095d5

08009484 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009484:	b480      	push	{r7}
 8009486:	b095      	sub	sp, #84	@ 0x54
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009494:	e853 3f00 	ldrex	r3, [r3]
 8009498:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800949a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800949c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	461a      	mov	r2, r3
 80094a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80094ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80094b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80094b2:	e841 2300 	strex	r3, r2, [r1]
 80094b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80094b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d1e6      	bne.n	800948c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	3308      	adds	r3, #8
 80094c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c6:	6a3b      	ldr	r3, [r7, #32]
 80094c8:	e853 3f00 	ldrex	r3, [r3]
 80094cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80094ce:	69fb      	ldr	r3, [r7, #28]
 80094d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80094d4:	f023 0301 	bic.w	r3, r3, #1
 80094d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	3308      	adds	r3, #8
 80094e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80094e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80094e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80094e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094ea:	e841 2300 	strex	r3, r2, [r1]
 80094ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80094f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d1e3      	bne.n	80094be <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d118      	bne.n	8009530 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	e853 3f00 	ldrex	r3, [r3]
 800950a:	60bb      	str	r3, [r7, #8]
   return(result);
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	f023 0310 	bic.w	r3, r3, #16
 8009512:	647b      	str	r3, [r7, #68]	@ 0x44
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	461a      	mov	r2, r3
 800951a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800951c:	61bb      	str	r3, [r7, #24]
 800951e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009520:	6979      	ldr	r1, [r7, #20]
 8009522:	69ba      	ldr	r2, [r7, #24]
 8009524:	e841 2300 	strex	r3, r2, [r1]
 8009528:	613b      	str	r3, [r7, #16]
   return(result);
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d1e6      	bne.n	80094fe <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2220      	movs	r2, #32
 8009534:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2200      	movs	r2, #0
 800953c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2200      	movs	r2, #0
 8009542:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009544:	bf00      	nop
 8009546:	3754      	adds	r7, #84	@ 0x54
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr

08009550 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b084      	sub	sp, #16
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800955c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	2200      	movs	r2, #0
 8009562:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2200      	movs	r2, #0
 800956a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800956e:	68f8      	ldr	r0, [r7, #12]
 8009570:	f7ff f99a 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009574:	bf00      	nop
 8009576:	3710      	adds	r7, #16
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b088      	sub	sp, #32
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	e853 3f00 	ldrex	r3, [r3]
 8009590:	60bb      	str	r3, [r7, #8]
   return(result);
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009598:	61fb      	str	r3, [r7, #28]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	461a      	mov	r2, r3
 80095a0:	69fb      	ldr	r3, [r7, #28]
 80095a2:	61bb      	str	r3, [r7, #24]
 80095a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a6:	6979      	ldr	r1, [r7, #20]
 80095a8:	69ba      	ldr	r2, [r7, #24]
 80095aa:	e841 2300 	strex	r3, r2, [r1]
 80095ae:	613b      	str	r3, [r7, #16]
   return(result);
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d1e6      	bne.n	8009584 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2220      	movs	r2, #32
 80095ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2200      	movs	r2, #0
 80095c2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f7ff f965 	bl	8008894 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80095ca:	bf00      	nop
 80095cc:	3720      	adds	r7, #32
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
	...

080095d4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b09c      	sub	sp, #112	@ 0x70
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80095e2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80095ec:	2b22      	cmp	r3, #34	@ 0x22
 80095ee:	f040 80be 	bne.w	800976e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80095f8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80095fc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009600:	b2d9      	uxtb	r1, r3
 8009602:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009606:	b2da      	uxtb	r2, r3
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800960c:	400a      	ands	r2, r1
 800960e:	b2d2      	uxtb	r2, r2
 8009610:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009616:	1c5a      	adds	r2, r3, #1
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009622:	b29b      	uxth	r3, r3
 8009624:	3b01      	subs	r3, #1
 8009626:	b29a      	uxth	r2, r3
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009634:	b29b      	uxth	r3, r3
 8009636:	2b00      	cmp	r3, #0
 8009638:	f040 80a3 	bne.w	8009782 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009642:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009644:	e853 3f00 	ldrex	r3, [r3]
 8009648:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800964a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800964c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009650:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	461a      	mov	r2, r3
 8009658:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800965a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800965c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009660:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009662:	e841 2300 	strex	r3, r2, [r1]
 8009666:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009668:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800966a:	2b00      	cmp	r3, #0
 800966c:	d1e6      	bne.n	800963c <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	3308      	adds	r3, #8
 8009674:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009678:	e853 3f00 	ldrex	r3, [r3]
 800967c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800967e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009680:	f023 0301 	bic.w	r3, r3, #1
 8009684:	667b      	str	r3, [r7, #100]	@ 0x64
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	3308      	adds	r3, #8
 800968c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800968e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009690:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009692:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009694:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009696:	e841 2300 	strex	r3, r2, [r1]
 800969a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800969c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d1e5      	bne.n	800966e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2220      	movs	r2, #32
 80096a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2200      	movs	r2, #0
 80096ae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2200      	movs	r2, #0
 80096b4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4a34      	ldr	r2, [pc, #208]	@ (800978c <UART_RxISR_8BIT+0x1b8>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d01f      	beq.n	8009700 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	685b      	ldr	r3, [r3, #4]
 80096c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d018      	beq.n	8009700 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d6:	e853 3f00 	ldrex	r3, [r3]
 80096da:	623b      	str	r3, [r7, #32]
   return(result);
 80096dc:	6a3b      	ldr	r3, [r7, #32]
 80096de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	461a      	mov	r2, r3
 80096ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80096ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80096ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096f4:	e841 2300 	strex	r3, r2, [r1]
 80096f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80096fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d1e6      	bne.n	80096ce <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009704:	2b01      	cmp	r3, #1
 8009706:	d12e      	bne.n	8009766 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2200      	movs	r2, #0
 800970c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009714:	693b      	ldr	r3, [r7, #16]
 8009716:	e853 3f00 	ldrex	r3, [r3]
 800971a:	60fb      	str	r3, [r7, #12]
   return(result);
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f023 0310 	bic.w	r3, r3, #16
 8009722:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	461a      	mov	r2, r3
 800972a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800972c:	61fb      	str	r3, [r7, #28]
 800972e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009730:	69b9      	ldr	r1, [r7, #24]
 8009732:	69fa      	ldr	r2, [r7, #28]
 8009734:	e841 2300 	strex	r3, r2, [r1]
 8009738:	617b      	str	r3, [r7, #20]
   return(result);
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1e6      	bne.n	800970e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	69db      	ldr	r3, [r3, #28]
 8009746:	f003 0310 	and.w	r3, r3, #16
 800974a:	2b10      	cmp	r3, #16
 800974c:	d103      	bne.n	8009756 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	2210      	movs	r2, #16
 8009754:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800975c:	4619      	mov	r1, r3
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f7ff f8ac 	bl	80088bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009764:	e00d      	b.n	8009782 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f7f8 f8cc 	bl	8001904 <HAL_UART_RxCpltCallback>
}
 800976c:	e009      	b.n	8009782 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	8b1b      	ldrh	r3, [r3, #24]
 8009774:	b29a      	uxth	r2, r3
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f042 0208 	orr.w	r2, r2, #8
 800977e:	b292      	uxth	r2, r2
 8009780:	831a      	strh	r2, [r3, #24]
}
 8009782:	bf00      	nop
 8009784:	3770      	adds	r7, #112	@ 0x70
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
 800978a:	bf00      	nop
 800978c:	40008000 	.word	0x40008000

08009790 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b09c      	sub	sp, #112	@ 0x70
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800979e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097a8:	2b22      	cmp	r3, #34	@ 0x22
 80097aa:	f040 80be 	bne.w	800992a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80097b4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097bc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80097be:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80097c2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80097c6:	4013      	ands	r3, r2
 80097c8:	b29a      	uxth	r2, r3
 80097ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80097cc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097d2:	1c9a      	adds	r2, r3, #2
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097de:	b29b      	uxth	r3, r3
 80097e0:	3b01      	subs	r3, #1
 80097e2:	b29a      	uxth	r2, r3
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	f040 80a3 	bne.w	800993e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009800:	e853 3f00 	ldrex	r3, [r3]
 8009804:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009806:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009808:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800980c:	667b      	str	r3, [r7, #100]	@ 0x64
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	461a      	mov	r2, r3
 8009814:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009816:	657b      	str	r3, [r7, #84]	@ 0x54
 8009818:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800981c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800981e:	e841 2300 	strex	r3, r2, [r1]
 8009822:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009824:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009826:	2b00      	cmp	r3, #0
 8009828:	d1e6      	bne.n	80097f8 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	3308      	adds	r3, #8
 8009830:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009834:	e853 3f00 	ldrex	r3, [r3]
 8009838:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800983a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800983c:	f023 0301 	bic.w	r3, r3, #1
 8009840:	663b      	str	r3, [r7, #96]	@ 0x60
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	3308      	adds	r3, #8
 8009848:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800984a:	643a      	str	r2, [r7, #64]	@ 0x40
 800984c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800984e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009850:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009852:	e841 2300 	strex	r3, r2, [r1]
 8009856:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800985a:	2b00      	cmp	r3, #0
 800985c:	d1e5      	bne.n	800982a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2220      	movs	r2, #32
 8009862:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2200      	movs	r2, #0
 800986a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4a34      	ldr	r2, [pc, #208]	@ (8009948 <UART_RxISR_16BIT+0x1b8>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d01f      	beq.n	80098bc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009886:	2b00      	cmp	r3, #0
 8009888:	d018      	beq.n	80098bc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009890:	6a3b      	ldr	r3, [r7, #32]
 8009892:	e853 3f00 	ldrex	r3, [r3]
 8009896:	61fb      	str	r3, [r7, #28]
   return(result);
 8009898:	69fb      	ldr	r3, [r7, #28]
 800989a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800989e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	461a      	mov	r2, r3
 80098a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80098aa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098b0:	e841 2300 	strex	r3, r2, [r1]
 80098b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80098b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d1e6      	bne.n	800988a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098c0:	2b01      	cmp	r3, #1
 80098c2:	d12e      	bne.n	8009922 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2200      	movs	r2, #0
 80098c8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	e853 3f00 	ldrex	r3, [r3]
 80098d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	f023 0310 	bic.w	r3, r3, #16
 80098de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	461a      	mov	r2, r3
 80098e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80098e8:	61bb      	str	r3, [r7, #24]
 80098ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ec:	6979      	ldr	r1, [r7, #20]
 80098ee:	69ba      	ldr	r2, [r7, #24]
 80098f0:	e841 2300 	strex	r3, r2, [r1]
 80098f4:	613b      	str	r3, [r7, #16]
   return(result);
 80098f6:	693b      	ldr	r3, [r7, #16]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d1e6      	bne.n	80098ca <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	69db      	ldr	r3, [r3, #28]
 8009902:	f003 0310 	and.w	r3, r3, #16
 8009906:	2b10      	cmp	r3, #16
 8009908:	d103      	bne.n	8009912 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	2210      	movs	r2, #16
 8009910:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009918:	4619      	mov	r1, r3
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f7fe ffce 	bl	80088bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009920:	e00d      	b.n	800993e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f7f7 ffee 	bl	8001904 <HAL_UART_RxCpltCallback>
}
 8009928:	e009      	b.n	800993e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	8b1b      	ldrh	r3, [r3, #24]
 8009930:	b29a      	uxth	r2, r3
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f042 0208 	orr.w	r2, r2, #8
 800993a:	b292      	uxth	r2, r2
 800993c:	831a      	strh	r2, [r3, #24]
}
 800993e:	bf00      	nop
 8009940:	3770      	adds	r7, #112	@ 0x70
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
 8009946:	bf00      	nop
 8009948:	40008000 	.word	0x40008000

0800994c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b0ac      	sub	sp, #176	@ 0xb0
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800995a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	69db      	ldr	r3, [r3, #28]
 8009964:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	689b      	ldr	r3, [r3, #8]
 8009978:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009982:	2b22      	cmp	r3, #34	@ 0x22
 8009984:	f040 8183 	bne.w	8009c8e <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800998e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009992:	e126      	b.n	8009be2 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800999a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800999e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80099a2:	b2d9      	uxtb	r1, r3
 80099a4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80099a8:	b2da      	uxtb	r2, r3
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099ae:	400a      	ands	r2, r1
 80099b0:	b2d2      	uxtb	r2, r2
 80099b2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099b8:	1c5a      	adds	r2, r3, #1
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80099c4:	b29b      	uxth	r3, r3
 80099c6:	3b01      	subs	r3, #1
 80099c8:	b29a      	uxth	r2, r3
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	69db      	ldr	r3, [r3, #28]
 80099d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80099da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099de:	f003 0307 	and.w	r3, r3, #7
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d053      	beq.n	8009a8e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80099e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099ea:	f003 0301 	and.w	r3, r3, #1
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d011      	beq.n	8009a16 <UART_RxISR_8BIT_FIFOEN+0xca>
 80099f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80099f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d00b      	beq.n	8009a16 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	2201      	movs	r2, #1
 8009a04:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a0c:	f043 0201 	orr.w	r2, r3, #1
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a1a:	f003 0302 	and.w	r3, r3, #2
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d011      	beq.n	8009a46 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009a22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009a26:	f003 0301 	and.w	r3, r3, #1
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d00b      	beq.n	8009a46 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	2202      	movs	r2, #2
 8009a34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a3c:	f043 0204 	orr.w	r2, r3, #4
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a4a:	f003 0304 	and.w	r3, r3, #4
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d011      	beq.n	8009a76 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009a52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009a56:	f003 0301 	and.w	r3, r3, #1
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d00b      	beq.n	8009a76 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	2204      	movs	r2, #4
 8009a64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a6c:	f043 0202 	orr.w	r2, r3, #2
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d006      	beq.n	8009a8e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f7fe ff11 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a94:	b29b      	uxth	r3, r3
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	f040 80a3 	bne.w	8009be2 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009aa4:	e853 3f00 	ldrex	r3, [r3]
 8009aa8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009aaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009aac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ab0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	461a      	mov	r2, r3
 8009aba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009abe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009ac0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009ac4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009ac6:	e841 2300 	strex	r3, r2, [r1]
 8009aca:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009acc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1e4      	bne.n	8009a9c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	3308      	adds	r3, #8
 8009ad8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ada:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009adc:	e853 3f00 	ldrex	r3, [r3]
 8009ae0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009ae2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ae4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009ae8:	f023 0301 	bic.w	r3, r3, #1
 8009aec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	3308      	adds	r3, #8
 8009af6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009afa:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009afc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009afe:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009b00:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009b02:	e841 2300 	strex	r3, r2, [r1]
 8009b06:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009b08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d1e1      	bne.n	8009ad2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2220      	movs	r2, #32
 8009b12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	4a61      	ldr	r2, [pc, #388]	@ (8009cac <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d021      	beq.n	8009b70 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d01a      	beq.n	8009b70 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b42:	e853 3f00 	ldrex	r3, [r3]
 8009b46:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009b48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009b4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	461a      	mov	r2, r3
 8009b58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009b5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b5e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b60:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009b62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009b64:	e841 2300 	strex	r3, r2, [r1]
 8009b68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009b6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d1e4      	bne.n	8009b3a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d130      	bne.n	8009bda <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b86:	e853 3f00 	ldrex	r3, [r3]
 8009b8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b8e:	f023 0310 	bic.w	r3, r3, #16
 8009b92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	461a      	mov	r2, r3
 8009b9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009ba0:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ba2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ba6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ba8:	e841 2300 	strex	r3, r2, [r1]
 8009bac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d1e4      	bne.n	8009b7e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	69db      	ldr	r3, [r3, #28]
 8009bba:	f003 0310 	and.w	r3, r3, #16
 8009bbe:	2b10      	cmp	r3, #16
 8009bc0:	d103      	bne.n	8009bca <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	2210      	movs	r2, #16
 8009bc8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009bd0:	4619      	mov	r1, r3
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f7fe fe72 	bl	80088bc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009bd8:	e00e      	b.n	8009bf8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f7f7 fe92 	bl	8001904 <HAL_UART_RxCpltCallback>
        break;
 8009be0:	e00a      	b.n	8009bf8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009be2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d006      	beq.n	8009bf8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8009bea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bee:	f003 0320 	and.w	r3, r3, #32
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	f47f aece 	bne.w	8009994 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009bfe:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009c02:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d04b      	beq.n	8009ca2 <UART_RxISR_8BIT_FIFOEN+0x356>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009c10:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d244      	bcs.n	8009ca2 <UART_RxISR_8BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	3308      	adds	r3, #8
 8009c1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c20:	6a3b      	ldr	r3, [r7, #32]
 8009c22:	e853 3f00 	ldrex	r3, [r3]
 8009c26:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c28:	69fb      	ldr	r3, [r7, #28]
 8009c2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009c2e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	3308      	adds	r3, #8
 8009c38:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009c3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c44:	e841 2300 	strex	r3, r2, [r1]
 8009c48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d1e3      	bne.n	8009c18 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	4a17      	ldr	r2, [pc, #92]	@ (8009cb0 <UART_RxISR_8BIT_FIFOEN+0x364>)
 8009c54:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	e853 3f00 	ldrex	r3, [r3]
 8009c62:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	f043 0320 	orr.w	r3, r3, #32
 8009c6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	461a      	mov	r2, r3
 8009c74:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009c78:	61bb      	str	r3, [r7, #24]
 8009c7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c7c:	6979      	ldr	r1, [r7, #20]
 8009c7e:	69ba      	ldr	r2, [r7, #24]
 8009c80:	e841 2300 	strex	r3, r2, [r1]
 8009c84:	613b      	str	r3, [r7, #16]
   return(result);
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d1e4      	bne.n	8009c56 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009c8c:	e009      	b.n	8009ca2 <UART_RxISR_8BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	8b1b      	ldrh	r3, [r3, #24]
 8009c94:	b29a      	uxth	r2, r3
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f042 0208 	orr.w	r2, r2, #8
 8009c9e:	b292      	uxth	r2, r2
 8009ca0:	831a      	strh	r2, [r3, #24]
}
 8009ca2:	bf00      	nop
 8009ca4:	37b0      	adds	r7, #176	@ 0xb0
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}
 8009caa:	bf00      	nop
 8009cac:	40008000 	.word	0x40008000
 8009cb0:	080095d5 	.word	0x080095d5

08009cb4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b0ae      	sub	sp, #184	@ 0xb8
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009cc2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	69db      	ldr	r3, [r3, #28]
 8009ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	689b      	ldr	r3, [r3, #8]
 8009ce0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cea:	2b22      	cmp	r3, #34	@ 0x22
 8009cec:	f040 8187 	bne.w	8009ffe <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009cf6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009cfa:	e12a      	b.n	8009f52 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009d02:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009d0e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009d12:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009d16:	4013      	ands	r3, r2
 8009d18:	b29a      	uxth	r2, r3
 8009d1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d1e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d24:	1c9a      	adds	r2, r3, #2
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d30:	b29b      	uxth	r3, r3
 8009d32:	3b01      	subs	r3, #1
 8009d34:	b29a      	uxth	r2, r3
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	69db      	ldr	r3, [r3, #28]
 8009d42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009d46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d4a:	f003 0307 	and.w	r3, r3, #7
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d053      	beq.n	8009dfa <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009d52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d56:	f003 0301 	and.w	r3, r3, #1
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d011      	beq.n	8009d82 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009d5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d00b      	beq.n	8009d82 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	2201      	movs	r2, #1
 8009d70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d78:	f043 0201 	orr.w	r2, r3, #1
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d86:	f003 0302 	and.w	r3, r3, #2
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d011      	beq.n	8009db2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009d8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009d92:	f003 0301 	and.w	r3, r3, #1
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d00b      	beq.n	8009db2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2202      	movs	r2, #2
 8009da0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009da8:	f043 0204 	orr.w	r2, r3, #4
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009db2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009db6:	f003 0304 	and.w	r3, r3, #4
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d011      	beq.n	8009de2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009dbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009dc2:	f003 0301 	and.w	r3, r3, #1
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d00b      	beq.n	8009de2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	2204      	movs	r2, #4
 8009dd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dd8:	f043 0202 	orr.w	r2, r3, #2
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d006      	beq.n	8009dfa <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009dec:	6878      	ldr	r0, [r7, #4]
 8009dee:	f7fe fd5b 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2200      	movs	r2, #0
 8009df6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009e00:	b29b      	uxth	r3, r3
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	f040 80a5 	bne.w	8009f52 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009e10:	e853 3f00 	ldrex	r3, [r3]
 8009e14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009e16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009e18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	461a      	mov	r2, r3
 8009e26:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009e2a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009e2e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009e32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009e36:	e841 2300 	strex	r3, r2, [r1]
 8009e3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009e3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d1e2      	bne.n	8009e08 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	3308      	adds	r3, #8
 8009e48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009e4c:	e853 3f00 	ldrex	r3, [r3]
 8009e50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009e52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e58:	f023 0301 	bic.w	r3, r3, #1
 8009e5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	3308      	adds	r3, #8
 8009e66:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009e6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009e6c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e6e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009e70:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009e72:	e841 2300 	strex	r3, r2, [r1]
 8009e76:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009e78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d1e1      	bne.n	8009e42 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2220      	movs	r2, #32
 8009e82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	4a61      	ldr	r2, [pc, #388]	@ (800a01c <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d021      	beq.n	8009ee0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d01a      	beq.n	8009ee0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009eb2:	e853 3f00 	ldrex	r3, [r3]
 8009eb6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009eb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009eba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009ebe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	461a      	mov	r2, r3
 8009ec8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009ecc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009ece:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009ed2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009ed4:	e841 2300 	strex	r3, r2, [r1]
 8009ed8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009eda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d1e4      	bne.n	8009eaa <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ee4:	2b01      	cmp	r3, #1
 8009ee6:	d130      	bne.n	8009f4a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ef6:	e853 3f00 	ldrex	r3, [r3]
 8009efa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009efe:	f023 0310 	bic.w	r3, r3, #16
 8009f02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009f10:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f12:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f18:	e841 2300 	strex	r3, r2, [r1]
 8009f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009f1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d1e4      	bne.n	8009eee <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	69db      	ldr	r3, [r3, #28]
 8009f2a:	f003 0310 	and.w	r3, r3, #16
 8009f2e:	2b10      	cmp	r3, #16
 8009f30:	d103      	bne.n	8009f3a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	2210      	movs	r2, #16
 8009f38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f40:	4619      	mov	r1, r3
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f7fe fcba 	bl	80088bc <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009f48:	e00e      	b.n	8009f68 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f7f7 fcda 	bl	8001904 <HAL_UART_RxCpltCallback>
        break;
 8009f50:	e00a      	b.n	8009f68 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009f52:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d006      	beq.n	8009f68 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8009f5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009f5e:	f003 0320 	and.w	r3, r3, #32
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	f47f aeca 	bne.w	8009cfc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f6e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009f72:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d04b      	beq.n	800a012 <UART_RxISR_16BIT_FIFOEN+0x35e>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009f80:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d244      	bcs.n	800a012 <UART_RxISR_16BIT_FIFOEN+0x35e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	3308      	adds	r3, #8
 8009f8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f92:	e853 3f00 	ldrex	r3, [r3]
 8009f96:	623b      	str	r3, [r7, #32]
   return(result);
 8009f98:	6a3b      	ldr	r3, [r7, #32]
 8009f9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	3308      	adds	r3, #8
 8009fa8:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009fac:	633a      	str	r2, [r7, #48]	@ 0x30
 8009fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fb0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009fb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fb4:	e841 2300 	strex	r3, r2, [r1]
 8009fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d1e3      	bne.n	8009f88 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	4a17      	ldr	r2, [pc, #92]	@ (800a020 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 8009fc4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fcc:	693b      	ldr	r3, [r7, #16]
 8009fce:	e853 3f00 	ldrex	r3, [r3]
 8009fd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f043 0320 	orr.w	r3, r3, #32
 8009fda:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	461a      	mov	r2, r3
 8009fe4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009fe8:	61fb      	str	r3, [r7, #28]
 8009fea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fec:	69b9      	ldr	r1, [r7, #24]
 8009fee:	69fa      	ldr	r2, [r7, #28]
 8009ff0:	e841 2300 	strex	r3, r2, [r1]
 8009ff4:	617b      	str	r3, [r7, #20]
   return(result);
 8009ff6:	697b      	ldr	r3, [r7, #20]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d1e4      	bne.n	8009fc6 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ffc:	e009      	b.n	800a012 <UART_RxISR_16BIT_FIFOEN+0x35e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	8b1b      	ldrh	r3, [r3, #24]
 800a004:	b29a      	uxth	r2, r3
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f042 0208 	orr.w	r2, r2, #8
 800a00e:	b292      	uxth	r2, r2
 800a010:	831a      	strh	r2, [r3, #24]
}
 800a012:	bf00      	nop
 800a014:	37b8      	adds	r7, #184	@ 0xb8
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}
 800a01a:	bf00      	nop
 800a01c:	40008000 	.word	0x40008000
 800a020:	08009791 	.word	0x08009791

0800a024 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a024:	b480      	push	{r7}
 800a026:	b083      	sub	sp, #12
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a02c:	bf00      	nop
 800a02e:	370c      	adds	r7, #12
 800a030:	46bd      	mov	sp, r7
 800a032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a036:	4770      	bx	lr

0800a038 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a038:	b480      	push	{r7}
 800a03a:	b083      	sub	sp, #12
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a040:	bf00      	nop
 800a042:	370c      	adds	r7, #12
 800a044:	46bd      	mov	sp, r7
 800a046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04a:	4770      	bx	lr

0800a04c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a04c:	b480      	push	{r7}
 800a04e:	b083      	sub	sp, #12
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a054:	bf00      	nop
 800a056:	370c      	adds	r7, #12
 800a058:	46bd      	mov	sp, r7
 800a05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05e:	4770      	bx	lr

0800a060 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a060:	b480      	push	{r7}
 800a062:	b085      	sub	sp, #20
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a06e:	2b01      	cmp	r3, #1
 800a070:	d101      	bne.n	800a076 <HAL_UARTEx_DisableFifoMode+0x16>
 800a072:	2302      	movs	r3, #2
 800a074:	e027      	b.n	800a0c6 <HAL_UARTEx_DisableFifoMode+0x66>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2201      	movs	r2, #1
 800a07a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2224      	movs	r2, #36	@ 0x24
 800a082:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	681a      	ldr	r2, [r3, #0]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f022 0201 	bic.w	r2, r2, #1
 800a09c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a0a4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	68fa      	ldr	r2, [r7, #12]
 800a0b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2220      	movs	r2, #32
 800a0b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2200      	movs	r2, #0
 800a0c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0c4:	2300      	movs	r3, #0
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3714      	adds	r7, #20
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d0:	4770      	bx	lr

0800a0d2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0d2:	b580      	push	{r7, lr}
 800a0d4:	b084      	sub	sp, #16
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
 800a0da:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0e2:	2b01      	cmp	r3, #1
 800a0e4:	d101      	bne.n	800a0ea <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a0e6:	2302      	movs	r3, #2
 800a0e8:	e02d      	b.n	800a146 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2224      	movs	r2, #36	@ 0x24
 800a0f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	681a      	ldr	r2, [r3, #0]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f022 0201 	bic.w	r2, r2, #1
 800a110:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	689b      	ldr	r3, [r3, #8]
 800a118:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	683a      	ldr	r2, [r7, #0]
 800a122:	430a      	orrs	r2, r1
 800a124:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f000 f850 	bl	800a1cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	68fa      	ldr	r2, [r7, #12]
 800a132:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2220      	movs	r2, #32
 800a138:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2200      	movs	r2, #0
 800a140:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a144:	2300      	movs	r3, #0
}
 800a146:	4618      	mov	r0, r3
 800a148:	3710      	adds	r7, #16
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}

0800a14e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a14e:	b580      	push	{r7, lr}
 800a150:	b084      	sub	sp, #16
 800a152:	af00      	add	r7, sp, #0
 800a154:	6078      	str	r0, [r7, #4]
 800a156:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a15e:	2b01      	cmp	r3, #1
 800a160:	d101      	bne.n	800a166 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a162:	2302      	movs	r3, #2
 800a164:	e02d      	b.n	800a1c2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2201      	movs	r2, #1
 800a16a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2224      	movs	r2, #36	@ 0x24
 800a172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	681a      	ldr	r2, [r3, #0]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f022 0201 	bic.w	r2, r2, #1
 800a18c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	683a      	ldr	r2, [r7, #0]
 800a19e:	430a      	orrs	r2, r1
 800a1a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	f000 f812 	bl	800a1cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	68fa      	ldr	r2, [r7, #12]
 800a1ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2220      	movs	r2, #32
 800a1b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a1c0:	2300      	movs	r3, #0
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}
	...

0800a1cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b085      	sub	sp, #20
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d108      	bne.n	800a1ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2201      	movs	r2, #1
 800a1e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a1ec:	e031      	b.n	800a252 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a1ee:	2308      	movs	r3, #8
 800a1f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a1f2:	2308      	movs	r3, #8
 800a1f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	689b      	ldr	r3, [r3, #8]
 800a1fc:	0e5b      	lsrs	r3, r3, #25
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	f003 0307 	and.w	r3, r3, #7
 800a204:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	689b      	ldr	r3, [r3, #8]
 800a20c:	0f5b      	lsrs	r3, r3, #29
 800a20e:	b2db      	uxtb	r3, r3
 800a210:	f003 0307 	and.w	r3, r3, #7
 800a214:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a216:	7bbb      	ldrb	r3, [r7, #14]
 800a218:	7b3a      	ldrb	r2, [r7, #12]
 800a21a:	4911      	ldr	r1, [pc, #68]	@ (800a260 <UARTEx_SetNbDataToProcess+0x94>)
 800a21c:	5c8a      	ldrb	r2, [r1, r2]
 800a21e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a222:	7b3a      	ldrb	r2, [r7, #12]
 800a224:	490f      	ldr	r1, [pc, #60]	@ (800a264 <UARTEx_SetNbDataToProcess+0x98>)
 800a226:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a228:	fb93 f3f2 	sdiv	r3, r3, r2
 800a22c:	b29a      	uxth	r2, r3
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a234:	7bfb      	ldrb	r3, [r7, #15]
 800a236:	7b7a      	ldrb	r2, [r7, #13]
 800a238:	4909      	ldr	r1, [pc, #36]	@ (800a260 <UARTEx_SetNbDataToProcess+0x94>)
 800a23a:	5c8a      	ldrb	r2, [r1, r2]
 800a23c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a240:	7b7a      	ldrb	r2, [r7, #13]
 800a242:	4908      	ldr	r1, [pc, #32]	@ (800a264 <UARTEx_SetNbDataToProcess+0x98>)
 800a244:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a246:	fb93 f3f2 	sdiv	r3, r3, r2
 800a24a:	b29a      	uxth	r2, r3
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a252:	bf00      	nop
 800a254:	3714      	adds	r7, #20
 800a256:	46bd      	mov	sp, r7
 800a258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25c:	4770      	bx	lr
 800a25e:	bf00      	nop
 800a260:	08025bdc 	.word	0x08025bdc
 800a264:	08025be4 	.word	0x08025be4

0800a268 <_strtol_l.isra.0>:
 800a268:	2b24      	cmp	r3, #36	@ 0x24
 800a26a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a26e:	4686      	mov	lr, r0
 800a270:	4690      	mov	r8, r2
 800a272:	d801      	bhi.n	800a278 <_strtol_l.isra.0+0x10>
 800a274:	2b01      	cmp	r3, #1
 800a276:	d106      	bne.n	800a286 <_strtol_l.isra.0+0x1e>
 800a278:	f000 f8ee 	bl	800a458 <__errno>
 800a27c:	2316      	movs	r3, #22
 800a27e:	6003      	str	r3, [r0, #0]
 800a280:	2000      	movs	r0, #0
 800a282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a286:	4834      	ldr	r0, [pc, #208]	@ (800a358 <_strtol_l.isra.0+0xf0>)
 800a288:	460d      	mov	r5, r1
 800a28a:	462a      	mov	r2, r5
 800a28c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a290:	5d06      	ldrb	r6, [r0, r4]
 800a292:	f016 0608 	ands.w	r6, r6, #8
 800a296:	d1f8      	bne.n	800a28a <_strtol_l.isra.0+0x22>
 800a298:	2c2d      	cmp	r4, #45	@ 0x2d
 800a29a:	d110      	bne.n	800a2be <_strtol_l.isra.0+0x56>
 800a29c:	782c      	ldrb	r4, [r5, #0]
 800a29e:	2601      	movs	r6, #1
 800a2a0:	1c95      	adds	r5, r2, #2
 800a2a2:	f033 0210 	bics.w	r2, r3, #16
 800a2a6:	d115      	bne.n	800a2d4 <_strtol_l.isra.0+0x6c>
 800a2a8:	2c30      	cmp	r4, #48	@ 0x30
 800a2aa:	d10d      	bne.n	800a2c8 <_strtol_l.isra.0+0x60>
 800a2ac:	782a      	ldrb	r2, [r5, #0]
 800a2ae:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a2b2:	2a58      	cmp	r2, #88	@ 0x58
 800a2b4:	d108      	bne.n	800a2c8 <_strtol_l.isra.0+0x60>
 800a2b6:	786c      	ldrb	r4, [r5, #1]
 800a2b8:	3502      	adds	r5, #2
 800a2ba:	2310      	movs	r3, #16
 800a2bc:	e00a      	b.n	800a2d4 <_strtol_l.isra.0+0x6c>
 800a2be:	2c2b      	cmp	r4, #43	@ 0x2b
 800a2c0:	bf04      	itt	eq
 800a2c2:	782c      	ldrbeq	r4, [r5, #0]
 800a2c4:	1c95      	addeq	r5, r2, #2
 800a2c6:	e7ec      	b.n	800a2a2 <_strtol_l.isra.0+0x3a>
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d1f6      	bne.n	800a2ba <_strtol_l.isra.0+0x52>
 800a2cc:	2c30      	cmp	r4, #48	@ 0x30
 800a2ce:	bf14      	ite	ne
 800a2d0:	230a      	movne	r3, #10
 800a2d2:	2308      	moveq	r3, #8
 800a2d4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a2d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a2dc:	2200      	movs	r2, #0
 800a2de:	fbbc f9f3 	udiv	r9, ip, r3
 800a2e2:	4610      	mov	r0, r2
 800a2e4:	fb03 ca19 	mls	sl, r3, r9, ip
 800a2e8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a2ec:	2f09      	cmp	r7, #9
 800a2ee:	d80f      	bhi.n	800a310 <_strtol_l.isra.0+0xa8>
 800a2f0:	463c      	mov	r4, r7
 800a2f2:	42a3      	cmp	r3, r4
 800a2f4:	dd1b      	ble.n	800a32e <_strtol_l.isra.0+0xc6>
 800a2f6:	1c57      	adds	r7, r2, #1
 800a2f8:	d007      	beq.n	800a30a <_strtol_l.isra.0+0xa2>
 800a2fa:	4581      	cmp	r9, r0
 800a2fc:	d314      	bcc.n	800a328 <_strtol_l.isra.0+0xc0>
 800a2fe:	d101      	bne.n	800a304 <_strtol_l.isra.0+0x9c>
 800a300:	45a2      	cmp	sl, r4
 800a302:	db11      	blt.n	800a328 <_strtol_l.isra.0+0xc0>
 800a304:	fb00 4003 	mla	r0, r0, r3, r4
 800a308:	2201      	movs	r2, #1
 800a30a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a30e:	e7eb      	b.n	800a2e8 <_strtol_l.isra.0+0x80>
 800a310:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a314:	2f19      	cmp	r7, #25
 800a316:	d801      	bhi.n	800a31c <_strtol_l.isra.0+0xb4>
 800a318:	3c37      	subs	r4, #55	@ 0x37
 800a31a:	e7ea      	b.n	800a2f2 <_strtol_l.isra.0+0x8a>
 800a31c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a320:	2f19      	cmp	r7, #25
 800a322:	d804      	bhi.n	800a32e <_strtol_l.isra.0+0xc6>
 800a324:	3c57      	subs	r4, #87	@ 0x57
 800a326:	e7e4      	b.n	800a2f2 <_strtol_l.isra.0+0x8a>
 800a328:	f04f 32ff 	mov.w	r2, #4294967295
 800a32c:	e7ed      	b.n	800a30a <_strtol_l.isra.0+0xa2>
 800a32e:	1c53      	adds	r3, r2, #1
 800a330:	d108      	bne.n	800a344 <_strtol_l.isra.0+0xdc>
 800a332:	2322      	movs	r3, #34	@ 0x22
 800a334:	f8ce 3000 	str.w	r3, [lr]
 800a338:	4660      	mov	r0, ip
 800a33a:	f1b8 0f00 	cmp.w	r8, #0
 800a33e:	d0a0      	beq.n	800a282 <_strtol_l.isra.0+0x1a>
 800a340:	1e69      	subs	r1, r5, #1
 800a342:	e006      	b.n	800a352 <_strtol_l.isra.0+0xea>
 800a344:	b106      	cbz	r6, 800a348 <_strtol_l.isra.0+0xe0>
 800a346:	4240      	negs	r0, r0
 800a348:	f1b8 0f00 	cmp.w	r8, #0
 800a34c:	d099      	beq.n	800a282 <_strtol_l.isra.0+0x1a>
 800a34e:	2a00      	cmp	r2, #0
 800a350:	d1f6      	bne.n	800a340 <_strtol_l.isra.0+0xd8>
 800a352:	f8c8 1000 	str.w	r1, [r8]
 800a356:	e794      	b.n	800a282 <_strtol_l.isra.0+0x1a>
 800a358:	08025bed 	.word	0x08025bed

0800a35c <strtol>:
 800a35c:	4613      	mov	r3, r2
 800a35e:	460a      	mov	r2, r1
 800a360:	4601      	mov	r1, r0
 800a362:	4802      	ldr	r0, [pc, #8]	@ (800a36c <strtol+0x10>)
 800a364:	6800      	ldr	r0, [r0, #0]
 800a366:	f7ff bf7f 	b.w	800a268 <_strtol_l.isra.0>
 800a36a:	bf00      	nop
 800a36c:	20000030 	.word	0x20000030

0800a370 <sniprintf>:
 800a370:	b40c      	push	{r2, r3}
 800a372:	b530      	push	{r4, r5, lr}
 800a374:	4b18      	ldr	r3, [pc, #96]	@ (800a3d8 <sniprintf+0x68>)
 800a376:	1e0c      	subs	r4, r1, #0
 800a378:	681d      	ldr	r5, [r3, #0]
 800a37a:	b09d      	sub	sp, #116	@ 0x74
 800a37c:	da08      	bge.n	800a390 <sniprintf+0x20>
 800a37e:	238b      	movs	r3, #139	@ 0x8b
 800a380:	602b      	str	r3, [r5, #0]
 800a382:	f04f 30ff 	mov.w	r0, #4294967295
 800a386:	b01d      	add	sp, #116	@ 0x74
 800a388:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a38c:	b002      	add	sp, #8
 800a38e:	4770      	bx	lr
 800a390:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a394:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a398:	f04f 0300 	mov.w	r3, #0
 800a39c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a39e:	bf14      	ite	ne
 800a3a0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a3a4:	4623      	moveq	r3, r4
 800a3a6:	9304      	str	r3, [sp, #16]
 800a3a8:	9307      	str	r3, [sp, #28]
 800a3aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a3ae:	9002      	str	r0, [sp, #8]
 800a3b0:	9006      	str	r0, [sp, #24]
 800a3b2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a3b6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a3b8:	ab21      	add	r3, sp, #132	@ 0x84
 800a3ba:	a902      	add	r1, sp, #8
 800a3bc:	4628      	mov	r0, r5
 800a3be:	9301      	str	r3, [sp, #4]
 800a3c0:	f000 f9d8 	bl	800a774 <_svfiprintf_r>
 800a3c4:	1c43      	adds	r3, r0, #1
 800a3c6:	bfbc      	itt	lt
 800a3c8:	238b      	movlt	r3, #139	@ 0x8b
 800a3ca:	602b      	strlt	r3, [r5, #0]
 800a3cc:	2c00      	cmp	r4, #0
 800a3ce:	d0da      	beq.n	800a386 <sniprintf+0x16>
 800a3d0:	9b02      	ldr	r3, [sp, #8]
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	701a      	strb	r2, [r3, #0]
 800a3d6:	e7d6      	b.n	800a386 <sniprintf+0x16>
 800a3d8:	20000030 	.word	0x20000030

0800a3dc <siprintf>:
 800a3dc:	b40e      	push	{r1, r2, r3}
 800a3de:	b510      	push	{r4, lr}
 800a3e0:	b09d      	sub	sp, #116	@ 0x74
 800a3e2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a3e4:	9002      	str	r0, [sp, #8]
 800a3e6:	9006      	str	r0, [sp, #24]
 800a3e8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a3ec:	480a      	ldr	r0, [pc, #40]	@ (800a418 <siprintf+0x3c>)
 800a3ee:	9107      	str	r1, [sp, #28]
 800a3f0:	9104      	str	r1, [sp, #16]
 800a3f2:	490a      	ldr	r1, [pc, #40]	@ (800a41c <siprintf+0x40>)
 800a3f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3f8:	9105      	str	r1, [sp, #20]
 800a3fa:	2400      	movs	r4, #0
 800a3fc:	a902      	add	r1, sp, #8
 800a3fe:	6800      	ldr	r0, [r0, #0]
 800a400:	9301      	str	r3, [sp, #4]
 800a402:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a404:	f000 f9b6 	bl	800a774 <_svfiprintf_r>
 800a408:	9b02      	ldr	r3, [sp, #8]
 800a40a:	701c      	strb	r4, [r3, #0]
 800a40c:	b01d      	add	sp, #116	@ 0x74
 800a40e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a412:	b003      	add	sp, #12
 800a414:	4770      	bx	lr
 800a416:	bf00      	nop
 800a418:	20000030 	.word	0x20000030
 800a41c:	ffff0208 	.word	0xffff0208

0800a420 <memset>:
 800a420:	4402      	add	r2, r0
 800a422:	4603      	mov	r3, r0
 800a424:	4293      	cmp	r3, r2
 800a426:	d100      	bne.n	800a42a <memset+0xa>
 800a428:	4770      	bx	lr
 800a42a:	f803 1b01 	strb.w	r1, [r3], #1
 800a42e:	e7f9      	b.n	800a424 <memset+0x4>

0800a430 <strncpy>:
 800a430:	b510      	push	{r4, lr}
 800a432:	3901      	subs	r1, #1
 800a434:	4603      	mov	r3, r0
 800a436:	b132      	cbz	r2, 800a446 <strncpy+0x16>
 800a438:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a43c:	f803 4b01 	strb.w	r4, [r3], #1
 800a440:	3a01      	subs	r2, #1
 800a442:	2c00      	cmp	r4, #0
 800a444:	d1f7      	bne.n	800a436 <strncpy+0x6>
 800a446:	441a      	add	r2, r3
 800a448:	2100      	movs	r1, #0
 800a44a:	4293      	cmp	r3, r2
 800a44c:	d100      	bne.n	800a450 <strncpy+0x20>
 800a44e:	bd10      	pop	{r4, pc}
 800a450:	f803 1b01 	strb.w	r1, [r3], #1
 800a454:	e7f9      	b.n	800a44a <strncpy+0x1a>
	...

0800a458 <__errno>:
 800a458:	4b01      	ldr	r3, [pc, #4]	@ (800a460 <__errno+0x8>)
 800a45a:	6818      	ldr	r0, [r3, #0]
 800a45c:	4770      	bx	lr
 800a45e:	bf00      	nop
 800a460:	20000030 	.word	0x20000030

0800a464 <__libc_init_array>:
 800a464:	b570      	push	{r4, r5, r6, lr}
 800a466:	4d0d      	ldr	r5, [pc, #52]	@ (800a49c <__libc_init_array+0x38>)
 800a468:	4c0d      	ldr	r4, [pc, #52]	@ (800a4a0 <__libc_init_array+0x3c>)
 800a46a:	1b64      	subs	r4, r4, r5
 800a46c:	10a4      	asrs	r4, r4, #2
 800a46e:	2600      	movs	r6, #0
 800a470:	42a6      	cmp	r6, r4
 800a472:	d109      	bne.n	800a488 <__libc_init_array+0x24>
 800a474:	4d0b      	ldr	r5, [pc, #44]	@ (800a4a4 <__libc_init_array+0x40>)
 800a476:	4c0c      	ldr	r4, [pc, #48]	@ (800a4a8 <__libc_init_array+0x44>)
 800a478:	f000 fc64 	bl	800ad44 <_init>
 800a47c:	1b64      	subs	r4, r4, r5
 800a47e:	10a4      	asrs	r4, r4, #2
 800a480:	2600      	movs	r6, #0
 800a482:	42a6      	cmp	r6, r4
 800a484:	d105      	bne.n	800a492 <__libc_init_array+0x2e>
 800a486:	bd70      	pop	{r4, r5, r6, pc}
 800a488:	f855 3b04 	ldr.w	r3, [r5], #4
 800a48c:	4798      	blx	r3
 800a48e:	3601      	adds	r6, #1
 800a490:	e7ee      	b.n	800a470 <__libc_init_array+0xc>
 800a492:	f855 3b04 	ldr.w	r3, [r5], #4
 800a496:	4798      	blx	r3
 800a498:	3601      	adds	r6, #1
 800a49a:	e7f2      	b.n	800a482 <__libc_init_array+0x1e>
 800a49c:	08025d28 	.word	0x08025d28
 800a4a0:	08025d28 	.word	0x08025d28
 800a4a4:	08025d28 	.word	0x08025d28
 800a4a8:	08025d2c 	.word	0x08025d2c

0800a4ac <__retarget_lock_acquire_recursive>:
 800a4ac:	4770      	bx	lr

0800a4ae <__retarget_lock_release_recursive>:
 800a4ae:	4770      	bx	lr

0800a4b0 <memcpy>:
 800a4b0:	440a      	add	r2, r1
 800a4b2:	4291      	cmp	r1, r2
 800a4b4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a4b8:	d100      	bne.n	800a4bc <memcpy+0xc>
 800a4ba:	4770      	bx	lr
 800a4bc:	b510      	push	{r4, lr}
 800a4be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a4c6:	4291      	cmp	r1, r2
 800a4c8:	d1f9      	bne.n	800a4be <memcpy+0xe>
 800a4ca:	bd10      	pop	{r4, pc}

0800a4cc <_free_r>:
 800a4cc:	b538      	push	{r3, r4, r5, lr}
 800a4ce:	4605      	mov	r5, r0
 800a4d0:	2900      	cmp	r1, #0
 800a4d2:	d041      	beq.n	800a558 <_free_r+0x8c>
 800a4d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4d8:	1f0c      	subs	r4, r1, #4
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	bfb8      	it	lt
 800a4de:	18e4      	addlt	r4, r4, r3
 800a4e0:	f000 f8e0 	bl	800a6a4 <__malloc_lock>
 800a4e4:	4a1d      	ldr	r2, [pc, #116]	@ (800a55c <_free_r+0x90>)
 800a4e6:	6813      	ldr	r3, [r2, #0]
 800a4e8:	b933      	cbnz	r3, 800a4f8 <_free_r+0x2c>
 800a4ea:	6063      	str	r3, [r4, #4]
 800a4ec:	6014      	str	r4, [r2, #0]
 800a4ee:	4628      	mov	r0, r5
 800a4f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4f4:	f000 b8dc 	b.w	800a6b0 <__malloc_unlock>
 800a4f8:	42a3      	cmp	r3, r4
 800a4fa:	d908      	bls.n	800a50e <_free_r+0x42>
 800a4fc:	6820      	ldr	r0, [r4, #0]
 800a4fe:	1821      	adds	r1, r4, r0
 800a500:	428b      	cmp	r3, r1
 800a502:	bf01      	itttt	eq
 800a504:	6819      	ldreq	r1, [r3, #0]
 800a506:	685b      	ldreq	r3, [r3, #4]
 800a508:	1809      	addeq	r1, r1, r0
 800a50a:	6021      	streq	r1, [r4, #0]
 800a50c:	e7ed      	b.n	800a4ea <_free_r+0x1e>
 800a50e:	461a      	mov	r2, r3
 800a510:	685b      	ldr	r3, [r3, #4]
 800a512:	b10b      	cbz	r3, 800a518 <_free_r+0x4c>
 800a514:	42a3      	cmp	r3, r4
 800a516:	d9fa      	bls.n	800a50e <_free_r+0x42>
 800a518:	6811      	ldr	r1, [r2, #0]
 800a51a:	1850      	adds	r0, r2, r1
 800a51c:	42a0      	cmp	r0, r4
 800a51e:	d10b      	bne.n	800a538 <_free_r+0x6c>
 800a520:	6820      	ldr	r0, [r4, #0]
 800a522:	4401      	add	r1, r0
 800a524:	1850      	adds	r0, r2, r1
 800a526:	4283      	cmp	r3, r0
 800a528:	6011      	str	r1, [r2, #0]
 800a52a:	d1e0      	bne.n	800a4ee <_free_r+0x22>
 800a52c:	6818      	ldr	r0, [r3, #0]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	6053      	str	r3, [r2, #4]
 800a532:	4408      	add	r0, r1
 800a534:	6010      	str	r0, [r2, #0]
 800a536:	e7da      	b.n	800a4ee <_free_r+0x22>
 800a538:	d902      	bls.n	800a540 <_free_r+0x74>
 800a53a:	230c      	movs	r3, #12
 800a53c:	602b      	str	r3, [r5, #0]
 800a53e:	e7d6      	b.n	800a4ee <_free_r+0x22>
 800a540:	6820      	ldr	r0, [r4, #0]
 800a542:	1821      	adds	r1, r4, r0
 800a544:	428b      	cmp	r3, r1
 800a546:	bf04      	itt	eq
 800a548:	6819      	ldreq	r1, [r3, #0]
 800a54a:	685b      	ldreq	r3, [r3, #4]
 800a54c:	6063      	str	r3, [r4, #4]
 800a54e:	bf04      	itt	eq
 800a550:	1809      	addeq	r1, r1, r0
 800a552:	6021      	streq	r1, [r4, #0]
 800a554:	6054      	str	r4, [r2, #4]
 800a556:	e7ca      	b.n	800a4ee <_free_r+0x22>
 800a558:	bd38      	pop	{r3, r4, r5, pc}
 800a55a:	bf00      	nop
 800a55c:	20000ebc 	.word	0x20000ebc

0800a560 <sbrk_aligned>:
 800a560:	b570      	push	{r4, r5, r6, lr}
 800a562:	4e0f      	ldr	r6, [pc, #60]	@ (800a5a0 <sbrk_aligned+0x40>)
 800a564:	460c      	mov	r4, r1
 800a566:	6831      	ldr	r1, [r6, #0]
 800a568:	4605      	mov	r5, r0
 800a56a:	b911      	cbnz	r1, 800a572 <sbrk_aligned+0x12>
 800a56c:	f000 fba4 	bl	800acb8 <_sbrk_r>
 800a570:	6030      	str	r0, [r6, #0]
 800a572:	4621      	mov	r1, r4
 800a574:	4628      	mov	r0, r5
 800a576:	f000 fb9f 	bl	800acb8 <_sbrk_r>
 800a57a:	1c43      	adds	r3, r0, #1
 800a57c:	d103      	bne.n	800a586 <sbrk_aligned+0x26>
 800a57e:	f04f 34ff 	mov.w	r4, #4294967295
 800a582:	4620      	mov	r0, r4
 800a584:	bd70      	pop	{r4, r5, r6, pc}
 800a586:	1cc4      	adds	r4, r0, #3
 800a588:	f024 0403 	bic.w	r4, r4, #3
 800a58c:	42a0      	cmp	r0, r4
 800a58e:	d0f8      	beq.n	800a582 <sbrk_aligned+0x22>
 800a590:	1a21      	subs	r1, r4, r0
 800a592:	4628      	mov	r0, r5
 800a594:	f000 fb90 	bl	800acb8 <_sbrk_r>
 800a598:	3001      	adds	r0, #1
 800a59a:	d1f2      	bne.n	800a582 <sbrk_aligned+0x22>
 800a59c:	e7ef      	b.n	800a57e <sbrk_aligned+0x1e>
 800a59e:	bf00      	nop
 800a5a0:	20000eb8 	.word	0x20000eb8

0800a5a4 <_malloc_r>:
 800a5a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5a8:	1ccd      	adds	r5, r1, #3
 800a5aa:	f025 0503 	bic.w	r5, r5, #3
 800a5ae:	3508      	adds	r5, #8
 800a5b0:	2d0c      	cmp	r5, #12
 800a5b2:	bf38      	it	cc
 800a5b4:	250c      	movcc	r5, #12
 800a5b6:	2d00      	cmp	r5, #0
 800a5b8:	4606      	mov	r6, r0
 800a5ba:	db01      	blt.n	800a5c0 <_malloc_r+0x1c>
 800a5bc:	42a9      	cmp	r1, r5
 800a5be:	d904      	bls.n	800a5ca <_malloc_r+0x26>
 800a5c0:	230c      	movs	r3, #12
 800a5c2:	6033      	str	r3, [r6, #0]
 800a5c4:	2000      	movs	r0, #0
 800a5c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a6a0 <_malloc_r+0xfc>
 800a5ce:	f000 f869 	bl	800a6a4 <__malloc_lock>
 800a5d2:	f8d8 3000 	ldr.w	r3, [r8]
 800a5d6:	461c      	mov	r4, r3
 800a5d8:	bb44      	cbnz	r4, 800a62c <_malloc_r+0x88>
 800a5da:	4629      	mov	r1, r5
 800a5dc:	4630      	mov	r0, r6
 800a5de:	f7ff ffbf 	bl	800a560 <sbrk_aligned>
 800a5e2:	1c43      	adds	r3, r0, #1
 800a5e4:	4604      	mov	r4, r0
 800a5e6:	d158      	bne.n	800a69a <_malloc_r+0xf6>
 800a5e8:	f8d8 4000 	ldr.w	r4, [r8]
 800a5ec:	4627      	mov	r7, r4
 800a5ee:	2f00      	cmp	r7, #0
 800a5f0:	d143      	bne.n	800a67a <_malloc_r+0xd6>
 800a5f2:	2c00      	cmp	r4, #0
 800a5f4:	d04b      	beq.n	800a68e <_malloc_r+0xea>
 800a5f6:	6823      	ldr	r3, [r4, #0]
 800a5f8:	4639      	mov	r1, r7
 800a5fa:	4630      	mov	r0, r6
 800a5fc:	eb04 0903 	add.w	r9, r4, r3
 800a600:	f000 fb5a 	bl	800acb8 <_sbrk_r>
 800a604:	4581      	cmp	r9, r0
 800a606:	d142      	bne.n	800a68e <_malloc_r+0xea>
 800a608:	6821      	ldr	r1, [r4, #0]
 800a60a:	1a6d      	subs	r5, r5, r1
 800a60c:	4629      	mov	r1, r5
 800a60e:	4630      	mov	r0, r6
 800a610:	f7ff ffa6 	bl	800a560 <sbrk_aligned>
 800a614:	3001      	adds	r0, #1
 800a616:	d03a      	beq.n	800a68e <_malloc_r+0xea>
 800a618:	6823      	ldr	r3, [r4, #0]
 800a61a:	442b      	add	r3, r5
 800a61c:	6023      	str	r3, [r4, #0]
 800a61e:	f8d8 3000 	ldr.w	r3, [r8]
 800a622:	685a      	ldr	r2, [r3, #4]
 800a624:	bb62      	cbnz	r2, 800a680 <_malloc_r+0xdc>
 800a626:	f8c8 7000 	str.w	r7, [r8]
 800a62a:	e00f      	b.n	800a64c <_malloc_r+0xa8>
 800a62c:	6822      	ldr	r2, [r4, #0]
 800a62e:	1b52      	subs	r2, r2, r5
 800a630:	d420      	bmi.n	800a674 <_malloc_r+0xd0>
 800a632:	2a0b      	cmp	r2, #11
 800a634:	d917      	bls.n	800a666 <_malloc_r+0xc2>
 800a636:	1961      	adds	r1, r4, r5
 800a638:	42a3      	cmp	r3, r4
 800a63a:	6025      	str	r5, [r4, #0]
 800a63c:	bf18      	it	ne
 800a63e:	6059      	strne	r1, [r3, #4]
 800a640:	6863      	ldr	r3, [r4, #4]
 800a642:	bf08      	it	eq
 800a644:	f8c8 1000 	streq.w	r1, [r8]
 800a648:	5162      	str	r2, [r4, r5]
 800a64a:	604b      	str	r3, [r1, #4]
 800a64c:	4630      	mov	r0, r6
 800a64e:	f000 f82f 	bl	800a6b0 <__malloc_unlock>
 800a652:	f104 000b 	add.w	r0, r4, #11
 800a656:	1d23      	adds	r3, r4, #4
 800a658:	f020 0007 	bic.w	r0, r0, #7
 800a65c:	1ac2      	subs	r2, r0, r3
 800a65e:	bf1c      	itt	ne
 800a660:	1a1b      	subne	r3, r3, r0
 800a662:	50a3      	strne	r3, [r4, r2]
 800a664:	e7af      	b.n	800a5c6 <_malloc_r+0x22>
 800a666:	6862      	ldr	r2, [r4, #4]
 800a668:	42a3      	cmp	r3, r4
 800a66a:	bf0c      	ite	eq
 800a66c:	f8c8 2000 	streq.w	r2, [r8]
 800a670:	605a      	strne	r2, [r3, #4]
 800a672:	e7eb      	b.n	800a64c <_malloc_r+0xa8>
 800a674:	4623      	mov	r3, r4
 800a676:	6864      	ldr	r4, [r4, #4]
 800a678:	e7ae      	b.n	800a5d8 <_malloc_r+0x34>
 800a67a:	463c      	mov	r4, r7
 800a67c:	687f      	ldr	r7, [r7, #4]
 800a67e:	e7b6      	b.n	800a5ee <_malloc_r+0x4a>
 800a680:	461a      	mov	r2, r3
 800a682:	685b      	ldr	r3, [r3, #4]
 800a684:	42a3      	cmp	r3, r4
 800a686:	d1fb      	bne.n	800a680 <_malloc_r+0xdc>
 800a688:	2300      	movs	r3, #0
 800a68a:	6053      	str	r3, [r2, #4]
 800a68c:	e7de      	b.n	800a64c <_malloc_r+0xa8>
 800a68e:	230c      	movs	r3, #12
 800a690:	6033      	str	r3, [r6, #0]
 800a692:	4630      	mov	r0, r6
 800a694:	f000 f80c 	bl	800a6b0 <__malloc_unlock>
 800a698:	e794      	b.n	800a5c4 <_malloc_r+0x20>
 800a69a:	6005      	str	r5, [r0, #0]
 800a69c:	e7d6      	b.n	800a64c <_malloc_r+0xa8>
 800a69e:	bf00      	nop
 800a6a0:	20000ebc 	.word	0x20000ebc

0800a6a4 <__malloc_lock>:
 800a6a4:	4801      	ldr	r0, [pc, #4]	@ (800a6ac <__malloc_lock+0x8>)
 800a6a6:	f7ff bf01 	b.w	800a4ac <__retarget_lock_acquire_recursive>
 800a6aa:	bf00      	nop
 800a6ac:	20000eb4 	.word	0x20000eb4

0800a6b0 <__malloc_unlock>:
 800a6b0:	4801      	ldr	r0, [pc, #4]	@ (800a6b8 <__malloc_unlock+0x8>)
 800a6b2:	f7ff befc 	b.w	800a4ae <__retarget_lock_release_recursive>
 800a6b6:	bf00      	nop
 800a6b8:	20000eb4 	.word	0x20000eb4

0800a6bc <__ssputs_r>:
 800a6bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6c0:	688e      	ldr	r6, [r1, #8]
 800a6c2:	461f      	mov	r7, r3
 800a6c4:	42be      	cmp	r6, r7
 800a6c6:	680b      	ldr	r3, [r1, #0]
 800a6c8:	4682      	mov	sl, r0
 800a6ca:	460c      	mov	r4, r1
 800a6cc:	4690      	mov	r8, r2
 800a6ce:	d82d      	bhi.n	800a72c <__ssputs_r+0x70>
 800a6d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a6d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a6d8:	d026      	beq.n	800a728 <__ssputs_r+0x6c>
 800a6da:	6965      	ldr	r5, [r4, #20]
 800a6dc:	6909      	ldr	r1, [r1, #16]
 800a6de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a6e2:	eba3 0901 	sub.w	r9, r3, r1
 800a6e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a6ea:	1c7b      	adds	r3, r7, #1
 800a6ec:	444b      	add	r3, r9
 800a6ee:	106d      	asrs	r5, r5, #1
 800a6f0:	429d      	cmp	r5, r3
 800a6f2:	bf38      	it	cc
 800a6f4:	461d      	movcc	r5, r3
 800a6f6:	0553      	lsls	r3, r2, #21
 800a6f8:	d527      	bpl.n	800a74a <__ssputs_r+0x8e>
 800a6fa:	4629      	mov	r1, r5
 800a6fc:	f7ff ff52 	bl	800a5a4 <_malloc_r>
 800a700:	4606      	mov	r6, r0
 800a702:	b360      	cbz	r0, 800a75e <__ssputs_r+0xa2>
 800a704:	6921      	ldr	r1, [r4, #16]
 800a706:	464a      	mov	r2, r9
 800a708:	f7ff fed2 	bl	800a4b0 <memcpy>
 800a70c:	89a3      	ldrh	r3, [r4, #12]
 800a70e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a712:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a716:	81a3      	strh	r3, [r4, #12]
 800a718:	6126      	str	r6, [r4, #16]
 800a71a:	6165      	str	r5, [r4, #20]
 800a71c:	444e      	add	r6, r9
 800a71e:	eba5 0509 	sub.w	r5, r5, r9
 800a722:	6026      	str	r6, [r4, #0]
 800a724:	60a5      	str	r5, [r4, #8]
 800a726:	463e      	mov	r6, r7
 800a728:	42be      	cmp	r6, r7
 800a72a:	d900      	bls.n	800a72e <__ssputs_r+0x72>
 800a72c:	463e      	mov	r6, r7
 800a72e:	6820      	ldr	r0, [r4, #0]
 800a730:	4632      	mov	r2, r6
 800a732:	4641      	mov	r1, r8
 800a734:	f000 faa6 	bl	800ac84 <memmove>
 800a738:	68a3      	ldr	r3, [r4, #8]
 800a73a:	1b9b      	subs	r3, r3, r6
 800a73c:	60a3      	str	r3, [r4, #8]
 800a73e:	6823      	ldr	r3, [r4, #0]
 800a740:	4433      	add	r3, r6
 800a742:	6023      	str	r3, [r4, #0]
 800a744:	2000      	movs	r0, #0
 800a746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a74a:	462a      	mov	r2, r5
 800a74c:	f000 fac4 	bl	800acd8 <_realloc_r>
 800a750:	4606      	mov	r6, r0
 800a752:	2800      	cmp	r0, #0
 800a754:	d1e0      	bne.n	800a718 <__ssputs_r+0x5c>
 800a756:	6921      	ldr	r1, [r4, #16]
 800a758:	4650      	mov	r0, sl
 800a75a:	f7ff feb7 	bl	800a4cc <_free_r>
 800a75e:	230c      	movs	r3, #12
 800a760:	f8ca 3000 	str.w	r3, [sl]
 800a764:	89a3      	ldrh	r3, [r4, #12]
 800a766:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a76a:	81a3      	strh	r3, [r4, #12]
 800a76c:	f04f 30ff 	mov.w	r0, #4294967295
 800a770:	e7e9      	b.n	800a746 <__ssputs_r+0x8a>
	...

0800a774 <_svfiprintf_r>:
 800a774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a778:	4698      	mov	r8, r3
 800a77a:	898b      	ldrh	r3, [r1, #12]
 800a77c:	061b      	lsls	r3, r3, #24
 800a77e:	b09d      	sub	sp, #116	@ 0x74
 800a780:	4607      	mov	r7, r0
 800a782:	460d      	mov	r5, r1
 800a784:	4614      	mov	r4, r2
 800a786:	d510      	bpl.n	800a7aa <_svfiprintf_r+0x36>
 800a788:	690b      	ldr	r3, [r1, #16]
 800a78a:	b973      	cbnz	r3, 800a7aa <_svfiprintf_r+0x36>
 800a78c:	2140      	movs	r1, #64	@ 0x40
 800a78e:	f7ff ff09 	bl	800a5a4 <_malloc_r>
 800a792:	6028      	str	r0, [r5, #0]
 800a794:	6128      	str	r0, [r5, #16]
 800a796:	b930      	cbnz	r0, 800a7a6 <_svfiprintf_r+0x32>
 800a798:	230c      	movs	r3, #12
 800a79a:	603b      	str	r3, [r7, #0]
 800a79c:	f04f 30ff 	mov.w	r0, #4294967295
 800a7a0:	b01d      	add	sp, #116	@ 0x74
 800a7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7a6:	2340      	movs	r3, #64	@ 0x40
 800a7a8:	616b      	str	r3, [r5, #20]
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7ae:	2320      	movs	r3, #32
 800a7b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a7b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7b8:	2330      	movs	r3, #48	@ 0x30
 800a7ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a958 <_svfiprintf_r+0x1e4>
 800a7be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a7c2:	f04f 0901 	mov.w	r9, #1
 800a7c6:	4623      	mov	r3, r4
 800a7c8:	469a      	mov	sl, r3
 800a7ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7ce:	b10a      	cbz	r2, 800a7d4 <_svfiprintf_r+0x60>
 800a7d0:	2a25      	cmp	r2, #37	@ 0x25
 800a7d2:	d1f9      	bne.n	800a7c8 <_svfiprintf_r+0x54>
 800a7d4:	ebba 0b04 	subs.w	fp, sl, r4
 800a7d8:	d00b      	beq.n	800a7f2 <_svfiprintf_r+0x7e>
 800a7da:	465b      	mov	r3, fp
 800a7dc:	4622      	mov	r2, r4
 800a7de:	4629      	mov	r1, r5
 800a7e0:	4638      	mov	r0, r7
 800a7e2:	f7ff ff6b 	bl	800a6bc <__ssputs_r>
 800a7e6:	3001      	adds	r0, #1
 800a7e8:	f000 80a7 	beq.w	800a93a <_svfiprintf_r+0x1c6>
 800a7ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7ee:	445a      	add	r2, fp
 800a7f0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7f2:	f89a 3000 	ldrb.w	r3, [sl]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	f000 809f 	beq.w	800a93a <_svfiprintf_r+0x1c6>
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a802:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a806:	f10a 0a01 	add.w	sl, sl, #1
 800a80a:	9304      	str	r3, [sp, #16]
 800a80c:	9307      	str	r3, [sp, #28]
 800a80e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a812:	931a      	str	r3, [sp, #104]	@ 0x68
 800a814:	4654      	mov	r4, sl
 800a816:	2205      	movs	r2, #5
 800a818:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a81c:	484e      	ldr	r0, [pc, #312]	@ (800a958 <_svfiprintf_r+0x1e4>)
 800a81e:	f7f5 fcf7 	bl	8000210 <memchr>
 800a822:	9a04      	ldr	r2, [sp, #16]
 800a824:	b9d8      	cbnz	r0, 800a85e <_svfiprintf_r+0xea>
 800a826:	06d0      	lsls	r0, r2, #27
 800a828:	bf44      	itt	mi
 800a82a:	2320      	movmi	r3, #32
 800a82c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a830:	0711      	lsls	r1, r2, #28
 800a832:	bf44      	itt	mi
 800a834:	232b      	movmi	r3, #43	@ 0x2b
 800a836:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a83a:	f89a 3000 	ldrb.w	r3, [sl]
 800a83e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a840:	d015      	beq.n	800a86e <_svfiprintf_r+0xfa>
 800a842:	9a07      	ldr	r2, [sp, #28]
 800a844:	4654      	mov	r4, sl
 800a846:	2000      	movs	r0, #0
 800a848:	f04f 0c0a 	mov.w	ip, #10
 800a84c:	4621      	mov	r1, r4
 800a84e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a852:	3b30      	subs	r3, #48	@ 0x30
 800a854:	2b09      	cmp	r3, #9
 800a856:	d94b      	bls.n	800a8f0 <_svfiprintf_r+0x17c>
 800a858:	b1b0      	cbz	r0, 800a888 <_svfiprintf_r+0x114>
 800a85a:	9207      	str	r2, [sp, #28]
 800a85c:	e014      	b.n	800a888 <_svfiprintf_r+0x114>
 800a85e:	eba0 0308 	sub.w	r3, r0, r8
 800a862:	fa09 f303 	lsl.w	r3, r9, r3
 800a866:	4313      	orrs	r3, r2
 800a868:	9304      	str	r3, [sp, #16]
 800a86a:	46a2      	mov	sl, r4
 800a86c:	e7d2      	b.n	800a814 <_svfiprintf_r+0xa0>
 800a86e:	9b03      	ldr	r3, [sp, #12]
 800a870:	1d19      	adds	r1, r3, #4
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	9103      	str	r1, [sp, #12]
 800a876:	2b00      	cmp	r3, #0
 800a878:	bfbb      	ittet	lt
 800a87a:	425b      	neglt	r3, r3
 800a87c:	f042 0202 	orrlt.w	r2, r2, #2
 800a880:	9307      	strge	r3, [sp, #28]
 800a882:	9307      	strlt	r3, [sp, #28]
 800a884:	bfb8      	it	lt
 800a886:	9204      	strlt	r2, [sp, #16]
 800a888:	7823      	ldrb	r3, [r4, #0]
 800a88a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a88c:	d10a      	bne.n	800a8a4 <_svfiprintf_r+0x130>
 800a88e:	7863      	ldrb	r3, [r4, #1]
 800a890:	2b2a      	cmp	r3, #42	@ 0x2a
 800a892:	d132      	bne.n	800a8fa <_svfiprintf_r+0x186>
 800a894:	9b03      	ldr	r3, [sp, #12]
 800a896:	1d1a      	adds	r2, r3, #4
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	9203      	str	r2, [sp, #12]
 800a89c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a8a0:	3402      	adds	r4, #2
 800a8a2:	9305      	str	r3, [sp, #20]
 800a8a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a968 <_svfiprintf_r+0x1f4>
 800a8a8:	7821      	ldrb	r1, [r4, #0]
 800a8aa:	2203      	movs	r2, #3
 800a8ac:	4650      	mov	r0, sl
 800a8ae:	f7f5 fcaf 	bl	8000210 <memchr>
 800a8b2:	b138      	cbz	r0, 800a8c4 <_svfiprintf_r+0x150>
 800a8b4:	9b04      	ldr	r3, [sp, #16]
 800a8b6:	eba0 000a 	sub.w	r0, r0, sl
 800a8ba:	2240      	movs	r2, #64	@ 0x40
 800a8bc:	4082      	lsls	r2, r0
 800a8be:	4313      	orrs	r3, r2
 800a8c0:	3401      	adds	r4, #1
 800a8c2:	9304      	str	r3, [sp, #16]
 800a8c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8c8:	4824      	ldr	r0, [pc, #144]	@ (800a95c <_svfiprintf_r+0x1e8>)
 800a8ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a8ce:	2206      	movs	r2, #6
 800a8d0:	f7f5 fc9e 	bl	8000210 <memchr>
 800a8d4:	2800      	cmp	r0, #0
 800a8d6:	d036      	beq.n	800a946 <_svfiprintf_r+0x1d2>
 800a8d8:	4b21      	ldr	r3, [pc, #132]	@ (800a960 <_svfiprintf_r+0x1ec>)
 800a8da:	bb1b      	cbnz	r3, 800a924 <_svfiprintf_r+0x1b0>
 800a8dc:	9b03      	ldr	r3, [sp, #12]
 800a8de:	3307      	adds	r3, #7
 800a8e0:	f023 0307 	bic.w	r3, r3, #7
 800a8e4:	3308      	adds	r3, #8
 800a8e6:	9303      	str	r3, [sp, #12]
 800a8e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8ea:	4433      	add	r3, r6
 800a8ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8ee:	e76a      	b.n	800a7c6 <_svfiprintf_r+0x52>
 800a8f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8f4:	460c      	mov	r4, r1
 800a8f6:	2001      	movs	r0, #1
 800a8f8:	e7a8      	b.n	800a84c <_svfiprintf_r+0xd8>
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	3401      	adds	r4, #1
 800a8fe:	9305      	str	r3, [sp, #20]
 800a900:	4619      	mov	r1, r3
 800a902:	f04f 0c0a 	mov.w	ip, #10
 800a906:	4620      	mov	r0, r4
 800a908:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a90c:	3a30      	subs	r2, #48	@ 0x30
 800a90e:	2a09      	cmp	r2, #9
 800a910:	d903      	bls.n	800a91a <_svfiprintf_r+0x1a6>
 800a912:	2b00      	cmp	r3, #0
 800a914:	d0c6      	beq.n	800a8a4 <_svfiprintf_r+0x130>
 800a916:	9105      	str	r1, [sp, #20]
 800a918:	e7c4      	b.n	800a8a4 <_svfiprintf_r+0x130>
 800a91a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a91e:	4604      	mov	r4, r0
 800a920:	2301      	movs	r3, #1
 800a922:	e7f0      	b.n	800a906 <_svfiprintf_r+0x192>
 800a924:	ab03      	add	r3, sp, #12
 800a926:	9300      	str	r3, [sp, #0]
 800a928:	462a      	mov	r2, r5
 800a92a:	4b0e      	ldr	r3, [pc, #56]	@ (800a964 <_svfiprintf_r+0x1f0>)
 800a92c:	a904      	add	r1, sp, #16
 800a92e:	4638      	mov	r0, r7
 800a930:	f3af 8000 	nop.w
 800a934:	1c42      	adds	r2, r0, #1
 800a936:	4606      	mov	r6, r0
 800a938:	d1d6      	bne.n	800a8e8 <_svfiprintf_r+0x174>
 800a93a:	89ab      	ldrh	r3, [r5, #12]
 800a93c:	065b      	lsls	r3, r3, #25
 800a93e:	f53f af2d 	bmi.w	800a79c <_svfiprintf_r+0x28>
 800a942:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a944:	e72c      	b.n	800a7a0 <_svfiprintf_r+0x2c>
 800a946:	ab03      	add	r3, sp, #12
 800a948:	9300      	str	r3, [sp, #0]
 800a94a:	462a      	mov	r2, r5
 800a94c:	4b05      	ldr	r3, [pc, #20]	@ (800a964 <_svfiprintf_r+0x1f0>)
 800a94e:	a904      	add	r1, sp, #16
 800a950:	4638      	mov	r0, r7
 800a952:	f000 f879 	bl	800aa48 <_printf_i>
 800a956:	e7ed      	b.n	800a934 <_svfiprintf_r+0x1c0>
 800a958:	08025ced 	.word	0x08025ced
 800a95c:	08025cf7 	.word	0x08025cf7
 800a960:	00000000 	.word	0x00000000
 800a964:	0800a6bd 	.word	0x0800a6bd
 800a968:	08025cf3 	.word	0x08025cf3

0800a96c <_printf_common>:
 800a96c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a970:	4616      	mov	r6, r2
 800a972:	4698      	mov	r8, r3
 800a974:	688a      	ldr	r2, [r1, #8]
 800a976:	690b      	ldr	r3, [r1, #16]
 800a978:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a97c:	4293      	cmp	r3, r2
 800a97e:	bfb8      	it	lt
 800a980:	4613      	movlt	r3, r2
 800a982:	6033      	str	r3, [r6, #0]
 800a984:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a988:	4607      	mov	r7, r0
 800a98a:	460c      	mov	r4, r1
 800a98c:	b10a      	cbz	r2, 800a992 <_printf_common+0x26>
 800a98e:	3301      	adds	r3, #1
 800a990:	6033      	str	r3, [r6, #0]
 800a992:	6823      	ldr	r3, [r4, #0]
 800a994:	0699      	lsls	r1, r3, #26
 800a996:	bf42      	ittt	mi
 800a998:	6833      	ldrmi	r3, [r6, #0]
 800a99a:	3302      	addmi	r3, #2
 800a99c:	6033      	strmi	r3, [r6, #0]
 800a99e:	6825      	ldr	r5, [r4, #0]
 800a9a0:	f015 0506 	ands.w	r5, r5, #6
 800a9a4:	d106      	bne.n	800a9b4 <_printf_common+0x48>
 800a9a6:	f104 0a19 	add.w	sl, r4, #25
 800a9aa:	68e3      	ldr	r3, [r4, #12]
 800a9ac:	6832      	ldr	r2, [r6, #0]
 800a9ae:	1a9b      	subs	r3, r3, r2
 800a9b0:	42ab      	cmp	r3, r5
 800a9b2:	dc26      	bgt.n	800aa02 <_printf_common+0x96>
 800a9b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a9b8:	6822      	ldr	r2, [r4, #0]
 800a9ba:	3b00      	subs	r3, #0
 800a9bc:	bf18      	it	ne
 800a9be:	2301      	movne	r3, #1
 800a9c0:	0692      	lsls	r2, r2, #26
 800a9c2:	d42b      	bmi.n	800aa1c <_printf_common+0xb0>
 800a9c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a9c8:	4641      	mov	r1, r8
 800a9ca:	4638      	mov	r0, r7
 800a9cc:	47c8      	blx	r9
 800a9ce:	3001      	adds	r0, #1
 800a9d0:	d01e      	beq.n	800aa10 <_printf_common+0xa4>
 800a9d2:	6823      	ldr	r3, [r4, #0]
 800a9d4:	6922      	ldr	r2, [r4, #16]
 800a9d6:	f003 0306 	and.w	r3, r3, #6
 800a9da:	2b04      	cmp	r3, #4
 800a9dc:	bf02      	ittt	eq
 800a9de:	68e5      	ldreq	r5, [r4, #12]
 800a9e0:	6833      	ldreq	r3, [r6, #0]
 800a9e2:	1aed      	subeq	r5, r5, r3
 800a9e4:	68a3      	ldr	r3, [r4, #8]
 800a9e6:	bf0c      	ite	eq
 800a9e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a9ec:	2500      	movne	r5, #0
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	bfc4      	itt	gt
 800a9f2:	1a9b      	subgt	r3, r3, r2
 800a9f4:	18ed      	addgt	r5, r5, r3
 800a9f6:	2600      	movs	r6, #0
 800a9f8:	341a      	adds	r4, #26
 800a9fa:	42b5      	cmp	r5, r6
 800a9fc:	d11a      	bne.n	800aa34 <_printf_common+0xc8>
 800a9fe:	2000      	movs	r0, #0
 800aa00:	e008      	b.n	800aa14 <_printf_common+0xa8>
 800aa02:	2301      	movs	r3, #1
 800aa04:	4652      	mov	r2, sl
 800aa06:	4641      	mov	r1, r8
 800aa08:	4638      	mov	r0, r7
 800aa0a:	47c8      	blx	r9
 800aa0c:	3001      	adds	r0, #1
 800aa0e:	d103      	bne.n	800aa18 <_printf_common+0xac>
 800aa10:	f04f 30ff 	mov.w	r0, #4294967295
 800aa14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa18:	3501      	adds	r5, #1
 800aa1a:	e7c6      	b.n	800a9aa <_printf_common+0x3e>
 800aa1c:	18e1      	adds	r1, r4, r3
 800aa1e:	1c5a      	adds	r2, r3, #1
 800aa20:	2030      	movs	r0, #48	@ 0x30
 800aa22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aa26:	4422      	add	r2, r4
 800aa28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aa2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aa30:	3302      	adds	r3, #2
 800aa32:	e7c7      	b.n	800a9c4 <_printf_common+0x58>
 800aa34:	2301      	movs	r3, #1
 800aa36:	4622      	mov	r2, r4
 800aa38:	4641      	mov	r1, r8
 800aa3a:	4638      	mov	r0, r7
 800aa3c:	47c8      	blx	r9
 800aa3e:	3001      	adds	r0, #1
 800aa40:	d0e6      	beq.n	800aa10 <_printf_common+0xa4>
 800aa42:	3601      	adds	r6, #1
 800aa44:	e7d9      	b.n	800a9fa <_printf_common+0x8e>
	...

0800aa48 <_printf_i>:
 800aa48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa4c:	7e0f      	ldrb	r7, [r1, #24]
 800aa4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aa50:	2f78      	cmp	r7, #120	@ 0x78
 800aa52:	4691      	mov	r9, r2
 800aa54:	4680      	mov	r8, r0
 800aa56:	460c      	mov	r4, r1
 800aa58:	469a      	mov	sl, r3
 800aa5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800aa5e:	d807      	bhi.n	800aa70 <_printf_i+0x28>
 800aa60:	2f62      	cmp	r7, #98	@ 0x62
 800aa62:	d80a      	bhi.n	800aa7a <_printf_i+0x32>
 800aa64:	2f00      	cmp	r7, #0
 800aa66:	f000 80d1 	beq.w	800ac0c <_printf_i+0x1c4>
 800aa6a:	2f58      	cmp	r7, #88	@ 0x58
 800aa6c:	f000 80b8 	beq.w	800abe0 <_printf_i+0x198>
 800aa70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aa78:	e03a      	b.n	800aaf0 <_printf_i+0xa8>
 800aa7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aa7e:	2b15      	cmp	r3, #21
 800aa80:	d8f6      	bhi.n	800aa70 <_printf_i+0x28>
 800aa82:	a101      	add	r1, pc, #4	@ (adr r1, 800aa88 <_printf_i+0x40>)
 800aa84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aa88:	0800aae1 	.word	0x0800aae1
 800aa8c:	0800aaf5 	.word	0x0800aaf5
 800aa90:	0800aa71 	.word	0x0800aa71
 800aa94:	0800aa71 	.word	0x0800aa71
 800aa98:	0800aa71 	.word	0x0800aa71
 800aa9c:	0800aa71 	.word	0x0800aa71
 800aaa0:	0800aaf5 	.word	0x0800aaf5
 800aaa4:	0800aa71 	.word	0x0800aa71
 800aaa8:	0800aa71 	.word	0x0800aa71
 800aaac:	0800aa71 	.word	0x0800aa71
 800aab0:	0800aa71 	.word	0x0800aa71
 800aab4:	0800abf3 	.word	0x0800abf3
 800aab8:	0800ab1f 	.word	0x0800ab1f
 800aabc:	0800abad 	.word	0x0800abad
 800aac0:	0800aa71 	.word	0x0800aa71
 800aac4:	0800aa71 	.word	0x0800aa71
 800aac8:	0800ac15 	.word	0x0800ac15
 800aacc:	0800aa71 	.word	0x0800aa71
 800aad0:	0800ab1f 	.word	0x0800ab1f
 800aad4:	0800aa71 	.word	0x0800aa71
 800aad8:	0800aa71 	.word	0x0800aa71
 800aadc:	0800abb5 	.word	0x0800abb5
 800aae0:	6833      	ldr	r3, [r6, #0]
 800aae2:	1d1a      	adds	r2, r3, #4
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	6032      	str	r2, [r6, #0]
 800aae8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aaec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aaf0:	2301      	movs	r3, #1
 800aaf2:	e09c      	b.n	800ac2e <_printf_i+0x1e6>
 800aaf4:	6833      	ldr	r3, [r6, #0]
 800aaf6:	6820      	ldr	r0, [r4, #0]
 800aaf8:	1d19      	adds	r1, r3, #4
 800aafa:	6031      	str	r1, [r6, #0]
 800aafc:	0606      	lsls	r6, r0, #24
 800aafe:	d501      	bpl.n	800ab04 <_printf_i+0xbc>
 800ab00:	681d      	ldr	r5, [r3, #0]
 800ab02:	e003      	b.n	800ab0c <_printf_i+0xc4>
 800ab04:	0645      	lsls	r5, r0, #25
 800ab06:	d5fb      	bpl.n	800ab00 <_printf_i+0xb8>
 800ab08:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ab0c:	2d00      	cmp	r5, #0
 800ab0e:	da03      	bge.n	800ab18 <_printf_i+0xd0>
 800ab10:	232d      	movs	r3, #45	@ 0x2d
 800ab12:	426d      	negs	r5, r5
 800ab14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab18:	4858      	ldr	r0, [pc, #352]	@ (800ac7c <_printf_i+0x234>)
 800ab1a:	230a      	movs	r3, #10
 800ab1c:	e011      	b.n	800ab42 <_printf_i+0xfa>
 800ab1e:	6821      	ldr	r1, [r4, #0]
 800ab20:	6833      	ldr	r3, [r6, #0]
 800ab22:	0608      	lsls	r0, r1, #24
 800ab24:	f853 5b04 	ldr.w	r5, [r3], #4
 800ab28:	d402      	bmi.n	800ab30 <_printf_i+0xe8>
 800ab2a:	0649      	lsls	r1, r1, #25
 800ab2c:	bf48      	it	mi
 800ab2e:	b2ad      	uxthmi	r5, r5
 800ab30:	2f6f      	cmp	r7, #111	@ 0x6f
 800ab32:	4852      	ldr	r0, [pc, #328]	@ (800ac7c <_printf_i+0x234>)
 800ab34:	6033      	str	r3, [r6, #0]
 800ab36:	bf14      	ite	ne
 800ab38:	230a      	movne	r3, #10
 800ab3a:	2308      	moveq	r3, #8
 800ab3c:	2100      	movs	r1, #0
 800ab3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ab42:	6866      	ldr	r6, [r4, #4]
 800ab44:	60a6      	str	r6, [r4, #8]
 800ab46:	2e00      	cmp	r6, #0
 800ab48:	db05      	blt.n	800ab56 <_printf_i+0x10e>
 800ab4a:	6821      	ldr	r1, [r4, #0]
 800ab4c:	432e      	orrs	r6, r5
 800ab4e:	f021 0104 	bic.w	r1, r1, #4
 800ab52:	6021      	str	r1, [r4, #0]
 800ab54:	d04b      	beq.n	800abee <_printf_i+0x1a6>
 800ab56:	4616      	mov	r6, r2
 800ab58:	fbb5 f1f3 	udiv	r1, r5, r3
 800ab5c:	fb03 5711 	mls	r7, r3, r1, r5
 800ab60:	5dc7      	ldrb	r7, [r0, r7]
 800ab62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ab66:	462f      	mov	r7, r5
 800ab68:	42bb      	cmp	r3, r7
 800ab6a:	460d      	mov	r5, r1
 800ab6c:	d9f4      	bls.n	800ab58 <_printf_i+0x110>
 800ab6e:	2b08      	cmp	r3, #8
 800ab70:	d10b      	bne.n	800ab8a <_printf_i+0x142>
 800ab72:	6823      	ldr	r3, [r4, #0]
 800ab74:	07df      	lsls	r7, r3, #31
 800ab76:	d508      	bpl.n	800ab8a <_printf_i+0x142>
 800ab78:	6923      	ldr	r3, [r4, #16]
 800ab7a:	6861      	ldr	r1, [r4, #4]
 800ab7c:	4299      	cmp	r1, r3
 800ab7e:	bfde      	ittt	le
 800ab80:	2330      	movle	r3, #48	@ 0x30
 800ab82:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ab86:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ab8a:	1b92      	subs	r2, r2, r6
 800ab8c:	6122      	str	r2, [r4, #16]
 800ab8e:	f8cd a000 	str.w	sl, [sp]
 800ab92:	464b      	mov	r3, r9
 800ab94:	aa03      	add	r2, sp, #12
 800ab96:	4621      	mov	r1, r4
 800ab98:	4640      	mov	r0, r8
 800ab9a:	f7ff fee7 	bl	800a96c <_printf_common>
 800ab9e:	3001      	adds	r0, #1
 800aba0:	d14a      	bne.n	800ac38 <_printf_i+0x1f0>
 800aba2:	f04f 30ff 	mov.w	r0, #4294967295
 800aba6:	b004      	add	sp, #16
 800aba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abac:	6823      	ldr	r3, [r4, #0]
 800abae:	f043 0320 	orr.w	r3, r3, #32
 800abb2:	6023      	str	r3, [r4, #0]
 800abb4:	4832      	ldr	r0, [pc, #200]	@ (800ac80 <_printf_i+0x238>)
 800abb6:	2778      	movs	r7, #120	@ 0x78
 800abb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800abbc:	6823      	ldr	r3, [r4, #0]
 800abbe:	6831      	ldr	r1, [r6, #0]
 800abc0:	061f      	lsls	r7, r3, #24
 800abc2:	f851 5b04 	ldr.w	r5, [r1], #4
 800abc6:	d402      	bmi.n	800abce <_printf_i+0x186>
 800abc8:	065f      	lsls	r7, r3, #25
 800abca:	bf48      	it	mi
 800abcc:	b2ad      	uxthmi	r5, r5
 800abce:	6031      	str	r1, [r6, #0]
 800abd0:	07d9      	lsls	r1, r3, #31
 800abd2:	bf44      	itt	mi
 800abd4:	f043 0320 	orrmi.w	r3, r3, #32
 800abd8:	6023      	strmi	r3, [r4, #0]
 800abda:	b11d      	cbz	r5, 800abe4 <_printf_i+0x19c>
 800abdc:	2310      	movs	r3, #16
 800abde:	e7ad      	b.n	800ab3c <_printf_i+0xf4>
 800abe0:	4826      	ldr	r0, [pc, #152]	@ (800ac7c <_printf_i+0x234>)
 800abe2:	e7e9      	b.n	800abb8 <_printf_i+0x170>
 800abe4:	6823      	ldr	r3, [r4, #0]
 800abe6:	f023 0320 	bic.w	r3, r3, #32
 800abea:	6023      	str	r3, [r4, #0]
 800abec:	e7f6      	b.n	800abdc <_printf_i+0x194>
 800abee:	4616      	mov	r6, r2
 800abf0:	e7bd      	b.n	800ab6e <_printf_i+0x126>
 800abf2:	6833      	ldr	r3, [r6, #0]
 800abf4:	6825      	ldr	r5, [r4, #0]
 800abf6:	6961      	ldr	r1, [r4, #20]
 800abf8:	1d18      	adds	r0, r3, #4
 800abfa:	6030      	str	r0, [r6, #0]
 800abfc:	062e      	lsls	r6, r5, #24
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	d501      	bpl.n	800ac06 <_printf_i+0x1be>
 800ac02:	6019      	str	r1, [r3, #0]
 800ac04:	e002      	b.n	800ac0c <_printf_i+0x1c4>
 800ac06:	0668      	lsls	r0, r5, #25
 800ac08:	d5fb      	bpl.n	800ac02 <_printf_i+0x1ba>
 800ac0a:	8019      	strh	r1, [r3, #0]
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	6123      	str	r3, [r4, #16]
 800ac10:	4616      	mov	r6, r2
 800ac12:	e7bc      	b.n	800ab8e <_printf_i+0x146>
 800ac14:	6833      	ldr	r3, [r6, #0]
 800ac16:	1d1a      	adds	r2, r3, #4
 800ac18:	6032      	str	r2, [r6, #0]
 800ac1a:	681e      	ldr	r6, [r3, #0]
 800ac1c:	6862      	ldr	r2, [r4, #4]
 800ac1e:	2100      	movs	r1, #0
 800ac20:	4630      	mov	r0, r6
 800ac22:	f7f5 faf5 	bl	8000210 <memchr>
 800ac26:	b108      	cbz	r0, 800ac2c <_printf_i+0x1e4>
 800ac28:	1b80      	subs	r0, r0, r6
 800ac2a:	6060      	str	r0, [r4, #4]
 800ac2c:	6863      	ldr	r3, [r4, #4]
 800ac2e:	6123      	str	r3, [r4, #16]
 800ac30:	2300      	movs	r3, #0
 800ac32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac36:	e7aa      	b.n	800ab8e <_printf_i+0x146>
 800ac38:	6923      	ldr	r3, [r4, #16]
 800ac3a:	4632      	mov	r2, r6
 800ac3c:	4649      	mov	r1, r9
 800ac3e:	4640      	mov	r0, r8
 800ac40:	47d0      	blx	sl
 800ac42:	3001      	adds	r0, #1
 800ac44:	d0ad      	beq.n	800aba2 <_printf_i+0x15a>
 800ac46:	6823      	ldr	r3, [r4, #0]
 800ac48:	079b      	lsls	r3, r3, #30
 800ac4a:	d413      	bmi.n	800ac74 <_printf_i+0x22c>
 800ac4c:	68e0      	ldr	r0, [r4, #12]
 800ac4e:	9b03      	ldr	r3, [sp, #12]
 800ac50:	4298      	cmp	r0, r3
 800ac52:	bfb8      	it	lt
 800ac54:	4618      	movlt	r0, r3
 800ac56:	e7a6      	b.n	800aba6 <_printf_i+0x15e>
 800ac58:	2301      	movs	r3, #1
 800ac5a:	4632      	mov	r2, r6
 800ac5c:	4649      	mov	r1, r9
 800ac5e:	4640      	mov	r0, r8
 800ac60:	47d0      	blx	sl
 800ac62:	3001      	adds	r0, #1
 800ac64:	d09d      	beq.n	800aba2 <_printf_i+0x15a>
 800ac66:	3501      	adds	r5, #1
 800ac68:	68e3      	ldr	r3, [r4, #12]
 800ac6a:	9903      	ldr	r1, [sp, #12]
 800ac6c:	1a5b      	subs	r3, r3, r1
 800ac6e:	42ab      	cmp	r3, r5
 800ac70:	dcf2      	bgt.n	800ac58 <_printf_i+0x210>
 800ac72:	e7eb      	b.n	800ac4c <_printf_i+0x204>
 800ac74:	2500      	movs	r5, #0
 800ac76:	f104 0619 	add.w	r6, r4, #25
 800ac7a:	e7f5      	b.n	800ac68 <_printf_i+0x220>
 800ac7c:	08025cfe 	.word	0x08025cfe
 800ac80:	08025d0f 	.word	0x08025d0f

0800ac84 <memmove>:
 800ac84:	4288      	cmp	r0, r1
 800ac86:	b510      	push	{r4, lr}
 800ac88:	eb01 0402 	add.w	r4, r1, r2
 800ac8c:	d902      	bls.n	800ac94 <memmove+0x10>
 800ac8e:	4284      	cmp	r4, r0
 800ac90:	4623      	mov	r3, r4
 800ac92:	d807      	bhi.n	800aca4 <memmove+0x20>
 800ac94:	1e43      	subs	r3, r0, #1
 800ac96:	42a1      	cmp	r1, r4
 800ac98:	d008      	beq.n	800acac <memmove+0x28>
 800ac9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aca2:	e7f8      	b.n	800ac96 <memmove+0x12>
 800aca4:	4402      	add	r2, r0
 800aca6:	4601      	mov	r1, r0
 800aca8:	428a      	cmp	r2, r1
 800acaa:	d100      	bne.n	800acae <memmove+0x2a>
 800acac:	bd10      	pop	{r4, pc}
 800acae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800acb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800acb6:	e7f7      	b.n	800aca8 <memmove+0x24>

0800acb8 <_sbrk_r>:
 800acb8:	b538      	push	{r3, r4, r5, lr}
 800acba:	4d06      	ldr	r5, [pc, #24]	@ (800acd4 <_sbrk_r+0x1c>)
 800acbc:	2300      	movs	r3, #0
 800acbe:	4604      	mov	r4, r0
 800acc0:	4608      	mov	r0, r1
 800acc2:	602b      	str	r3, [r5, #0]
 800acc4:	f7f7 ff98 	bl	8002bf8 <_sbrk>
 800acc8:	1c43      	adds	r3, r0, #1
 800acca:	d102      	bne.n	800acd2 <_sbrk_r+0x1a>
 800accc:	682b      	ldr	r3, [r5, #0]
 800acce:	b103      	cbz	r3, 800acd2 <_sbrk_r+0x1a>
 800acd0:	6023      	str	r3, [r4, #0]
 800acd2:	bd38      	pop	{r3, r4, r5, pc}
 800acd4:	20000eb0 	.word	0x20000eb0

0800acd8 <_realloc_r>:
 800acd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acdc:	4607      	mov	r7, r0
 800acde:	4614      	mov	r4, r2
 800ace0:	460d      	mov	r5, r1
 800ace2:	b921      	cbnz	r1, 800acee <_realloc_r+0x16>
 800ace4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ace8:	4611      	mov	r1, r2
 800acea:	f7ff bc5b 	b.w	800a5a4 <_malloc_r>
 800acee:	b92a      	cbnz	r2, 800acfc <_realloc_r+0x24>
 800acf0:	f7ff fbec 	bl	800a4cc <_free_r>
 800acf4:	4625      	mov	r5, r4
 800acf6:	4628      	mov	r0, r5
 800acf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acfc:	f000 f81a 	bl	800ad34 <_malloc_usable_size_r>
 800ad00:	4284      	cmp	r4, r0
 800ad02:	4606      	mov	r6, r0
 800ad04:	d802      	bhi.n	800ad0c <_realloc_r+0x34>
 800ad06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ad0a:	d8f4      	bhi.n	800acf6 <_realloc_r+0x1e>
 800ad0c:	4621      	mov	r1, r4
 800ad0e:	4638      	mov	r0, r7
 800ad10:	f7ff fc48 	bl	800a5a4 <_malloc_r>
 800ad14:	4680      	mov	r8, r0
 800ad16:	b908      	cbnz	r0, 800ad1c <_realloc_r+0x44>
 800ad18:	4645      	mov	r5, r8
 800ad1a:	e7ec      	b.n	800acf6 <_realloc_r+0x1e>
 800ad1c:	42b4      	cmp	r4, r6
 800ad1e:	4622      	mov	r2, r4
 800ad20:	4629      	mov	r1, r5
 800ad22:	bf28      	it	cs
 800ad24:	4632      	movcs	r2, r6
 800ad26:	f7ff fbc3 	bl	800a4b0 <memcpy>
 800ad2a:	4629      	mov	r1, r5
 800ad2c:	4638      	mov	r0, r7
 800ad2e:	f7ff fbcd 	bl	800a4cc <_free_r>
 800ad32:	e7f1      	b.n	800ad18 <_realloc_r+0x40>

0800ad34 <_malloc_usable_size_r>:
 800ad34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad38:	1f18      	subs	r0, r3, #4
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	bfbc      	itt	lt
 800ad3e:	580b      	ldrlt	r3, [r1, r0]
 800ad40:	18c0      	addlt	r0, r0, r3
 800ad42:	4770      	bx	lr

0800ad44 <_init>:
 800ad44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad46:	bf00      	nop
 800ad48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad4a:	bc08      	pop	{r3}
 800ad4c:	469e      	mov	lr, r3
 800ad4e:	4770      	bx	lr

0800ad50 <_fini>:
 800ad50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad52:	bf00      	nop
 800ad54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad56:	bc08      	pop	{r3}
 800ad58:	469e      	mov	lr, r3
 800ad5a:	4770      	bx	lr
