# 1 "arch/arm64/boot/dts/nvidia/tegra132-norrin.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/nvidia/tegra132-norrin.dts"

/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 5 "arch/arm64/boot/dts/nvidia/tegra132-norrin.dts" 2
# 1 "arch/arm64/boot/dts/nvidia/tegra132.dtsi" 1

# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/tegra124-car.h" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/tegra124-car-common.h" 1
# 8 "./scripts/dtc/include-prefixes/dt-bindings/clock/tegra124-car.h" 2
# 3 "arch/arm64/boot/dts/nvidia/tegra132.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/tegra-gpio.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/gpio/tegra-gpio.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 15 "./scripts/dtc/include-prefixes/dt-bindings/gpio/tegra-gpio.h" 2
# 4 "arch/arm64/boot/dts/nvidia/tegra132.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/memory/tegra124-mc.h" 1
# 5 "arch/arm64/boot/dts/nvidia/tegra132.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pinctrl-tegra.h" 1
# 6 "arch/arm64/boot/dts/nvidia/tegra132.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pinctrl-tegra-xusb.h" 1
# 7 "arch/arm64/boot/dts/nvidia/tegra132.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 8 "arch/arm64/boot/dts/nvidia/tegra132.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/tegra124-soctherm.h" 1
# 9 "arch/arm64/boot/dts/nvidia/tegra132.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/tegra-pmc.h" 1
# 10 "arch/arm64/boot/dts/nvidia/tegra132.dtsi" 2

# 1 "arch/arm64/boot/dts/nvidia/tegra132-peripherals-opp.dtsi" 1


/ {

 emc_icc_dvfs_opp_table: opp-table-dvfs0 {
  compatible = "operating-points-v2";

  opp-12750000-800 {
   opp-microvolt = <800000 800000 1150000>;
   opp-hz = /bits/ 64 <12750000>;
   opp-supported-hw = <0x0003>;
  };

  opp-12750000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <12750000>;
   opp-supported-hw = <0x0008>;
  };

  opp-12750000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <12750000>;
   opp-supported-hw = <0x0010>;
  };

  opp-12750000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <12750000>;
   opp-supported-hw = <0x0004>;
  };

  opp-20400000-800 {
   opp-microvolt = <800000 800000 1150000>;
   opp-hz = /bits/ 64 <20400000>;
   opp-supported-hw = <0x0003>;
  };

  opp-20400000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <20400000>;
   opp-supported-hw = <0x0008>;
  };

  opp-20400000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <20400000>;
   opp-supported-hw = <0x0010>;
  };

  opp-20400000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <20400000>;
   opp-supported-hw = <0x0004>;
  };

  opp-40800000-800 {
   opp-microvolt = <800000 800000 1150000>;
   opp-hz = /bits/ 64 <40800000>;
   opp-supported-hw = <0x0003>;
  };

  opp-40800000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <40800000>;
   opp-supported-hw = <0x0008>;
  };

  opp-40800000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <40800000>;
   opp-supported-hw = <0x0010>;
  };

  opp-40800000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <40800000>;
   opp-supported-hw = <0x0004>;
  };

  opp-68000000-800 {
   opp-microvolt = <800000 800000 1150000>;
   opp-hz = /bits/ 64 <68000000>;
   opp-supported-hw = <0x0003>;
  };

  opp-68000000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <68000000>;
   opp-supported-hw = <0x0008>;
  };

  opp-68000000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <68000000>;
   opp-supported-hw = <0x0010>;
  };

  opp-68000000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <68000000>;
   opp-supported-hw = <0x0004>;
  };

  opp-102000000-800 {
   opp-microvolt = <800000 800000 1150000>;
   opp-hz = /bits/ 64 <102000000>;
   opp-supported-hw = <0x0003>;
  };

  opp-102000000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <102000000>;
   opp-supported-hw = <0x0008>;
  };

  opp-102000000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <102000000>;
   opp-supported-hw = <0x0010>;
  };

  opp-102000000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <102000000>;
   opp-supported-hw = <0x0004>;
  };

  opp-204000000-800 {
   opp-microvolt = <800000 800000 1150000>;
   opp-hz = /bits/ 64 <204000000>;
   opp-supported-hw = <0x0003>;
   opp-suspend;
  };

  opp-204000000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <204000000>;
   opp-supported-hw = <0x0008>;
   opp-suspend;
  };

  opp-204000000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <204000000>;
   opp-supported-hw = <0x0010>;
   opp-suspend;
  };

  opp-204000000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <204000000>;
   opp-supported-hw = <0x0004>;
   opp-suspend;
  };

  opp-264000000-800 {
   opp-microvolt = <800000 800000 1150000>;
   opp-hz = /bits/ 64 <264000000>;
   opp-supported-hw = <0x0003>;
  };

  opp-264000000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <264000000>;
   opp-supported-hw = <0x0008>;
  };

  opp-264000000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <264000000>;
   opp-supported-hw = <0x0010>;
  };

  opp-264000000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <264000000>;
   opp-supported-hw = <0x0004>;
  };

  opp-300000000-850 {
   opp-microvolt = <850000 850000 1150000>;
   opp-hz = /bits/ 64 <300000000>;
   opp-supported-hw = <0x0003>;
  };

  opp-300000000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <300000000>;
   opp-supported-hw = <0x0008>;
  };

  opp-300000000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <300000000>;
   opp-supported-hw = <0x0010>;
  };

  opp-300000000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <300000000>;
   opp-supported-hw = <0x0004>;
  };

  opp-348000000-850 {
   opp-microvolt = <850000 850000 1150000>;
   opp-hz = /bits/ 64 <348000000>;
   opp-supported-hw = <0x0003>;
  };

  opp-348000000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <348000000>;
   opp-supported-hw = <0x0008>;
  };

  opp-348000000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <348000000>;
   opp-supported-hw = <0x0010>;
  };

  opp-348000000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <348000000>;
   opp-supported-hw = <0x0004>;
  };

  opp-396000000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <396000000>;
   opp-supported-hw = <0x0008>;
  };

  opp-396000000-1000 {
   opp-microvolt = <1000000 1000000 1150000>;
   opp-hz = /bits/ 64 <396000000>;
   opp-supported-hw = <0x0003>;
  };

  opp-396000000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <396000000>;
   opp-supported-hw = <0x0010>;
  };

  opp-396000000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <396000000>;
   opp-supported-hw = <0x0004>;
  };

  opp-528000000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <528000000>;
   opp-supported-hw = <0x0008>;
  };

  opp-528000000-1000 {
   opp-microvolt = <1000000 1000000 1150000>;
   opp-hz = /bits/ 64 <528000000>;
   opp-supported-hw = <0x0003>;
  };

  opp-528000000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <528000000>;
   opp-supported-hw = <0x0010>;
  };

  opp-528000000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <528000000>;
   opp-supported-hw = <0x0004>;
  };

  opp-600000000-950 {
   opp-microvolt = <950000 950000 1150000>;
   opp-hz = /bits/ 64 <600000000>;
   opp-supported-hw = <0x0008>;
  };

  opp-600000000-1000 {
   opp-microvolt = <1000000 1000000 1150000>;
   opp-hz = /bits/ 64 <600000000>;
   opp-supported-hw = <0x0003>;
  };

  opp-600000000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <600000000>;
   opp-supported-hw = <0x0010>;
  };

  opp-600000000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <600000000>;
   opp-supported-hw = <0x0004>;
  };

  opp-792000000-1000 {
   opp-microvolt = <1000000 1000000 1150000>;
   opp-hz = /bits/ 64 <792000000>;
   opp-supported-hw = <0x000B>;
  };

  opp-792000000-1050 {
   opp-microvolt = <1050000 1050000 1150000>;
   opp-hz = /bits/ 64 <792000000>;
   opp-supported-hw = <0x0010>;
  };

  opp-792000000-1110 {
   opp-microvolt = <1110000 1110000 1150000>;
   opp-hz = /bits/ 64 <792000000>;
   opp-supported-hw = <0x0004>;
  };

  opp-924000000-1100 {
   opp-microvolt = <1100000 1100000 1150000>;
   opp-hz = /bits/ 64 <924000000>;
   opp-supported-hw = <0x0013>;
  };

  opp-1200000000-1100 {
   opp-microvolt = <1100000 1100000 1150000>;
   opp-hz = /bits/ 64 <1200000000>;
   opp-supported-hw = <0x0003>;
  };
 };


 emc_bw_dfs_opp_table: opp-table-dvfs1 {
  compatible = "operating-points-v2";

  opp-12750000 {
   opp-hz = /bits/ 64 <12750000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <204000>;
  };

  opp-20400000 {
   opp-hz = /bits/ 64 <20400000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <326400>;
  };

  opp-40800000 {
   opp-hz = /bits/ 64 <40800000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <652800>;
  };

  opp-68000000 {
   opp-hz = /bits/ 64 <68000000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <1088000>;
  };

  opp-102000000 {
   opp-hz = /bits/ 64 <102000000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <1632000>;
  };

  opp-204000000 {
   opp-hz = /bits/ 64 <204000000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <3264000>;
   opp-suspend;
  };

  opp-264000000 {
   opp-hz = /bits/ 64 <264000000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <4224000>;
  };

  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <4800000>;
  };

  opp-348000000 {
   opp-hz = /bits/ 64 <348000000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <5568000>;
  };

  opp-396000000 {
   opp-hz = /bits/ 64 <396000000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <6336000>;
  };

  opp-528000000 {
   opp-hz = /bits/ 64 <528000000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <8448000>;
  };

  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <9600000>;
  };

  opp-792000000 {
   opp-hz = /bits/ 64 <792000000>;
   opp-supported-hw = <0x001F>;
   opp-peak-kBps = <12672000>;
  };

  opp-924000000 {
   opp-hz = /bits/ 64 <924000000>;
   opp-supported-hw = <0x0013>;
   opp-peak-kBps = <14784000>;
  };

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-supported-hw = <0x0003>;
   opp-peak-kBps = <19200000>;
  };
 };
};
# 12 "arch/arm64/boot/dts/nvidia/tegra132.dtsi" 2

/ {
 compatible = "nvidia,tegra132", "nvidia,tegra124";
 interrupt-parent = <&lic>;
 #address-cells = <2>;
 #size-cells = <2>;

 pcie@1003000 {
  compatible = "nvidia,tegra124-pcie";
  device_type = "pci";
  reg = <0x0 0x01003000 0x0 0x00000800>,
        <0x0 0x01003800 0x0 0x00000800>,
        <0x0 0x02000000 0x0 0x10000000>;
  reg-names = "pads", "afi", "cs";
  interrupts = <0 98 4>,
        <0 99 4>;
  interrupt-names = "intr", "msi";

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 98 4>;

  bus-range = <0x00 0xff>;
  #address-cells = <3>;
  #size-cells = <2>;

  ranges = <0x02000000 0 0x01000000 0x0 0x01000000 0 0x00001000>,
    <0x02000000 0 0x01001000 0x0 0x01001000 0 0x00001000>,
    <0x01000000 0 0x0 0x0 0x12000000 0 0x00010000>,
    <0x02000000 0 0x13000000 0x0 0x13000000 0 0x0d000000>,
    <0x42000000 0 0x20000000 0x0 0x20000000 0 0x20000000>;

  clocks = <&tegra_car 70>,
    <&tegra_car 72>,
    <&tegra_car 231>,
    <&tegra_car 268>;
  clock-names = "pex", "afi", "pll_e", "cml";
  resets = <&tegra_car 70>,
    <&tegra_car 72>,
    <&tegra_car 74>;
  reset-names = "pex", "afi", "pcie_x";
  status = "disabled";

  pci@1,0 {
   device_type = "pci";
   assigned-addresses = <0x82000800 0 0x01000000 0 0x1000>;
   reg = <0x000800 0 0 0 0>;
   bus-range = <0x00 0xff>;
   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   ranges;

   nvidia,num-lanes = <2>;
  };

  pci@2,0 {
   device_type = "pci";
   assigned-addresses = <0x82001000 0 0x01001000 0 0x1000>;
   reg = <0x001000 0 0 0 0>;
   bus-range = <0x00 0xff>;
   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   ranges;

   nvidia,num-lanes = <1>;
  };
 };

 host1x@50000000 {
  compatible = "nvidia,tegra132-host1x",
        "nvidia,tegra124-host1x";
  reg = <0x0 0x50000000 0x0 0x00034000>;
  interrupts = <0 65 4>,
        <0 67 4>;
  interrupt-names = "syncpt", "host1x";
  clocks = <&tegra_car 28>;
  clock-names = "host1x";
  resets = <&tegra_car 28>;
  reset-names = "host1x";

  #address-cells = <2>;
  #size-cells = <2>;

  ranges = <0 0x54000000 0 0x54000000 0 0x01000000>;

  dc@54200000 {
   compatible = "nvidia,tegra124-dc";
   reg = <0x0 0x54200000 0x0 0x00040000>;
   interrupts = <0 73 4>;
   clocks = <&tegra_car 27>;
   clock-names = "dc";
   resets = <&tegra_car 27>;
   reset-names = "dc";

   iommus = <&mc 1>;

   nvidia,head = <0>;
  };

  dc@54240000 {
   compatible = "nvidia,tegra124-dc";
   reg = <0x0 0x54240000 0x0 0x00040000>;
   interrupts = <0 74 4>;
   clocks = <&tegra_car 26>;
   clock-names = "dc";
   resets = <&tegra_car 26>;
   reset-names = "dc";

   iommus = <&mc 2>;

   nvidia,head = <1>;
  };

  hdmi@54280000 {
   compatible = "nvidia,tegra124-hdmi";
   reg = <0x0 0x54280000 0x0 0x00040000>;
   interrupts = <0 75 4>;
   clocks = <&tegra_car 51>,
     <&tegra_car 221>;
   clock-names = "hdmi", "parent";
   resets = <&tegra_car 51>;
   reset-names = "hdmi";
   status = "disabled";
  };

  sor@54540000 {
   compatible = "nvidia,tegra124-sor";
   reg = <0x0 0x54540000 0x0 0x00040000>;
   interrupts = <0 76 4>;
   clocks = <&tegra_car 182>,
     <&tegra_car 311>,
     <&tegra_car 219>,
     <&tegra_car 271>,
     <&tegra_car 201>;
   clock-names = "sor", "out", "parent", "dp", "safe";
   resets = <&tegra_car 182>;
   reset-names = "sor";
   status = "disabled";
  };

  dpaux: dpaux@545c0000 {
   compatible = "nvidia,tegra124-dpaux";
   reg = <0x0 0x545c0000 0x0 0x00040000>;
   interrupts = <0 159 4>;
   clocks = <&tegra_car 181>,
     <&tegra_car 271>;
   clock-names = "dpaux", "parent";
   resets = <&tegra_car 181>;
   reset-names = "dpaux";
   status = "disabled";

   i2c-bus {
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };
 };

 gic: interrupt-controller@50041000 {
  compatible = "arm,cortex-a15-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x0 0x50041000 0x0 0x1000>,
        <0x0 0x50042000 0x0 0x2000>,
        <0x0 0x50044000 0x0 0x2000>,
        <0x0 0x50046000 0x0 0x2000>;
  interrupts = <1 9
   ((((1 << (4)) - 1) << 8) | 4)>;
  interrupt-parent = <&gic>;
 };

 gpu@57000000 {
  compatible = "nvidia,gk20a";
  reg = <0x0 0x57000000 0x0 0x01000000>,
        <0x0 0x58000000 0x0 0x01000000>;
  interrupts = <0 157 4>,
        <0 158 4>;
  interrupt-names = "stall", "nonstall";
  clocks = <&tegra_car 184>,
    <&tegra_car 267>;
  clock-names = "gpu", "pwr";
  resets = <&tegra_car 184>;
  reset-names = "gpu";
  status = "disabled";
 };

 lic: interrupt-controller@60004000 {
  compatible = "nvidia,tegra124-ictlr", "nvidia,tegra30-ictlr";
  reg = <0x0 0x60004000 0x0 0x100>,
        <0x0 0x60004100 0x0 0x100>,
        <0x0 0x60004200 0x0 0x100>,
        <0x0 0x60004300 0x0 0x100>,
        <0x0 0x60004400 0x0 0x100>;
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
 };

 timer@60005000 {
  compatible = "nvidia,tegra124-timer", "nvidia,tegra30-timer";
  reg = <0x0 0x60005000 0x0 0x400>;
  interrupts = <0 0 4>,
        <0 1 4>,
        <0 41 4>,
        <0 42 4>,
        <0 121 4>,
        <0 122 4>;
  clocks = <&tegra_car 5>;
  clock-names = "timer";
 };

 tegra_car: clock@60006000 {
  compatible = "nvidia,tegra132-car";
  reg = <0x0 0x60006000 0x0 0x1000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  nvidia,external-memory-controller = <&emc>;
 };

 flow-controller@60007000 {
  compatible = "nvidia,tegra132-flowctrl", "nvidia,tegra124-flowctrl";
  reg = <0x0 0x60007000 0x0 0x1000>;
 };

 actmon@6000c800 {
  compatible = "nvidia,tegra124-actmon";
  reg = <0x0 0x6000c800 0x0 0x400>;
  interrupts = <0 45 4>;
  clocks = <&tegra_car 119>,
    <&tegra_car 57>;
  clock-names = "actmon", "emc";
  resets = <&tegra_car 119>;
  reset-names = "actmon";
  operating-points-v2 = <&emc_bw_dfs_opp_table>;
  interconnects = <&mc 39 &emc>;
  interconnect-names = "cpu-read";
  #cooling-cells = <2>;
 };

 gpio: gpio@6000d000 {
  compatible = "nvidia,tegra124-gpio", "nvidia,tegra30-gpio";
  reg = <0x0 0x6000d000 0x0 0x1000>;
  interrupts = <0 32 4>,
        <0 33 4>,
        <0 34 4>,
        <0 35 4>,
        <0 55 4>,
        <0 87 4>,
        <0 89 4>,
        <0 125 4>;
  #gpio-cells = <2>;
  gpio-controller;
  #interrupt-cells = <2>;
  interrupt-controller;
 };

 apbdma: dma@60020000 {
  compatible = "nvidia,tegra124-apbdma", "nvidia,tegra148-apbdma";
  reg = <0x0 0x60020000 0x0 0x1400>;
  interrupts = <0 104 4>,
        <0 105 4>,
        <0 106 4>,
        <0 107 4>,
        <0 108 4>,
        <0 109 4>,
        <0 110 4>,
        <0 111 4>,
        <0 112 4>,
        <0 113 4>,
        <0 114 4>,
        <0 115 4>,
        <0 116 4>,
        <0 117 4>,
        <0 118 4>,
        <0 119 4>,
        <0 128 4>,
        <0 129 4>,
        <0 130 4>,
        <0 131 4>,
        <0 132 4>,
        <0 133 4>,
        <0 134 4>,
        <0 135 4>,
        <0 136 4>,
        <0 137 4>,
        <0 138 4>,
        <0 139 4>,
        <0 140 4>,
        <0 141 4>,
        <0 142 4>,
        <0 143 4>;
  clocks = <&tegra_car 34>;
  clock-names = "dma";
  resets = <&tegra_car 34>;
  reset-names = "dma";
  #dma-cells = <1>;
 };

 apbmisc@70000800 {
  compatible = "nvidia,tegra124-apbmisc", "nvidia,tegra20-apbmisc";
  reg = <0x0 0x70000800 0x0 0x64>,
        <0x0 0x7000e864 0x0 0x04>;
 };

 pinmux: pinmux@70000868 {
  compatible = "nvidia,tegra124-pinmux";
  reg = <0x0 0x70000868 0x0 0x164>,
        <0x0 0x70003000 0x0 0x434>,
        <0x0 0x70000820 0x0 0x008>;
 };
# 335 "arch/arm64/boot/dts/nvidia/tegra132.dtsi"
 uarta: serial@70006000 {
  compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
  reg = <0x0 0x70006000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 36 4>;
  clocks = <&tegra_car 6>;
  clock-names = "serial";
  resets = <&tegra_car 6>;
  reset-names = "serial";
  dmas = <&apbdma 8>, <&apbdma 8>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 uartb: serial@70006040 {
  compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
  reg = <0x0 0x70006040 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 37 4>;
  clocks = <&tegra_car 192>;
  clock-names = "serial";
  resets = <&tegra_car 7>;
  reset-names = "serial";
  dmas = <&apbdma 9>, <&apbdma 9>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 uartc: serial@70006200 {
  compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
  reg = <0x0 0x70006200 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 46 4>;
  clocks = <&tegra_car 55>;
  clock-names = "serial";
  resets = <&tegra_car 55>;
  reset-names = "serial";
  dmas = <&apbdma 10>, <&apbdma 10>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 uartd: serial@70006300 {
  compatible = "nvidia,tegra124-uart", "nvidia,tegra20-uart";
  reg = <0x0 0x70006300 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 90 4>;
  clocks = <&tegra_car 65>;
  clock-names = "serial";
  resets = <&tegra_car 65>;
  reset-names = "serial";
  dmas = <&apbdma 19>, <&apbdma 19>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 pwm: pwm@7000a000 {
  compatible = "nvidia,tegra124-pwm", "nvidia,tegra20-pwm";
  reg = <0x0 0x7000a000 0x0 0x100>;
  #pwm-cells = <2>;
  clocks = <&tegra_car 17>;
  clock-names = "pwm";
  resets = <&tegra_car 17>;
  reset-names = "pwm";
  status = "disabled";
 };

 i2c@7000c000 {
  compatible = "nvidia,tegra124-i2c";
  reg = <0x0 0x7000c000 0x0 0x100>;
  interrupts = <0 38 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 12>;
  clock-names = "div-clk";
  resets = <&tegra_car 12>;
  reset-names = "i2c";
  dmas = <&apbdma 21>, <&apbdma 21>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 i2c@7000c400 {
  compatible = "nvidia,tegra124-i2c";
  reg = <0x0 0x7000c400 0x0 0x100>;
  interrupts = <0 84 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 54>;
  clock-names = "div-clk";
  resets = <&tegra_car 54>;
  reset-names = "i2c";
  dmas = <&apbdma 22>, <&apbdma 22>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 i2c@7000c500 {
  compatible = "nvidia,tegra124-i2c";
  reg = <0x0 0x7000c500 0x0 0x100>;
  interrupts = <0 92 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 67>;
  clock-names = "div-clk";
  resets = <&tegra_car 67>;
  reset-names = "i2c";
  dmas = <&apbdma 23>, <&apbdma 23>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 i2c@7000c700 {
  compatible = "nvidia,tegra124-i2c";
  reg = <0x0 0x7000c700 0x0 0x100>;
  interrupts = <0 120 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 103>;
  clock-names = "div-clk";
  resets = <&tegra_car 103>;
  reset-names = "i2c";
  dmas = <&apbdma 26>, <&apbdma 26>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 i2c@7000d000 {
  compatible = "nvidia,tegra124-i2c";
  reg = <0x0 0x7000d000 0x0 0x100>;
  interrupts = <0 53 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 47>;
  clock-names = "div-clk";
  resets = <&tegra_car 47>;
  reset-names = "i2c";
  dmas = <&apbdma 24>, <&apbdma 24>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 i2c@7000d100 {
  compatible = "nvidia,tegra124-i2c";
  reg = <0x0 0x7000d100 0x0 0x100>;
  interrupts = <0 63 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 166>;
  clock-names = "div-clk";
  resets = <&tegra_car 166>;
  reset-names = "i2c";
  dmas = <&apbdma 30>, <&apbdma 30>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 spi@7000d400 {
  compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
  reg = <0x0 0x7000d400 0x0 0x200>;
  interrupts = <0 59 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 41>;
  clock-names = "spi";
  resets = <&tegra_car 41>;
  reset-names = "spi";
  dmas = <&apbdma 15>, <&apbdma 15>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 spi@7000d600 {
  compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
  reg = <0x0 0x7000d600 0x0 0x200>;
  interrupts = <0 82 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 44>;
  clock-names = "spi";
  resets = <&tegra_car 44>;
  reset-names = "spi";
  dmas = <&apbdma 16>, <&apbdma 16>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 spi@7000d800 {
  compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
  reg = <0x0 0x7000d800 0x0 0x200>;
  interrupts = <0 83 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 46>;
  clock-names = "spi";
  resets = <&tegra_car 46>;
  reset-names = "spi";
  dmas = <&apbdma 17>, <&apbdma 17>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 spi@7000da00 {
  compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
  reg = <0x0 0x7000da00 0x0 0x200>;
  interrupts = <0 93 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 68>;
  clock-names = "spi";
  resets = <&tegra_car 68>;
  reset-names = "spi";
  dmas = <&apbdma 18>, <&apbdma 18>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 spi@7000dc00 {
  compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
  reg = <0x0 0x7000dc00 0x0 0x200>;
  interrupts = <0 94 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 104>;
  clock-names = "spi";
  resets = <&tegra_car 104>;
  reset-names = "spi";
  dmas = <&apbdma 27>, <&apbdma 27>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 spi@7000de00 {
  compatible = "nvidia,tegra124-spi", "nvidia,tegra114-spi";
  reg = <0x0 0x7000de00 0x0 0x200>;
  interrupts = <0 79 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 105>;
  clock-names = "spi";
  resets = <&tegra_car 105>;
  reset-names = "spi";
  dmas = <&apbdma 28>, <&apbdma 28>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 rtc@7000e000 {
  compatible = "nvidia,tegra124-rtc", "nvidia,tegra20-rtc";
  reg = <0x0 0x7000e000 0x0 0x100>;
  interrupts = <0 2 4>;
  clocks = <&tegra_car 4>;
  clock-names = "rtc";
 };

 tegra_pmc: pmc@7000e400 {
  compatible = "nvidia,tegra124-pmc";
  reg = <0x0 0x7000e400 0x0 0x400>;
  clocks = <&tegra_car 261>, <&clk32k_in>;
  clock-names = "pclk", "clk32k_in";
  #clock-cells = <1>;
 };

 fuse@7000f800 {
  compatible = "nvidia,tegra124-efuse";
  reg = <0x0 0x7000f800 0x0 0x400>;
  clocks = <&tegra_car 198>;
  clock-names = "fuse";
  resets = <&tegra_car 39>;
  reset-names = "fuse";
 };

 mc: memory-controller@70019000 {
  compatible = "nvidia,tegra132-mc";
  reg = <0x0 0x70019000 0x0 0x1000>;
  clocks = <&tegra_car 32>;
  clock-names = "mc";

  interrupts = <0 77 4>;

  #iommu-cells = <1>;
  #reset-cells = <1>;
  #interconnect-cells = <1>;
 };

 emc: external-memory-controller@7001b000 {
  compatible = "nvidia,tegra132-emc", "nvidia,tegra124-emc";
  reg = <0x0 0x7001b000 0x0 0x1000>;
  clocks = <&tegra_car 57>;
  clock-names = "emc";

  nvidia,memory-controller = <&mc>;
  operating-points-v2 = <&emc_icc_dvfs_opp_table>;

  #interconnect-cells = <0>;
 };

 sata@70020000 {
  compatible = "nvidia,tegra124-ahci";
  reg = <0x0 0x70027000 0x0 0x2000>,
        <0x0 0x70020000 0x0 0x7000>;
  interrupts = <0 23 4>;
  clocks = <&tegra_car 124>,
    <&tegra_car 123>;
  clock-names = "sata", "sata-oob";
  resets = <&tegra_car 124>,
    <&tegra_car 129>,
    <&tegra_car 123>;
  reset-names = "sata", "sata-cold", "sata-oob";
  status = "disabled";
 };

 hda@70030000 {
  compatible = "nvidia,tegra132-hda", "nvidia,tegra124-hda",
        "nvidia,tegra30-hda";
  reg = <0x0 0x70030000 0x0 0x10000>;
  interrupts = <0 81 4>;
  clocks = <&tegra_car 125>,
           <&tegra_car 128>,
    <&tegra_car 111>;
  clock-names = "hda", "hda2hdmi", "hda2codec_2x";
  resets = <&tegra_car 125>,
    <&tegra_car 128>,
    <&tegra_car 111>;
  reset-names = "hda", "hda2hdmi", "hda2codec_2x";
  status = "disabled";
 };

 usb@70090000 {
  compatible = "nvidia,tegra132-xusb", "nvidia,tegra124-xusb";
  reg = <0x0 0x70090000 0x0 0x8000>,
        <0x0 0x70098000 0x0 0x1000>,
        <0x0 0x70099000 0x0 0x1000>;
  reg-names = "hcd", "fpci", "ipfs";

  interrupts = <0 39 4>,
        <0 40 4>;

  clocks = <&tegra_car 89>,
    <&tegra_car 252>,
    <&tegra_car 253>,
    <&tegra_car 156>,
    <&tegra_car 312>,
    <&tegra_car 255>,
    <&tegra_car 258>,
    <&tegra_car 254>,
    <&tegra_car 223>,
    <&tegra_car 201>,
    <&tegra_car 231>;
  clock-names = "xusb_host", "xusb_host_src",
         "xusb_falcon_src", "xusb_ss",
         "xusb_ss_div2", "xusb_ss_src",
         "xusb_hs_src", "xusb_fs_src",
         "pll_u_480m", "clk_m", "pll_e";
  resets = <&tegra_car 89>, <&tegra_car 156>,
    <&tegra_car 143>;
  reset-names = "xusb_host", "xusb_ss", "xusb_src";

  nvidia,xusb-padctl = <&padctl>;

  status = "disabled";
 };

 padctl: padctl@7009f000 {
  compatible = "nvidia,tegra132-xusb-padctl",
        "nvidia,tegra124-xusb-padctl";
  reg = <0x0 0x7009f000 0x0 0x1000>;
  resets = <&tegra_car 142>;
  reset-names = "padctl";

  pads {
   usb2 {
    status = "disabled";

    lanes {
     usb2-0 {
      status = "disabled";
      #phy-cells = <0>;
     };

     usb2-1 {
      status = "disabled";
      #phy-cells = <0>;
     };

     usb2-2 {
      status = "disabled";
      #phy-cells = <0>;
     };
    };
   };

   ulpi {
    status = "disabled";

    lanes {
     ulpi-0 {
      status = "disabled";
      #phy-cells = <0>;
     };
    };
   };

   hsic {
    status = "disabled";

    lanes {
     hsic-0 {
      status = "disabled";
      #phy-cells = <0>;
     };

     hsic-1 {
      status = "disabled";
      #phy-cells = <0>;
     };
    };
   };

   pcie {
    status = "disabled";

    lanes {
     pcie-0 {
      status = "disabled";
      #phy-cells = <0>;
     };

     pcie-1 {
      status = "disabled";
      #phy-cells = <0>;
     };

     pcie-2 {
      status = "disabled";
      #phy-cells = <0>;
     };

     pcie-3 {
      status = "disabled";
      #phy-cells = <0>;
     };

     pcie-4 {
      status = "disabled";
      #phy-cells = <0>;
     };
    };
   };

   sata {
    status = "disabled";

    lanes {
     sata-0 {
      status = "disabled";
      #phy-cells = <0>;
     };
    };
   };
  };

  ports {
   usb2-0 {
    status = "disabled";
   };

   usb2-1 {
    status = "disabled";
   };

   usb2-2 {
    status = "disabled";
   };

   hsic-0 {
    status = "disabled";
   };

   hsic-1 {
    status = "disabled";
   };

   usb3-0 {
    status = "disabled";
   };

   usb3-1 {
    status = "disabled";
   };
  };
 };

 mmc@700b0000 {
  compatible = "nvidia,tegra124-sdhci";
  reg = <0x0 0x700b0000 0x0 0x200>;
  interrupts = <0 14 4>;
  clocks = <&tegra_car 14>;
  clock-names = "sdhci";
  resets = <&tegra_car 14>;
  reset-names = "sdhci";
  status = "disabled";
 };

 mmc@700b0200 {
  compatible = "nvidia,tegra124-sdhci";
  reg = <0x0 0x700b0200 0x0 0x200>;
  interrupts = <0 15 4>;
  clocks = <&tegra_car 9>;
  clock-names = "sdhci";
  resets = <&tegra_car 9>;
  reset-names = "sdhci";
  status = "disabled";
 };

 mmc@700b0400 {
  compatible = "nvidia,tegra124-sdhci";
  reg = <0x0 0x700b0400 0x0 0x200>;
  interrupts = <0 19 4>;
  clocks = <&tegra_car 69>;
  clock-names = "sdhci";
  resets = <&tegra_car 69>;
  reset-names = "sdhci";
  status = "disabled";
 };

 mmc@700b0600 {
  compatible = "nvidia,tegra124-sdhci";
  reg = <0x0 0x700b0600 0x0 0x200>;
  interrupts = <0 31 4>;
  clocks = <&tegra_car 15>;
  clock-names = "sdhci";
  resets = <&tegra_car 15>;
  reset-names = "sdhci";
  status = "disabled";
 };

 soctherm: thermal-sensor@700e2000 {
  compatible = "nvidia,tegra132-soctherm";
  reg = <0x0 0x700e2000 0x0 0x600>,
        <0x0 0x70040000 0x0 0x200>;
  reg-names = "soctherm-reg", "ccroc-reg";
  interrupts = <0 48 4>,
        <0 51 4>;
  interrupt-names = "thermal", "edp";
  clocks = <&tegra_car 100>,
           <&tegra_car 78>;
  clock-names = "tsensor", "soctherm";
  resets = <&tegra_car 78>;
  reset-names = "soctherm";
  #thermal-sensor-cells = <1>;

  throttle-cfgs {
   throttle_heavy: heavy {
    nvidia,priority = <100>;
    nvidia,cpu-throt-level = <3>;

    #cooling-cells = <2>;
   };
  };
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <1000>;
   polling-delay = <0>;

   thermal-sensors =
    <&soctherm 0>;

   trips {
    cpu_shutdown_trip {
     temperature = <105000>;
     hysteresis = <1000>;
     type = "critical";
    };

    cpu_throttle_trip: throttle-trip {
     temperature = <102000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_throttle_trip>;
     cooling-device = <&throttle_heavy 1 1>;
    };
   };
  };

  mem-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors =
    <&soctherm 1>;

   trips {
    mem_shutdown_trip {
     temperature = <101000>;
     hysteresis = <1000>;
     type = "critical";
    };
    mem_throttle_trip {
     temperature = <99000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };

   cooling-maps {




   };
  };

  gpu-thermal {
   polling-delay-passive = <1000>;
   polling-delay = <0>;

   thermal-sensors =
    <&soctherm 2>;

   trips {
    gpu_shutdown_trip {
     temperature = <101000>;
     hysteresis = <1000>;
     type = "critical";
    };

    gpu_throttle_trip: throttle-trip {
     temperature = <99000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };

   cooling-maps {
    map0 {
     trip = <&gpu_throttle_trip>;
     cooling-device = <&throttle_heavy 1 1>;
    };
   };
  };

  pllx-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors =
    <&soctherm 3>;

   trips {
    pllx_shutdown_trip {
     temperature = <105000>;
     hysteresis = <1000>;
     type = "critical";
    };
    pllx_throttle_trip {
     temperature = <99000>;
     hysteresis = <1000>;
     type = "hot";
    };
   };

   cooling-maps {




   };
  };
 };

 ahub@70300000 {
  compatible = "nvidia,tegra124-ahub";
  reg = <0x0 0x70300000 0x0 0x200>,
        <0x0 0x70300800 0x0 0x800>,
        <0x0 0x70300200 0x0 0x600>;
  interrupts = <0 103 4>;
  clocks = <&tegra_car 106>,
    <&tegra_car 107>;
  clock-names = "d_audio", "apbif";
  resets = <&tegra_car 106>,
    <&tegra_car 107>,
    <&tegra_car 30>,
    <&tegra_car 11>,
    <&tegra_car 18>,
    <&tegra_car 101>,
    <&tegra_car 102>,
    <&tegra_car 108>,
    <&tegra_car 109>,
    <&tegra_car 110>,
    <&tegra_car 10>,
    <&tegra_car 153>,
    <&tegra_car 185>,
    <&tegra_car 154>,
    <&tegra_car 180>,
    <&tegra_car 186>,
    <&tegra_car 187>,
    <&tegra_car 188>,
    <&tegra_car 189>,
    <&tegra_car 190>,
    <&tegra_car 191>;
  reset-names = "d_audio", "apbif", "i2s0", "i2s1", "i2s2",
         "i2s3", "i2s4", "dam0", "dam1", "dam2",
         "spdif", "amx", "amx1", "adx", "adx1",
         "afc0", "afc1", "afc2", "afc3", "afc4", "afc5";
  dmas = <&apbdma 1>, <&apbdma 1>,
         <&apbdma 2>, <&apbdma 2>,
         <&apbdma 3>, <&apbdma 3>,
         <&apbdma 4>, <&apbdma 4>,
         <&apbdma 6>, <&apbdma 6>,
         <&apbdma 7>, <&apbdma 7>,
         <&apbdma 12>, <&apbdma 12>,
         <&apbdma 13>, <&apbdma 13>,
         <&apbdma 14>, <&apbdma 14>,
         <&apbdma 29>, <&apbdma 29>;
  dma-names = "rx0", "tx0", "rx1", "tx1", "rx2", "tx2",
       "rx3", "tx3", "rx4", "tx4", "rx5", "tx5",
       "rx6", "tx6", "rx7", "tx7", "rx8", "tx8",
       "rx9", "tx9";
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;

  tegra_i2s0: i2s@70301000 {
   compatible = "nvidia,tegra124-i2s";
   reg = <0x0 0x70301000 0x0 0x100>;
   nvidia,ahub-cif-ids = <4 4>;
   clocks = <&tegra_car 30>;
   clock-names = "i2s";
   resets = <&tegra_car 30>;
   reset-names = "i2s";
   status = "disabled";
  };

  tegra_i2s1: i2s@70301100 {
   compatible = "nvidia,tegra124-i2s";
   reg = <0x0 0x70301100 0x0 0x100>;
   nvidia,ahub-cif-ids = <5 5>;
   clocks = <&tegra_car 11>;
   clock-names = "i2s";
   resets = <&tegra_car 11>;
   reset-names = "i2s";
   status = "disabled";
  };

  tegra_i2s2: i2s@70301200 {
   compatible = "nvidia,tegra124-i2s";
   reg = <0x0 0x70301200 0x0 0x100>;
   nvidia,ahub-cif-ids = <6 6>;
   clocks = <&tegra_car 18>;
   clock-names = "i2s";
   resets = <&tegra_car 18>;
   reset-names = "i2s";
   status = "disabled";
  };

  tegra_i2s3: i2s@70301300 {
   compatible = "nvidia,tegra124-i2s";
   reg = <0x0 0x70301300 0x0 0x100>;
   nvidia,ahub-cif-ids = <7 7>;
   clocks = <&tegra_car 101>;
   clock-names = "i2s";
   resets = <&tegra_car 101>;
   reset-names = "i2s";
   status = "disabled";
  };

  tegra_i2s4: i2s@70301400 {
   compatible = "nvidia,tegra124-i2s";
   reg = <0x0 0x70301400 0x0 0x100>;
   nvidia,ahub-cif-ids = <8 8>;
   clocks = <&tegra_car 102>;
   clock-names = "i2s";
   resets = <&tegra_car 102>;
   reset-names = "i2s";
   status = "disabled";
  };
 };

 usb@7d000000 {
  compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci";
  reg = <0x0 0x7d000000 0x0 0x4000>;
  interrupts = <0 20 4>;
  phy_type = "utmi";
  clocks = <&tegra_car 22>;
  clock-names = "usb";
  resets = <&tegra_car 22>;
  reset-names = "usb";
  nvidia,phy = <&phy1>;
  status = "disabled";
 };

 phy1: usb-phy@7d000000 {
  compatible = "nvidia,tegra124-usb-phy", "nvidia,tegra30-usb-phy";
  reg = <0x0 0x7d000000 0x0 0x4000>,
        <0x0 0x7d000000 0x0 0x4000>;
  interrupts = <0 20 4>;
  phy_type = "utmi";
  clocks = <&tegra_car 22>,
    <&tegra_car 222>,
    <&tegra_car 22>;
  clock-names = "reg", "pll_u", "utmi-pads";
  resets = <&tegra_car 22>, <&tegra_car 22>;
  reset-names = "usb", "utmi-pads";
  #phy-cells = <0>;
  nvidia,hssync-start-delay = <0>;
  nvidia,idle-wait-delay = <17>;
  nvidia,elastic-limit = <16>;
  nvidia,term-range-adj = <6>;
  nvidia,xcvr-setup = <9>;
  nvidia,xcvr-lsfslew = <0>;
  nvidia,xcvr-lsrslew = <3>;
  nvidia,hssquelch-level = <2>;
  nvidia,hsdiscon-level = <5>;
  nvidia,xcvr-hsslew = <12>;
  nvidia,has-utmi-pad-registers;
  nvidia,pmc = <&tegra_pmc 0>;
  status = "disabled";
 };

 usb@7d004000 {
  compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci";
  reg = <0x0 0x7d004000 0x0 0x4000>;
  interrupts = <0 21 4>;
  phy_type = "utmi";
  clocks = <&tegra_car 58>;
  clock-names = "usb";
  resets = <&tegra_car 58>;
  reset-names = "usb";
  nvidia,phy = <&phy2>;
  status = "disabled";
 };

 phy2: usb-phy@7d004000 {
  compatible = "nvidia,tegra124-usb-phy", "nvidia,tegra30-usb-phy";
  reg = <0x0 0x7d004000 0x0 0x4000>,
        <0x0 0x7d000000 0x0 0x4000>;
  interrupts = <0 21 4>;
  phy_type = "utmi";
  clocks = <&tegra_car 58>,
    <&tegra_car 222>,
    <&tegra_car 22>;
  clock-names = "reg", "pll_u", "utmi-pads";
  resets = <&tegra_car 58>, <&tegra_car 22>;
  reset-names = "usb", "utmi-pads";
  #phy-cells = <0>;
  nvidia,hssync-start-delay = <0>;
  nvidia,idle-wait-delay = <17>;
  nvidia,elastic-limit = <16>;
  nvidia,term-range-adj = <6>;
  nvidia,xcvr-setup = <9>;
  nvidia,xcvr-lsfslew = <0>;
  nvidia,xcvr-lsrslew = <3>;
  nvidia,hssquelch-level = <2>;
  nvidia,hsdiscon-level = <5>;
  nvidia,xcvr-hsslew = <12>;
  nvidia,pmc = <&tegra_pmc 1>;
  status = "disabled";
 };

 usb@7d008000 {
  compatible = "nvidia,tegra124-ehci", "nvidia,tegra30-ehci";
  reg = <0x0 0x7d008000 0x0 0x4000>;
  interrupts = <0 97 4>;
  phy_type = "utmi";
  clocks = <&tegra_car 59>;
  clock-names = "usb";
  resets = <&tegra_car 59>;
  reset-names = "usb";
  nvidia,phy = <&phy3>;
  status = "disabled";
 };

 phy3: usb-phy@7d008000 {
  compatible = "nvidia,tegra124-usb-phy", "nvidia,tegra30-usb-phy";
  reg = <0x0 0x7d008000 0x0 0x4000>,
        <0x0 0x7d000000 0x0 0x4000>;
  interrupts = <0 97 4>;
  phy_type = "utmi";
  clocks = <&tegra_car 59>,
    <&tegra_car 222>,
    <&tegra_car 22>;
  clock-names = "reg", "pll_u", "utmi-pads";
  resets = <&tegra_car 59>, <&tegra_car 22>;
  reset-names = "usb", "utmi-pads";
  #phy-cells = <0>;
  nvidia,hssync-start-delay = <0>;
  nvidia,idle-wait-delay = <17>;
  nvidia,elastic-limit = <16>;
  nvidia,term-range-adj = <6>;
  nvidia,xcvr-setup = <9>;
  nvidia,xcvr-lsfslew = <0>;
  nvidia,xcvr-lsrslew = <3>;
  nvidia,hssquelch-level = <2>;
  nvidia,hsdiscon-level = <5>;
  nvidia,xcvr-hsslew = <12>;
  nvidia,pmc = <&tegra_pmc 2>;
  status = "disabled";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "nvidia,tegra132-denver";
   reg = <0>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "nvidia,tegra132-denver";
   reg = <1>;
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13
    ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14
    ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11
    ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10
    ((((1 << (4)) - 1) << 8) | 8)>;
  interrupt-parent = <&gic>;
 };
};
# 6 "arch/arm64/boot/dts/nvidia/tegra132-norrin.dts" 2

/ {
 model = "NVIDIA Tegra132 Norrin";
 compatible = "nvidia,norrin", "nvidia,tegra132", "nvidia,tegra124";

 aliases {
  rtc0 = "/i2c@7000d000/as3722@40";
  rtc1 = "/rtc@7000e000";
  serial0 = &uarta;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x0 0x80000000>;
 };

 host1x@50000000 {
  hdmi@54280000 {
   status = "disabled";

   vdd-supply = <&vdd_3v3_hdmi>;
   pll-supply = <&vdd_hdmi_pll>;
   hdmi-supply = <&vdd_5v0_hdmi>;

   nvidia,ddc-i2c-bus = <&hdmi_ddc>;
   nvidia,hpd-gpio =
    <&gpio ((13 * 8) + 7) 0>;
  };

  sor@54540000 {
   status = "okay";

   avdd-io-hdmi-dp-supply = <&vdd_3v3_hdmi>;
   vdd-hdmi-dp-pll-supply = <&vdd_hdmi_pll>;

   nvidia,dpaux = <&dpaux>;
   nvidia,panel = <&panel>;
  };

  dpaux: dpaux@545c0000 {
   vdd-supply = <&vdd_3v3_panel>;
   status = "okay";
  };
 };

 gpu@57000000 {
  status = "okay";

  vdd-supply = <&vdd_gpu>;
 };

 pinmux@70000868 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinmux_default>;

  pinmux_default: pinmux@0 {
   dap_mclk1_pw4 {
    nvidia,pins = "dap_mclk1_pw4";
    nvidia,function = "extperiph1";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   dap2_din_pa4 {
    nvidia,pins = "dap2_din_pa4";
    nvidia,function = "i2s1";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   dap2_dout_pa5 {
    nvidia,pins = "dap2_dout_pa5",
           "dap2_fs_pa2",
           "dap2_sclk_pa3";
    nvidia,function = "i2s1";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   dap3_dout_pp2 {
    nvidia,pins = "dap3_dout_pp2";
    nvidia,function = "i2s2";
    nvidia,pull = <1>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   dvfs_pwm_px0 {
    nvidia,pins = "dvfs_pwm_px0",
           "dvfs_clk_px2";
    nvidia,function = "cldvfs";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   ulpi_clk_py0 {
    nvidia,pins = "ulpi_clk_py0",
           "ulpi_nxt_py2",
           "ulpi_stp_py3";
    nvidia,function = "spi1";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   ulpi_dir_py1 {
    nvidia,pins = "ulpi_dir_py1";
    nvidia,function = "spi1";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   cam_i2c_scl_pbb1 {
    nvidia,pins = "cam_i2c_scl_pbb1",
           "cam_i2c_sda_pbb2";
    nvidia,function = "i2c3";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
    nvidia,lock = <0>;
    nvidia,open-drain = <1>;
   };
   gen2_i2c_scl_pt5 {
    nvidia,pins = "gen2_i2c_scl_pt5",
           "gen2_i2c_sda_pt6";
    nvidia,function = "i2c2";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
    nvidia,lock = <0>;
    nvidia,open-drain = <1>;
   };
   pj7 {
    nvidia,pins = "pj7";
    nvidia,function = "uartd";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   spdif_in_pk6 {
    nvidia,pins = "spdif_in_pk6";
    nvidia,function = "spdif";
    nvidia,pull = <1>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   pk7 {
    nvidia,pins = "pk7";
    nvidia,function = "uartd";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   pg4 {
    nvidia,pins = "pg4",
           "pg5",
           "pg6",
           "pi3";
    nvidia,function = "spi4";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   pg7 {
    nvidia,pins = "pg7";
    nvidia,function = "spi4";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   ph1 {
    nvidia,pins = "ph1";
    nvidia,function = "pwm1";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   pk0 {
    nvidia,pins = "pk0",
           "kb_row15_ps7",
           "clk_32k_out_pa0";
    nvidia,function = "soc";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   sdmmc1_clk_pz0 {
    nvidia,pins = "sdmmc1_clk_pz0";
    nvidia,function = "sdmmc1";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   sdmmc1_cmd_pz1 {
    nvidia,pins = "sdmmc1_cmd_pz1",
           "sdmmc1_dat0_py7",
           "sdmmc1_dat1_py6",
           "sdmmc1_dat2_py5",
           "sdmmc1_dat3_py4";
    nvidia,function = "sdmmc1";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   sdmmc3_clk_pa6 {
    nvidia,pins = "sdmmc3_clk_pa6";
    nvidia,function = "sdmmc3";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   sdmmc3_cmd_pa7 {
    nvidia,pins = "sdmmc3_cmd_pa7",
           "sdmmc3_dat0_pb7",
           "sdmmc3_dat1_pb6",
           "sdmmc3_dat2_pb5",
           "sdmmc3_dat3_pb4",
           "kb_col4_pq4",
           "sdmmc3_clk_lb_out_pee4",
           "sdmmc3_clk_lb_in_pee5",
           "sdmmc3_cd_n_pv2";
    nvidia,function = "sdmmc3";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   sdmmc4_clk_pcc4 {
    nvidia,pins = "sdmmc4_clk_pcc4";
    nvidia,function = "sdmmc4";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   sdmmc4_cmd_pt7 {
    nvidia,pins = "sdmmc4_cmd_pt7",
           "sdmmc4_dat0_paa0",
           "sdmmc4_dat1_paa1",
           "sdmmc4_dat2_paa2",
           "sdmmc4_dat3_paa3",
           "sdmmc4_dat4_paa4",
           "sdmmc4_dat5_paa5",
           "sdmmc4_dat6_paa6",
           "sdmmc4_dat7_paa7";
    nvidia,function = "sdmmc4";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   mic_det_l {
    nvidia,pins = "kb_row7_pr7";
    nvidia,function = "rsvd2";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   kb_row10_ps2 {
    nvidia,pins = "kb_row10_ps2";
    nvidia,function = "uarta";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   kb_row9_ps1 {
    nvidia,pins = "kb_row9_ps1";
    nvidia,function = "uarta";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   pwr_i2c_scl_pz6 {
    nvidia,pins = "pwr_i2c_scl_pz6",
           "pwr_i2c_sda_pz7";
    nvidia,function = "i2cpwr";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
    nvidia,lock = <0>;
    nvidia,open-drain = <1>;
   };
   jtag_rtck {
    nvidia,pins = "jtag_rtck";
    nvidia,function = "rtck";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   clk_32k_in {
    nvidia,pins = "clk_32k_in";
    nvidia,function = "clk";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   core_pwr_req {
    nvidia,pins = "core_pwr_req";
    nvidia,function = "pwron";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   cpu_pwr_req {
    nvidia,pins = "cpu_pwr_req";
    nvidia,function = "cpu";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   kb_col0_ap {
    nvidia,pins = "kb_col0_pq0";
    nvidia,function = "rsvd4";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   en_vdd_sd {
    nvidia,pins = "kb_row0_pr0";
    nvidia,function = "rsvd4";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   lid_open {
    nvidia,pins = "kb_row4_pr4";
    nvidia,function = "rsvd3";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   pwr_int_n {
    nvidia,pins = "pwr_int_n";
    nvidia,function = "pmi";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   reset_out_n {
    nvidia,pins = "reset_out_n";
    nvidia,function = "reset_out_n";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   clk3_out_pee0 {
    nvidia,pins = "clk3_out_pee0";
    nvidia,function = "extperiph3";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   gen1_i2c_scl_pc4 {
    nvidia,pins = "gen1_i2c_scl_pc4",
           "gen1_i2c_sda_pc5";
    nvidia,function = "i2c1";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
    nvidia,lock = <0>;
    nvidia,open-drain = <1>;
   };
   hdmi_cec_pee3 {
    nvidia,pins = "hdmi_cec_pee3";
    nvidia,function = "cec";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
    nvidia,lock = <0>;
    nvidia,open-drain = <0>;
   };
   hdmi_int_pn7 {
    nvidia,pins = "hdmi_int_pn7";
    nvidia,function = "rsvd1";
    nvidia,pull = <1>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   ddc_scl_pv4 {
    nvidia,pins = "ddc_scl_pv4",
           "ddc_sda_pv5";
    nvidia,function = "i2c4";
    nvidia,pull = <1>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
    nvidia,lock = <0>;
    nvidia,rcv-sel = <1>;
   };
   usb_vbus_en0_pn4 {
    nvidia,pins = "usb_vbus_en0_pn4",
           "usb_vbus_en1_pn5",
           "usb_vbus_en2_pff1";
    nvidia,function = "usb";
    nvidia,pull = <2>;
    nvidia,tristate = <1>;
    nvidia,enable-input = <1>;
    nvidia,lock = <0>;
    nvidia,open-drain = <0>;
   };
   drive_sdio1 {
    nvidia,pins = "drive_sdio1";
    nvidia,high-speed-mode = <1>;
    nvidia,schmitt = <0>;
    nvidia,pull-down-strength = <36>;
    nvidia,pull-up-strength = <20>;
    nvidia,slew-rate-rising = <2>;
    nvidia,slew-rate-falling = <2>;
   };
   drive_sdio3 {
    nvidia,pins = "drive_sdio3";
    nvidia,high-speed-mode = <1>;
    nvidia,schmitt = <0>;
    nvidia,pull-down-strength = <22>;
    nvidia,pull-up-strength = <36>;
    nvidia,slew-rate-rising = <0>;
    nvidia,slew-rate-falling = <0>;
   };
   drive_gma {
    nvidia,pins = "drive_gma";
    nvidia,high-speed-mode = <1>;
    nvidia,schmitt = <0>;
    nvidia,pull-down-strength = <2>;
    nvidia,pull-up-strength = <1>;
    nvidia,slew-rate-rising = <0>;
    nvidia,slew-rate-falling = <0>;
    nvidia,drive-type = <1>;
   };
   ac_ok {
    nvidia,pins = "pj0";
    nvidia,function = "gmi";
    nvidia,pull = <2>;
    nvidia,tristate = <1>;
    nvidia,enable-input = <1>;
   };
   codec_irq_l {
    nvidia,pins = "ph4";
    nvidia,function = "gmi";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   lcd_bl_en {
    nvidia,pins = "ph2";
    nvidia,function = "gmi";
    nvidia,pull = <1>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   touch_irq_l {
    nvidia,pins = "gpio_w3_aud_pw3";
    nvidia,function = "spi6";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   tpm_davint_l {
    nvidia,pins = "ph6";
    nvidia,function = "gmi";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   ts_irq_l {
    nvidia,pins = "pk2";
    nvidia,function = "gmi";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   ts_reset_l {
    nvidia,pins = "pk4";
    nvidia,function = "gmi";
    nvidia,pull = <1>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   ts_shdn_l {
    nvidia,pins = "pk1";
    nvidia,function = "gmi";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   ph7 {
    nvidia,pins = "ph7";
    nvidia,function = "gmi";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   sensor_irq_l {
    nvidia,pins = "pi6";
    nvidia,function = "gmi";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   wifi_en {
    nvidia,pins = "gpio_x7_aud_px7";
    nvidia,function = "rsvd4";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
   chromeos_write_protect {
    nvidia,pins = "kb_row1_pr1";
    nvidia,function = "rsvd4";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   hp_det_l {
    nvidia,pins = "pi7";
    nvidia,function = "rsvd1";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <1>;
   };
   soc_warm_reset_l {
    nvidia,pins = "pi5";
    nvidia,function = "gmi";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
    nvidia,enable-input = <0>;
   };
  };
 };

 serial@70006000 {
  status = "okay";
 };

 pwm: pwm@7000a000 {
  status = "okay";
 };


 hdmi_ddc: i2c@7000c700 {
  status = "okay";
  clock-frequency = <100000>;
 };

 i2c@7000d000 {
  status = "okay";
  clock-frequency = <400000>;

  as3722: pmic@40 {
   compatible = "ams,as3722";
   reg = <0x40>;
   interrupts = <0 86 4>;

   ams,system-power-controller;

   #interrupt-cells = <2>;
   interrupt-controller;

   #gpio-cells = <2>;
   gpio-controller;

   pinctrl-names = "default";
   pinctrl-0 = <&as3722_default>;

   as3722_default: pinmux {
    gpio0 {
     pins = "gpio0";
     function = "gpio";
     bias-pull-down;
    };

    gpio1 {
     pins = "gpio1";
     function = "gpio";
     bias-pull-up;
    };

    gpio2_4_7 {
     pins = "gpio2", "gpio4", "gpio7";
     function = "gpio";
     bias-pull-up;
    };

    gpio3 {
     pins = "gpio3";
     function = "gpio";
     bias-high-impedance;
    };

    gpio5 {
     pins = "gpio5";
     function = "clk32k-out";
     bias-pull-down;
    };

    gpio6 {
     pins = "gpio6";
     function = "clk32k-out";
     bias-pull-down;
    };
   };

   regulators {
    vsup-sd2-supply = <&vdd_5v0_sys>;
    vsup-sd3-supply = <&vdd_5v0_sys>;
    vsup-sd4-supply = <&vdd_5v0_sys>;
    vsup-sd5-supply = <&vdd_5v0_sys>;
    vin-ldo0-supply = <&vdd_1v35_lp0>;
    vin-ldo1-6-supply = <&vdd_3v3_sys>;
    vin-ldo2-5-7-supply = <&vddio_1v8>;
    vin-ldo3-4-supply = <&vdd_3v3_sys>;
    vin-ldo9-10-supply = <&vdd_5v0_sys>;
    vin-ldo11-supply = <&vdd_3v3_run>;

    sd0 {
     regulator-name = "+VDD_CPU_AP";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <1350000>;
     regulator-max-microamp = <3500000>;
     regulator-always-on;
     regulator-boot-on;
     ams,ext-control = <2>;
    };

    sd1 {
     regulator-name = "+VDD_CORE";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <1350000>;
     regulator-max-microamp = <4000000>;
     regulator-always-on;
     regulator-boot-on;
     ams,ext-control = <1>;
    };

    vdd_1v35_lp0: sd2 {
     regulator-name = "+1.35V_LP0(sd2)";
     regulator-min-microvolt = <1350000>;
     regulator-max-microvolt = <1350000>;
     regulator-always-on;
     regulator-boot-on;
    };

    sd3 {
     regulator-name = "+1.35V_LP0(sd3)";
     regulator-min-microvolt = <1350000>;
     regulator-max-microvolt = <1350000>;
     regulator-always-on;
     regulator-boot-on;
    };

    vdd_1v05_run: sd4 {
     regulator-name = "+1.05V_RUN";
     regulator-min-microvolt = <1050000>;
     regulator-max-microvolt = <1050000>;
    };

    vddio_1v8: sd5 {
     regulator-name = "+1.8V_VDDIO";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
    };

    vdd_gpu: sd6 {
     regulator-name = "+VDD_GPU_AP";
     regulator-min-microvolt = <800000>;
     regulator-max-microvolt = <1200000>;
     regulator-min-microamp = <3500000>;
     regulator-max-microamp = <3500000>;
     regulator-always-on;
     regulator-boot-on;
    };

    avdd_1v05_run: ldo0 {
     regulator-name = "+1.05_RUN_AVDD";
     regulator-min-microvolt = <1050000>;
     regulator-max-microvolt = <1050000>;
     regulator-always-on;
     regulator-boot-on;
     ams,ext-control = <1>;
    };

    ldo1 {
     regulator-name = "+1.8V_RUN_CAM";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    ldo2 {
     regulator-name = "+1.2V_GEN_AVDD";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
     regulator-always-on;
     regulator-boot-on;
    };

    ldo3 {
     regulator-name = "+1.00V_LP0_VDD_RTC";
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1000000>;
     regulator-always-on;
     regulator-boot-on;
     ams,enable-tracking;
    };

    vdd_run_cam: ldo4 {
     regulator-name = "+2.8V_RUN_CAM";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    ldo5 {
     regulator-name = "+1.2V_RUN_CAM_FRONT";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
    };

    vddio_sdmmc3: ldo6 {
     regulator-name = "+VDDIO_SDMMC3";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3300000>;
    };

    ldo7 {
     regulator-name = "+1.05V_RUN_CAM_REAR";
     regulator-min-microvolt = <1050000>;
     regulator-max-microvolt = <1050000>;
    };

    ldo9 {
     regulator-name = "+2.8V_RUN_TOUCH";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    ldo10 {
     regulator-name = "+2.8V_RUN_CAM_AF";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    ldo11 {
     regulator-name = "+1.8V_RUN_VPP_FUSE";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
   };
  };
 };

 spi@7000d400 {
  status = "okay";

  ec: cros-ec@0 {
   compatible = "google,cros-ec-spi";
   spi-max-frequency = <3000000>;
   interrupt-parent = <&gpio>;
   interrupts = <((2 * 8) + 7) 8>;
   reg = <0>;

   google,cros-ec-spi-msg-delay = <2000>;

   i2c_20: i2c-tunnel {
    compatible = "google,cros-ec-i2c-tunnel";
    #address-cells = <1>;
    #size-cells = <0>;

    google,remote-bus = <0>;

    charger: bq24735@9 {
     compatible = "ti,bq24735";
     reg = <0x9>;
     interrupt-parent = <&gpio>;
     interrupts = <((9 * 8) + 0)
       0>;
     ti,ac-detect-gpios = <&gpio
       ((9 * 8) + 0)
       0>;
    };

    battery: smart-battery@b {
     compatible = "sbs,sbs-battery";
     reg = <0xb>;
     sbs,i2c-retry-count = <2>;
     sbs,poll-retry-count = <10>;

    };
   };

   keyboard-controller {
    compatible = "google,cros-ec-keyb";
    keypad,num-rows = <8>;
    keypad,num-columns = <13>;
    google,needs-ghost-filter;
    linux,keymap =
     <((((0x00) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((125) & 0xFFFF))
      ((((0x00) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((59) & 0xFFFF))
      ((((0x00) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((48) & 0xFFFF))
      ((((0x00) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((68) & 0xFFFF))
      ((((0x00) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((49) & 0xFFFF))
      ((((0x00) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((13) & 0xFFFF))
      ((((0x00) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((100) & 0xFFFF))

      ((((0x01) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((1) & 0xFFFF))
      ((((0x01) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((62) & 0xFFFF))
      ((((0x01) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((34) & 0xFFFF))
      ((((0x01) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((65) & 0xFFFF))
      ((((0x01) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((35) & 0xFFFF))
      ((((0x01) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((40) & 0xFFFF))
      ((((0x01) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((67) & 0xFFFF))
      ((((0x01) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((14) & 0xFFFF))

      ((((0x02) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((29) & 0xFFFF))
      ((((0x02) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((15) & 0xFFFF))
      ((((0x02) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((61) & 0xFFFF))
      ((((0x02) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((20) & 0xFFFF))
      ((((0x02) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((64) & 0xFFFF))
      ((((0x02) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((27) & 0xFFFF))
      ((((0x02) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((21) & 0xFFFF))
      ((((0x02) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((86) & 0xFFFF))
      ((((0x02) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((26) & 0xFFFF))
      ((((0x02) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((66) & 0xFFFF))

      ((((0x03) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((41) & 0xFFFF))
      ((((0x03) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((60) & 0xFFFF))
      ((((0x03) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((6) & 0xFFFF))
      ((((0x03) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((63) & 0xFFFF))
      ((((0x03) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((7) & 0xFFFF))
      ((((0x03) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((12) & 0xFFFF))
      ((((0x03) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((43) & 0xFFFF))

      ((((0x04) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((97) & 0xFFFF))
      ((((0x04) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((30) & 0xFFFF))
      ((((0x04) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((32) & 0xFFFF))
      ((((0x04) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((33) & 0xFFFF))
      ((((0x04) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((31) & 0xFFFF))
      ((((0x04) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((37) & 0xFFFF))
      ((((0x04) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((36) & 0xFFFF))
      ((((0x04) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((39) & 0xFFFF))
      ((((0x04) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((38) & 0xFFFF))
      ((((0x04) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((43) & 0xFFFF))
      ((((0x04) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((28) & 0xFFFF))

      ((((0x05) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((44) & 0xFFFF))
      ((((0x05) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((46) & 0xFFFF))
      ((((0x05) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((47) & 0xFFFF))
      ((((0x05) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((45) & 0xFFFF))
      ((((0x05) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((51) & 0xFFFF))
      ((((0x05) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((50) & 0xFFFF))
      ((((0x05) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((42) & 0xFFFF))
      ((((0x05) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((53) & 0xFFFF))
      ((((0x05) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((52) & 0xFFFF))
      ((((0x05) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((57) & 0xFFFF))

      ((((0x06) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((2) & 0xFFFF))
      ((((0x06) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((4) & 0xFFFF))
      ((((0x06) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((5) & 0xFFFF))
      ((((0x06) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((3) & 0xFFFF))
      ((((0x06) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((9) & 0xFFFF))
      ((((0x06) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((8) & 0xFFFF))
      ((((0x06) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((11) & 0xFFFF))
      ((((0x06) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((10) & 0xFFFF))
      ((((0x06) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((56) & 0xFFFF))
      ((((0x06) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((108) & 0xFFFF))
      ((((0x06) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((106) & 0xFFFF))

      ((((0x07) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((16) & 0xFFFF))
      ((((0x07) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((18) & 0xFFFF))
      ((((0x07) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((19) & 0xFFFF))
      ((((0x07) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((17) & 0xFFFF))
      ((((0x07) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((23) & 0xFFFF))
      ((((0x07) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((22) & 0xFFFF))
      ((((0x07) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((54) & 0xFFFF))
      ((((0x07) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((25) & 0xFFFF))
      ((((0x07) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((24) & 0xFFFF))
      ((((0x07) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((103) & 0xFFFF))
      ((((0x07) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((105) & 0xFFFF))>;
   };
  };
 };

 pmc@7000e400 {
  nvidia,invert-interrupt;
  nvidia,suspend-mode = <0>;
  nvidia,cpu-pwr-good-time = <500>;
  nvidia,cpu-pwr-off-time = <300>;
  nvidia,core-pwr-good-time = <641 3845>;
  nvidia,core-pwr-off-time = <61036>;
  nvidia,core-power-req-active-high;
  nvidia,sys-clock-req-active-high;
 };

 usb@70090000 {
  phys = <&{/padctl@7009f000/pads/usb2/lanes/usb2-0}>,
         <&{/padctl@7009f000/pads/usb2/lanes/usb2-1}>,
         <&{/padctl@7009f000/pads/usb2/lanes/usb2-2}>,
         <&{/padctl@7009f000/pads/pcie/lanes/pcie-0}>,
         <&{/padctl@7009f000/pads/pcie/lanes/pcie-1}>;
  phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-0", "usb3-1";

  avddio-pex-supply = <&vdd_1v05_run>;
  dvddio-pex-supply = <&vdd_1v05_run>;
  avdd-usb-supply = <&vdd_3v3_lp0>;
  hvdd-usb-ss-supply = <&vdd_3v3_lp0>;

  status = "okay";
 };

 padctl@7009f000 {
  avdd-pll-utmip-supply = <&vddio_1v8>;
  avdd-pll-erefe-supply = <&avdd_1v05_run>;
  avdd-pex-pll-supply = <&vdd_1v05_run>;
  hvdd-pex-pll-e-supply = <&vdd_3v3_lp0>;

  pads {
   usb2 {
    status = "okay";

    lanes {
     usb2-0 {
      nvidia,function = "xusb";
      status = "okay";
     };

     usb2-1 {
      nvidia,function = "xusb";
      status = "okay";
     };

     usb2-2 {
      nvidia,function = "xusb";
      status = "okay";
     };
    };
   };

   pcie {
    status = "okay";

    lanes {
     pcie-0 {
      nvidia,function = "usb3-ss";
      status = "okay";
     };

     pcie-1 {
      nvidia,function = "usb3-ss";
      status = "okay";
     };
    };
   };
  };

  ports {
   usb2-0 {
    status = "okay";
    mode = "otg";

    vbus-supply = <&vdd_usb1_vbus>;
   };

   usb2-1 {
    status = "okay";
    mode = "host";

    vbus-supply = <&vdd_run_cam>;
   };

   usb2-2 {
    status = "okay";
    mode = "host";

    vbus-supply = <&vdd_usb3_vbus>;
   };

   usb3-0 {
    nvidia,usb2-companion = <0>;
    status = "okay";
   };

   usb3-1 {
    nvidia,usb2-companion = <2>;
    status = "okay";
   };
  };
 };


 mmc@700b0000 {
  status = "disabled";
 };


 mmc@700b0400 {
  cd-gpios = <&gpio ((21 * 8) + 2) 1>;
  power-gpios = <&gpio ((17 * 8) + 0) 0>;
  wp-gpios = <&gpio ((16 * 8) + 4) 0>;
  status = "okay";
  bus-width = <4>;
  vqmmc-supply = <&vddio_sdmmc3>;
 };


 mmc@700b0600 {
  status = "okay";
  bus-width = <8>;
  non-removable;
 };

 backlight: backlight {
  compatible = "pwm-backlight";

  enable-gpios = <&gpio ((7 * 8) + 2) 0>;
  power-supply = <&vdd_led>;
  pwms = <&pwm 1 1000000>;

  brightness-levels = <0 4 8 16 32 64 128 255>;
  default-brightness-level = <6>;
 };

 clk32k_in: clock-32k {
  compatible = "fixed-clock";
  clock-frequency = <32768>;
  #clock-cells = <0>;
 };

 gpio-keys {
  compatible = "gpio-keys";

  switch-lid {
   label = "Lid";
   gpios = <&gpio ((17 * 8) + 4) 1>;
   linux,input-type = <5>;
   linux,code = <0>;
   debounce-interval = <1>;
   wakeup-source;
  };

  key-power {
   label = "Power";
   gpios = <&gpio ((16 * 8) + 0) 1>;
   linux,code = <116>;
   debounce-interval = <10>;
   wakeup-source;
  };
 };

 panel: panel {
  compatible = "innolux,n116bge";
  power-supply = <&vdd_3v3_panel>;
  backlight = <&backlight>;
  ddc-i2c-bus = <&dpaux>;
 };

 vdd_mux: regulator-vdd-mux {
  compatible = "regulator-fixed";
  regulator-name = "+VDD_MUX";
  regulator-min-microvolt = <19000000>;
  regulator-max-microvolt = <19000000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_5v0_sys: regulator-vdd-5v0-sys {
  compatible = "regulator-fixed";
  regulator-name = "+5V_SYS";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
  regulator-boot-on;
  vin-supply = <&vdd_mux>;
 };

 vdd_3v3_sys: regulator-vdd-3v3-sys {
  compatible = "regulator-fixed";
  regulator-name = "+3.3V_SYS";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
  regulator-boot-on;
  vin-supply = <&vdd_mux>;
 };

 vdd_3v3_run: regulator-vdd-3v3-run {
  compatible = "regulator-fixed";
  regulator-name = "+3.3V_RUN";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
  regulator-boot-on;
  gpio = <&as3722 1 0>;
  enable-active-high;
  vin-supply = <&vdd_3v3_sys>;
 };

 vdd_3v3_hdmi: regulator-vdd-3v3-hdmi {
  compatible = "regulator-fixed";
  regulator-name = "+3.3V_AVDD_HDMI_AP_GATED";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  vin-supply = <&vdd_3v3_run>;
 };

 vdd_led: regulator-vdd-led {
  compatible = "regulator-fixed";
  regulator-name = "+VDD_LED";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpio ((15 * 8) + 2) 0>;
  enable-active-high;
  vin-supply = <&vdd_mux>;
 };

 vdd_usb1_vbus: regulator-vdd-usb1-vbus {
  compatible = "regulator-fixed";
  regulator-name = "+5V_USB_HS";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&gpio ((13 * 8) + 4) 0>;
  enable-active-high;
  gpio-open-drain;
  vin-supply = <&vdd_5v0_sys>;
 };

 vdd_usb3_vbus: regulator-vdd-usb3-vbus {
  compatible = "regulator-fixed";
  regulator-name = "+5V_USB_SS";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&gpio ((13 * 8) + 5) 0>;
  enable-active-high;
  gpio-open-drain;
  vin-supply = <&vdd_5v0_sys>;
 };

 vdd_3v3_panel: regulator-vdd-3v3-panel {
  compatible = "regulator-fixed";
  regulator-name = "+3.3V_PANEL";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&as3722 4 0>;
  enable-active-high;
  vin-supply = <&vdd_3v3_sys>;
 };

 vdd_hdmi_pll: regulator-vdd-hdmi-pll {
  compatible = "regulator-fixed";
  regulator-name = "+1.05V_RUN_AVDD_HDMI_PLL_AP_GATE";
  regulator-min-microvolt = <1050000>;
  regulator-max-microvolt = <1050000>;
  gpio = <&gpio ((7 * 8) + 7) 1>;
  vin-supply = <&vdd_1v05_run>;
 };

 vdd_5v0_hdmi: regulator-vdd-5v0-hdmi {
  compatible = "regulator-fixed";
  regulator-name = "+5V_HDMI_CON";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&gpio ((10 * 8) + 6) 0>;
  enable-active-high;
  vin-supply = <&vdd_5v0_sys>;
 };

 vdd_5v0_ts: regulator-vdd-5v0-ts {
  compatible = "regulator-fixed";
  regulator-name = "+5V_VDD_TS";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
  regulator-boot-on;
  gpio = <&gpio ((10 * 8) + 1) 0>;
  enable-active-high;
 };

 vdd_3v3_lp0: regulator-vdd-3v3-lp0 {
  compatible = "regulator-fixed";
  regulator-name = "+3.3V_LP0";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;




  regulator-always-on;
  gpio = <&as3722 2 0>;
  enable-active-high;
  vin-supply = <&vdd_3v3_sys>;
 };
};
