Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 26 13:26:43 2025
| Host         : 102-039 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab06_timing_summary_routed.rpt -pb lab06_timing_summary_routed.pb -rpx lab06_timing_summary_routed.rpx -warn_on_violation
| Design       : lab06
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ssd_ctrl_0/clk_100hz/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.660        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.660        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.828ns (21.362%)  route 3.048ns (78.638%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.461    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.917 f  ssd_ctrl_0/clk_100hz/count_reg[7]/Q
                         net (fo=2, routed)           0.841     6.758    ssd_ctrl_0/clk_100hz/count[7]
    SLICE_X62Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.882 f  ssd_ctrl_0/clk_100hz/count[31]_i_6/O
                         net (fo=1, routed)           0.417     7.300    ssd_ctrl_0/clk_100hz/count[31]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.424 r  ssd_ctrl_0/clk_100hz/count[31]_i_2/O
                         net (fo=2, routed)           1.023     8.447    ssd_ctrl_0/clk_100hz/count[31]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.571 r  ssd_ctrl_0/clk_100hz/count[31]_i_1/O
                         net (fo=32, routed)          0.766     9.338    ssd_ctrl_0/clk_100hz/p_0_in
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.528    15.010    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[5]/C
                         clock pessimism              0.451    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X63Y73         FDRE (Setup_fdre_C_R)       -0.429    14.997    ssd_ctrl_0/clk_100hz/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.828ns (21.362%)  route 3.048ns (78.638%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.461    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.917 f  ssd_ctrl_0/clk_100hz/count_reg[7]/Q
                         net (fo=2, routed)           0.841     6.758    ssd_ctrl_0/clk_100hz/count[7]
    SLICE_X62Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.882 f  ssd_ctrl_0/clk_100hz/count[31]_i_6/O
                         net (fo=1, routed)           0.417     7.300    ssd_ctrl_0/clk_100hz/count[31]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.424 r  ssd_ctrl_0/clk_100hz/count[31]_i_2/O
                         net (fo=2, routed)           1.023     8.447    ssd_ctrl_0/clk_100hz/count[31]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.571 r  ssd_ctrl_0/clk_100hz/count[31]_i_1/O
                         net (fo=32, routed)          0.766     9.338    ssd_ctrl_0/clk_100hz/p_0_in
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.528    15.010    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[6]/C
                         clock pessimism              0.451    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X63Y73         FDRE (Setup_fdre_C_R)       -0.429    14.997    ssd_ctrl_0/clk_100hz/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.828ns (21.362%)  route 3.048ns (78.638%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.461    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.917 f  ssd_ctrl_0/clk_100hz/count_reg[7]/Q
                         net (fo=2, routed)           0.841     6.758    ssd_ctrl_0/clk_100hz/count[7]
    SLICE_X62Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.882 f  ssd_ctrl_0/clk_100hz/count[31]_i_6/O
                         net (fo=1, routed)           0.417     7.300    ssd_ctrl_0/clk_100hz/count[31]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.424 r  ssd_ctrl_0/clk_100hz/count[31]_i_2/O
                         net (fo=2, routed)           1.023     8.447    ssd_ctrl_0/clk_100hz/count[31]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.571 r  ssd_ctrl_0/clk_100hz/count[31]_i_1/O
                         net (fo=32, routed)          0.766     9.338    ssd_ctrl_0/clk_100hz/p_0_in
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.528    15.010    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/C
                         clock pessimism              0.451    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X63Y73         FDRE (Setup_fdre_C_R)       -0.429    14.997    ssd_ctrl_0/clk_100hz/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.828ns (21.362%)  route 3.048ns (78.638%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.461    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.917 f  ssd_ctrl_0/clk_100hz/count_reg[7]/Q
                         net (fo=2, routed)           0.841     6.758    ssd_ctrl_0/clk_100hz/count[7]
    SLICE_X62Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.882 f  ssd_ctrl_0/clk_100hz/count[31]_i_6/O
                         net (fo=1, routed)           0.417     7.300    ssd_ctrl_0/clk_100hz/count[31]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.424 r  ssd_ctrl_0/clk_100hz/count[31]_i_2/O
                         net (fo=2, routed)           1.023     8.447    ssd_ctrl_0/clk_100hz/count[31]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.571 r  ssd_ctrl_0/clk_100hz/count[31]_i_1/O
                         net (fo=32, routed)          0.766     9.338    ssd_ctrl_0/clk_100hz/p_0_in
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.528    15.010    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[8]/C
                         clock pessimism              0.451    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X63Y73         FDRE (Setup_fdre_C_R)       -0.429    14.997    ssd_ctrl_0/clk_100hz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.828ns (21.635%)  route 2.999ns (78.365%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.461    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.917 f  ssd_ctrl_0/clk_100hz/count_reg[7]/Q
                         net (fo=2, routed)           0.841     6.758    ssd_ctrl_0/clk_100hz/count[7]
    SLICE_X62Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.882 f  ssd_ctrl_0/clk_100hz/count[31]_i_6/O
                         net (fo=1, routed)           0.417     7.300    ssd_ctrl_0/clk_100hz/count[31]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.424 r  ssd_ctrl_0/clk_100hz/count[31]_i_2/O
                         net (fo=2, routed)           1.023     8.447    ssd_ctrl_0/clk_100hz/count[31]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.571 r  ssd_ctrl_0/clk_100hz/count[31]_i_1/O
                         net (fo=32, routed)          0.717     9.289    ssd_ctrl_0/clk_100hz/p_0_in
    SLICE_X63Y74         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.526    15.008    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y74         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[10]/C
                         clock pessimism              0.429    15.437    
                         clock uncertainty           -0.035    15.402    
    SLICE_X63Y74         FDRE (Setup_fdre_C_R)       -0.429    14.973    ssd_ctrl_0/clk_100hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.828ns (21.635%)  route 2.999ns (78.365%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.461    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.917 f  ssd_ctrl_0/clk_100hz/count_reg[7]/Q
                         net (fo=2, routed)           0.841     6.758    ssd_ctrl_0/clk_100hz/count[7]
    SLICE_X62Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.882 f  ssd_ctrl_0/clk_100hz/count[31]_i_6/O
                         net (fo=1, routed)           0.417     7.300    ssd_ctrl_0/clk_100hz/count[31]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.424 r  ssd_ctrl_0/clk_100hz/count[31]_i_2/O
                         net (fo=2, routed)           1.023     8.447    ssd_ctrl_0/clk_100hz/count[31]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.571 r  ssd_ctrl_0/clk_100hz/count[31]_i_1/O
                         net (fo=32, routed)          0.717     9.289    ssd_ctrl_0/clk_100hz/p_0_in
    SLICE_X63Y74         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.526    15.008    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y74         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[11]/C
                         clock pessimism              0.429    15.437    
                         clock uncertainty           -0.035    15.402    
    SLICE_X63Y74         FDRE (Setup_fdre_C_R)       -0.429    14.973    ssd_ctrl_0/clk_100hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.828ns (21.635%)  route 2.999ns (78.365%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.461    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.917 f  ssd_ctrl_0/clk_100hz/count_reg[7]/Q
                         net (fo=2, routed)           0.841     6.758    ssd_ctrl_0/clk_100hz/count[7]
    SLICE_X62Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.882 f  ssd_ctrl_0/clk_100hz/count[31]_i_6/O
                         net (fo=1, routed)           0.417     7.300    ssd_ctrl_0/clk_100hz/count[31]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.424 r  ssd_ctrl_0/clk_100hz/count[31]_i_2/O
                         net (fo=2, routed)           1.023     8.447    ssd_ctrl_0/clk_100hz/count[31]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.571 r  ssd_ctrl_0/clk_100hz/count[31]_i_1/O
                         net (fo=32, routed)          0.717     9.289    ssd_ctrl_0/clk_100hz/p_0_in
    SLICE_X63Y74         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.526    15.008    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y74         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[12]/C
                         clock pessimism              0.429    15.437    
                         clock uncertainty           -0.035    15.402    
    SLICE_X63Y74         FDRE (Setup_fdre_C_R)       -0.429    14.973    ssd_ctrl_0/clk_100hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.828ns (21.635%)  route 2.999ns (78.365%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.461    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.917 f  ssd_ctrl_0/clk_100hz/count_reg[7]/Q
                         net (fo=2, routed)           0.841     6.758    ssd_ctrl_0/clk_100hz/count[7]
    SLICE_X62Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.882 f  ssd_ctrl_0/clk_100hz/count[31]_i_6/O
                         net (fo=1, routed)           0.417     7.300    ssd_ctrl_0/clk_100hz/count[31]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.424 r  ssd_ctrl_0/clk_100hz/count[31]_i_2/O
                         net (fo=2, routed)           1.023     8.447    ssd_ctrl_0/clk_100hz/count[31]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.571 r  ssd_ctrl_0/clk_100hz/count[31]_i_1/O
                         net (fo=32, routed)          0.717     9.289    ssd_ctrl_0/clk_100hz/p_0_in
    SLICE_X63Y74         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.526    15.008    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y74         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[9]/C
                         clock pessimism              0.429    15.437    
                         clock uncertainty           -0.035    15.402    
    SLICE_X63Y74         FDRE (Setup_fdre_C_R)       -0.429    14.973    ssd_ctrl_0/clk_100hz/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.828ns (22.231%)  route 2.897ns (77.769%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.461    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.917 f  ssd_ctrl_0/clk_100hz/count_reg[7]/Q
                         net (fo=2, routed)           0.841     6.758    ssd_ctrl_0/clk_100hz/count[7]
    SLICE_X62Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.882 f  ssd_ctrl_0/clk_100hz/count[31]_i_6/O
                         net (fo=1, routed)           0.417     7.300    ssd_ctrl_0/clk_100hz/count[31]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.424 r  ssd_ctrl_0/clk_100hz/count[31]_i_2/O
                         net (fo=2, routed)           1.023     8.447    ssd_ctrl_0/clk_100hz/count[31]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.571 r  ssd_ctrl_0/clk_100hz/count[31]_i_1/O
                         net (fo=32, routed)          0.615     9.186    ssd_ctrl_0/clk_100hz/p_0_in
    SLICE_X62Y72         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.529    15.011    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X62Y72         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[0]/C
                         clock pessimism              0.429    15.440    
                         clock uncertainty           -0.035    15.405    
    SLICE_X62Y72         FDRE (Setup_fdre_C_R)       -0.524    14.881    ssd_ctrl_0/clk_100hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.828ns (22.232%)  route 2.896ns (77.768%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.461ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.699     5.461    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.456     5.917 f  ssd_ctrl_0/clk_100hz/count_reg[7]/Q
                         net (fo=2, routed)           0.841     6.758    ssd_ctrl_0/clk_100hz/count[7]
    SLICE_X62Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.882 f  ssd_ctrl_0/clk_100hz/count[31]_i_6/O
                         net (fo=1, routed)           0.417     7.300    ssd_ctrl_0/clk_100hz/count[31]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.424 r  ssd_ctrl_0/clk_100hz/count[31]_i_2/O
                         net (fo=2, routed)           1.023     8.447    ssd_ctrl_0/clk_100hz/count[31]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.571 r  ssd_ctrl_0/clk_100hz/count[31]_i_1/O
                         net (fo=32, routed)          0.614     9.186    ssd_ctrl_0/clk_100hz/p_0_in
    SLICE_X63Y77         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.529    15.011    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y77         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[21]/C
                         clock pessimism              0.394    15.405    
                         clock uncertainty           -0.035    15.370    
    SLICE_X63Y77         FDRE (Setup_fdre_C_R)       -0.429    14.941    ssd_ctrl_0/clk_100hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.516    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ssd_ctrl_0/clk_100hz/count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.774    ssd_ctrl_0/clk_100hz/count[8]
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  ssd_ctrl_0/clk_100hz/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.882    ssd_ctrl_0/clk_100hz/p_1_in[8]
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.029    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y73         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[8]/C
                         clock pessimism             -0.513     1.516    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.105     1.621    ssd_ctrl_0/clk_100hz/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.571     1.518    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y78         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ssd_ctrl_0/clk_100hz/count_reg[28]/Q
                         net (fo=2, routed)           0.118     1.777    ssd_ctrl_0/clk_100hz/count[28]
    SLICE_X63Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  ssd_ctrl_0/clk_100hz/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.885    ssd_ctrl_0/clk_100hz/p_1_in[28]
    SLICE_X63Y78         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.032    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y78         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[28]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.105     1.623    ssd_ctrl_0/clk_100hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/clk_100hz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.571     1.518    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X62Y77         FDRE                                         r  ssd_ctrl_0/clk_100hz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  ssd_ctrl_0/clk_100hz/clk_out_reg/Q
                         net (fo=2, routed)           0.175     1.857    ssd_ctrl_0/clk_100hz/clk_out
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.902 r  ssd_ctrl_0/clk_100hz/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.902    ssd_ctrl_0/clk_100hz/clk_out_i_1_n_0
    SLICE_X62Y77         FDRE                                         r  ssd_ctrl_0/clk_100hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.031    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X62Y77         FDRE                                         r  ssd_ctrl_0/clk_100hz/clk_out_reg/C
                         clock pessimism             -0.513     1.518    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.120     1.638    ssd_ctrl_0/clk_100hz/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.516    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y76         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ssd_ctrl_0/clk_100hz/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.777    ssd_ctrl_0/clk_100hz/count[20]
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  ssd_ctrl_0/clk_100hz/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.885    ssd_ctrl_0/clk_100hz/p_1_in[20]
    SLICE_X63Y76         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.029    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y76         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[20]/C
                         clock pessimism             -0.513     1.516    
    SLICE_X63Y76         FDRE (Hold_fdre_C_D)         0.105     1.621    ssd_ctrl_0/clk_100hz/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.515    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y74         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ssd_ctrl_0/clk_100hz/count_reg[12]/Q
                         net (fo=3, routed)           0.120     1.776    ssd_ctrl_0/clk_100hz/count[12]
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  ssd_ctrl_0/clk_100hz/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.884    ssd_ctrl_0/clk_100hz/p_1_in[12]
    SLICE_X63Y74         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     2.028    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y74         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[12]/C
                         clock pessimism             -0.513     1.515    
    SLICE_X63Y74         FDRE (Hold_fdre_C_D)         0.105     1.620    ssd_ctrl_0/clk_100hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.515    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y75         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ssd_ctrl_0/clk_100hz/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.776    ssd_ctrl_0/clk_100hz/count[16]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  ssd_ctrl_0/clk_100hz/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.884    ssd_ctrl_0/clk_100hz/p_1_in[16]
    SLICE_X63Y75         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     2.028    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y75         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[16]/C
                         clock pessimism             -0.513     1.515    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.105     1.620    ssd_ctrl_0/clk_100hz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.571     1.518    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y72         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ssd_ctrl_0/clk_100hz/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.779    ssd_ctrl_0/clk_100hz/count[4]
    SLICE_X63Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  ssd_ctrl_0/clk_100hz/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.887    ssd_ctrl_0/clk_100hz/p_1_in[4]
    SLICE_X63Y72         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.031    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y72         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[4]/C
                         clock pessimism             -0.513     1.518    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.105     1.623    ssd_ctrl_0/clk_100hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.571     1.518    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y77         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ssd_ctrl_0/clk_100hz/count_reg[21]/Q
                         net (fo=2, routed)           0.114     1.773    ssd_ctrl_0/clk_100hz/count[21]
    SLICE_X63Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  ssd_ctrl_0/clk_100hz/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.888    ssd_ctrl_0/clk_100hz/p_1_in[21]
    SLICE_X63Y77         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.837     2.031    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y77         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[21]/C
                         clock pessimism             -0.513     1.518    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.105     1.623    ssd_ctrl_0/clk_100hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.568     1.515    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y75         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ssd_ctrl_0/clk_100hz/count_reg[13]/Q
                         net (fo=3, routed)           0.115     1.771    ssd_ctrl_0/clk_100hz/count[13]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  ssd_ctrl_0/clk_100hz/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.886    ssd_ctrl_0/clk_100hz/p_1_in[13]
    SLICE_X63Y75         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     2.028    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y75         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[13]/C
                         clock pessimism             -0.513     1.515    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.105     1.620    ssd_ctrl_0/clk_100hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssd_ctrl_0/clk_100hz/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd_ctrl_0/clk_100hz/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.569     1.516    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y76         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ssd_ctrl_0/clk_100hz/count_reg[17]/Q
                         net (fo=2, routed)           0.116     1.773    ssd_ctrl_0/clk_100hz/count[17]
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  ssd_ctrl_0/clk_100hz/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.888    ssd_ctrl_0/clk_100hz/p_1_in[17]
    SLICE_X63Y76         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.029    ssd_ctrl_0/clk_100hz/CLK
    SLICE_X63Y76         FDRE                                         r  ssd_ctrl_0/clk_100hz/count_reg[17]/C
                         clock pessimism             -0.513     1.516    
    SLICE_X63Y76         FDRE (Hold_fdre_C_D)         0.105     1.621    ssd_ctrl_0/clk_100hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y77   ssd_ctrl_0/clk_100hz/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y72   ssd_ctrl_0/clk_100hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75   ssd_ctrl_0/clk_100hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75   ssd_ctrl_0/clk_100hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75   ssd_ctrl_0/clk_100hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75   ssd_ctrl_0/clk_100hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77   ssd_ctrl_0/clk_100hz/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77   ssd_ctrl_0/clk_100hz/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72   ssd_ctrl_0/clk_100hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72   ssd_ctrl_0/clk_100hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77   ssd_ctrl_0/clk_100hz/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77   ssd_ctrl_0/clk_100hz/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72   ssd_ctrl_0/clk_100hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72   ssd_ctrl_0/clk_100hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   ssd_ctrl_0/clk_100hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.054ns  (logic 5.140ns (32.015%)  route 10.914ns (67.985%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           4.691     6.005    ssd_ctrl_0/switch_IBUF[6]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.129 r  ssd_ctrl_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.868     6.997    ssd_ctrl_0/digit__3[2]
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.121 r  ssd_ctrl_0/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.355    12.476    ssd_OBUF[3]
    AA9                  OBUF (Prop_obuf_I_O)         3.577    16.054 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.054    ssd[3]
    AA9                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.933ns  (logic 5.157ns (32.366%)  route 10.776ns (67.634%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           4.691     6.005    ssd_ctrl_0/switch_IBUF[6]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.129 r  ssd_ctrl_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.702     6.831    ssd_ctrl_0/digit__3[2]
    SLICE_X65Y81         LUT6 (Prop_lut6_I1_O)        0.124     6.955 r  ssd_ctrl_0/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.383    12.338    ssd_OBUF[4]
    Y10                  OBUF (Prop_obuf_I_O)         3.595    15.933 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.933    ssd[4]
    Y10                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.697ns  (logic 5.178ns (32.985%)  route 10.519ns (67.015%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 f  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           4.691     6.005    ssd_ctrl_0/switch_IBUF[6]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.129 f  ssd_ctrl_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.537     6.666    ssd_ctrl_0/digit__3[2]
    SLICE_X64Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.790 r  ssd_ctrl_0/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.291    12.082    ssd_OBUF[5]
    AA11                 OBUF (Prop_obuf_I_O)         3.615    15.697 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.697    ssd[5]
    AA11                                                              r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.604ns  (logic 5.164ns (33.096%)  route 10.439ns (66.904%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           4.691     6.005    ssd_ctrl_0/switch_IBUF[6]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.129 r  ssd_ctrl_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.869     6.998    ssd_ctrl_0/digit__3[2]
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.122 r  ssd_ctrl_0/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.879    12.002    ssd_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         3.602    15.604 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.604    ssd[6]
    Y11                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.391ns  (logic 5.289ns (34.362%)  route 10.102ns (65.638%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           4.691     6.005    ssd_ctrl_0/switch_IBUF[6]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.129 r  ssd_ctrl_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.478     6.607    ssd_ctrl_0/digit__3[2]
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  ssd_ctrl_0/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.933    11.664    ssd_OBUF[2]
    W12                  OBUF (Prop_obuf_I_O)         3.726    15.391 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.391    ssd[2]
    W12                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.236ns  (logic 5.116ns (33.578%)  route 10.120ns (66.422%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           4.691     6.005    ssd_ctrl_0/switch_IBUF[6]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.129 r  ssd_ctrl_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.697     6.826    ssd_ctrl_0/digit__3[2]
    SLICE_X65Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.950 r  ssd_ctrl_0/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.732    11.682    ssd_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         3.554    15.236 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.236    ssd[0]
    V10                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.152ns  (logic 5.222ns (34.464%)  route 9.930ns (65.536%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  switch_IBUF[6]_inst/O
                         net (fo=1, routed)           4.691     6.005    ssd_ctrl_0/switch_IBUF[6]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.124     6.129 r  ssd_ctrl_0/ssd_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.474     6.603    ssd_ctrl_0/digit__3[2]
    SLICE_X64Y80         LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  ssd_ctrl_0/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.765    11.492    ssd_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         3.660    15.152 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.152    ssd[1]
    W11                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.862ns  (logic 4.156ns (46.893%)  route 4.706ns (53.107%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          4.706     5.224    sel_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638     8.862 r  sel_OBUF_inst/O
                         net (fo=0)                   0.000     8.862    sel
    W8                                                                r  sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_ctrl_0/sel_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.207ns  (logic 0.670ns (30.364%)  route 1.537ns (69.636%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          1.012     1.530    ssd_ctrl_0/sel
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.152     1.682 r  ssd_ctrl_0/sel_i_1/O
                         net (fo=1, routed)           0.524     2.207    ssd_ctrl_0/sel_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  ssd_ctrl_0/sel_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_ctrl_0/sel_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.794ns  (logic 0.207ns (26.086%)  route 0.587ns (73.914%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.399     0.563    ssd_ctrl_0/sel
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.043     0.606 r  ssd_ctrl_0/sel_i_1/O
                         net (fo=1, routed)           0.187     0.794    ssd_ctrl_0/sel_i_1_n_0
    SLICE_X62Y78         FDRE                                         r  ssd_ctrl_0/sel_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.318ns  (logic 1.501ns (45.256%)  route 1.816ns (54.744%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          1.816     1.980    sel_OBUF
    W8                   OBUF (Prop_obuf_I_O)         1.337     3.318 r  sel_OBUF_inst/O
                         net (fo=0)                   0.000     3.318    sel
    W8                                                                r  sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.664ns  (logic 1.463ns (39.940%)  route 2.200ns (60.060%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.385     0.549    ssd_ctrl_0/sel
    SLICE_X65Y81         LUT6 (Prop_lut6_I2_O)        0.045     0.594 r  ssd_ctrl_0/ssd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.815     2.409    ssd_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         1.254     3.664 r  ssd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.664    ssd[0]
    V10                                                               r  ssd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.760ns  (logic 1.568ns (41.713%)  route 2.192ns (58.287%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.326     0.490    ssd_ctrl_0/sel
    SLICE_X64Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.535 r  ssd_ctrl_0/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     2.401    ssd_OBUF[1]
    W11                  OBUF (Prop_obuf_I_O)         1.359     3.760 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.760    ssd[1]
    W11                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.822ns  (logic 1.511ns (39.540%)  route 2.311ns (60.460%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.449     0.613    ssd_ctrl_0/sel
    SLICE_X64Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.658 r  ssd_ctrl_0/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.861     2.520    ssd_OBUF[6]
    Y11                  OBUF (Prop_obuf_I_O)         1.302     3.822 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.822    ssd[6]
    Y11                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.866ns  (logic 1.634ns (42.273%)  route 2.232ns (57.727%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.316     0.480    ssd_ctrl_0/sel
    SLICE_X64Y80         LUT6 (Prop_lut6_I2_O)        0.045     0.525 r  ssd_ctrl_0/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.916     2.441    ssd_OBUF[2]
    W12                  OBUF (Prop_obuf_I_O)         1.425     3.866 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.866    ssd[2]
    W12                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.009ns  (logic 1.525ns (38.032%)  route 2.484ns (61.968%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.429     0.593    ssd_ctrl_0/sel
    SLICE_X64Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.638 r  ssd_ctrl_0/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.055     2.693    ssd_OBUF[5]
    AA11                 OBUF (Prop_obuf_I_O)         1.316     4.009 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.009    ssd[5]
    AA11                                                              r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.012ns  (logic 1.504ns (37.489%)  route 2.508ns (62.511%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.385     0.549    ssd_ctrl_0/sel
    SLICE_X65Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.594 r  ssd_ctrl_0/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.122     2.717    ssd_OBUF[4]
    Y10                  OBUF (Prop_obuf_I_O)         1.295     4.012 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.012    ssd[4]
    Y10                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_ctrl_0/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.055ns  (logic 1.487ns (36.667%)  route 2.568ns (63.333%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  ssd_ctrl_0/sel_reg/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ssd_ctrl_0/sel_reg/Q
                         net (fo=13, routed)          0.457     0.621    ssd_ctrl_0/sel
    SLICE_X64Y80         LUT6 (Prop_lut6_I3_O)        0.045     0.666 r  ssd_ctrl_0/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.111     2.777    ssd_OBUF[3]
    AA9                  OBUF (Prop_obuf_I_O)         1.278     4.055 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.055    ssd[3]
    AA9                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------





