# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CLA-8bit_211115.srcs/sources_1/new/add_ahead_gene.v" \
"../../../../CLA-8bit_211115.srcs/sim_1/new/module add_ahead_gene_vlg_tst.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
