Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 01:57:43 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_design_analysis -file ./report/rendering_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------+
|      Characteristics      |                                           Path #1                                          |
+---------------------------+--------------------------------------------------------------------------------------------+
| Requirement               | 5.000                                                                                      |
| Path Delay                | 6.264                                                                                      |
| Logic Delay               | 1.754(29%)                                                                                 |
| Net Delay                 | 4.510(71%)                                                                                 |
| Clock Skew                | -0.049                                                                                     |
| Slack                     | -1.406                                                                                     |
| Clock Uncertainty         | 0.035                                                                                      |
| Clock Relationship        | Safely Timed                                                                               |
| Clock Delay Group         | Same Clock                                                                                 |
| Logic Levels              | 8                                                                                          |
| Routes                    | 8                                                                                          |
| Logical Path              | FDSE/C-(140)-LUT4-(172)-LUT4-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(84)-LUT4-(5)-FDRE/D |
| Start Point Clock         | ap_clk                                                                                     |
| End Point Clock           | ap_clk                                                                                     |
| DSP Block                 | None                                                                                       |
| RAM Registers             | None-None                                                                                  |
| IO Crossings              | 0                                                                                          |
| Config Crossings          | 0                                                                                          |
| SLR Crossings             | 0                                                                                          |
| PBlocks                   | 0                                                                                          |
| High Fanout               | 172                                                                                        |
| Dont Touch                | 0                                                                                          |
| Mark Debug                | 0                                                                                          |
| Start Point Pin Primitive | FDSE/C                                                                                     |
| End Point Pin Primitive   | FDRE/D                                                                                     |
| Start Point Pin           | ap_CS_fsm_reg[0]/C                                                                         |
| End Point Pin             | n_fu_4050_reg[1]_fret_rep__10_replica_1/D                                                  |
+---------------------------+--------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+---+---+----+
| End Point Clock | Requirement |  3  |  4  |  5 | 6 | 7 |  8 |
+-----------------+-------------+-----+-----+----+---+---+----+
| ap_clk          | 5.000ns     | 304 | 566 | 27 | 9 | 3 | 91 |
+-----------------+-------------+-----+-----+----+---+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


