---
title: Schedule
---

# **Weekly Schedule (Tentative)**

## Weekly Schedule (Aligned with OER Materials)

| Week | OER Materials Covered | High School (HS) Students | CSUF Undergraduate Students |
|-----:|------------------------|---------------------------|------------------------------|
| 1 | **Module 01: What Is a Chip?** | • What a chip is and what it does  <br>• Everyday examples of chips  <br>• Inputs, outputs, and simple rules  <br>• Reflection: “Where do I see chips?” | • Semiconductor overview  <br>• Digital vs. analog vs. RF chips  <br>• Overview of the semiconductor ecosystem |
| 2 | **Module 02: Inputs, Outputs, and Logic**  <br>**Module 03: Chip Design and Manufacturing Flow** | • “If–then” logic in real systems  <br>• Block diagrams of chip systems  <br>• Conceptual chip design and manufacturing flow | • CMOS basics  <br>• Design → synthesis → layout → fab  <br>• Intro to simulation workflows |
| 3 | **Module 04: Digital Logic and State Machines**  <br>**Project 01: RF Signal Chain Block Design** | • RF system story (phone → tower)  <br>• Roles of LNA, mixer, filter, ADC  <br>• System-level diagrams and explanations | • Define RF system requirements  <br>• Architecture selection  <br>• Initial system-level modeling |
| 4 | **Lab 01: Introduction to Verilog**  <br>**Lab 02: Combinational Logic**  <br>**Project 02: Digital Control Logic for an RF System** | • Logic flow using diagrams  <br>• State-based reasoning (no coding) | • Verilog syntax and modules  <br>• Combinational logic in Verilog  <br>• Simulation and waveform analysis |
| 5 | **Lab 03: Sequential Logic and FSMs**  <br>**Lab 04: Simulation and Debugging**  <br>**Project 03: Mixed-Signal Verification Project** | • State machines on paper  <br>• Manual test cases  <br>• How and why designs fail | • FSM implementation in Verilog  <br>• Testbenches  <br>• Debugging functional behavior |
| 6 | **Project 04: RTL to GDS Mini-Flow**  <br>**Project 05: Manufacturing & Test Awareness (DFT)** | • Visual overview of RTL → chip → product  <br>• Yield and defects concepts  <br>• Why testing matters | • RTL-to-synthesis flow  <br>• Manufacturing-aware design  <br>• DFT concepts and yield tradeoffs |
| 7 | **Project 06: Packaging & Signal Integrity Case Study** | • Packaging types (wirebond vs. flip-chip)  <br>• Physical intuition about wires and signals | • Parasitics (R, L, C)  <br>• Signal integrity analysis  <br>• RF performance limitations |
| 8 | **Lab 05: Introduction to Synthesis**  <br>**Module 05: Semiconductors in the Real World** | • Big-picture review of how chips are built  <br>• Industry applications and careers  <br>• Presentation preparation | • Synthesis results (area, timing)  <br>• Design tradeoffs  <br>• Final report preparation |
| 9 | **Final Project Integration & Presentations** | • Joint presentations (system explanation)  <br>• Reflection and career discussion | • Joint presentations (technical depth)  <br>• Design results and lessons learned |
