{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440416135144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440416135144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 21:35:33 2015 " "Processing started: Mon Aug 24 21:35:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440416135144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440416135144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off SYSTEM -c SYSTEM --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off SYSTEM -c SYSTEM --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440416135144 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "Quartus II" 0 -1 1440416135487 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Quartus II" 0 -1 1440416135487 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135487 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "pzdyqx:nabboc " "Using synthesis netlist for partition \"pzdyqx:nabboc\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135587 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135643 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1440416135711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1440416135741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135741 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[2\] " "No output dependent on input pin \"iSW\[2\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[3\] " "No output dependent on input pin \"iSW\[3\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[4\] " "No output dependent on input pin \"iSW\[4\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[5\] " "No output dependent on input pin \"iSW\[5\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[6\] " "No output dependent on input pin \"iSW\[6\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[7\] " "No output dependent on input pin \"iSW\[7\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[8\] " "No output dependent on input pin \"iSW\[8\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[10\] " "No output dependent on input pin \"iSW\[10\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[11\] " "No output dependent on input pin \"iSW\[11\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[12\] " "No output dependent on input pin \"iSW\[12\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[13\] " "No output dependent on input pin \"iSW\[13\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSW\[14\] " "No output dependent on input pin \"iSW\[14\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iSW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[1\] " "No output dependent on input pin \"iKEY\[1\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iKEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[2\] " "No output dependent on input pin \"iKEY\[2\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iKEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iKEY\[3\] " "No output dependent on input pin \"iKEY\[3\]\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440416135874 "|main|iKEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1440416135874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "675 " "Implemented 675 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1440416135877 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1440416135877 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1440416135877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "483 " "Implemented 483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1440416135877 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1440416135877 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1440416135877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1440416135877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440416135952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 21:35:35 2015 " "Processing ended: Mon Aug 24 21:35:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440416135952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440416135952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440416135952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440416135952 ""}
