// Seed: 1907538456
module module_0 ();
  wire id_1, id_4;
  assign id_2 = id_2;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1,
    input  tri0 id_2
);
  reg id_4;
  reg id_5, id_6, id_7, id_8;
  assign id_6 = (1);
  id_9 :
  assert property (@(posedge 1) {
    1, id_4, 1, "" <= 1, id_8, 1
  }) begin
    id_4 <= ~id_0;
  end
  module_0();
  wire id_10;
  assign id_7 = 1;
  id_11(
      1, 1, 0, 1 + 1, 1'b0, 1'd0 - id_4
  );
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
