Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 19 13:31:10 2020
| Host         : LAPTOP-MFH2O9HI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -rpx red_pitaya_top_timing_summary_routed.rpx
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_id/dna_clk_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: ladder_start_strobe_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 258 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -24.130   -23511.988                   2567                11301       -2.162      -29.809                     14                11301        1.000        0.000                       0                  7199  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk           0.000        0.000                      0                 2295        0.056        0.000                      0                 2295        3.500        0.000                       0                   803  
  pll_dac_clk_1x      -24.130   -22890.262                   2151                 6838        0.067        0.000                      0                 6838        2.750        0.000                       0                  5552  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
clk_fpga_3             -1.267      -99.581                    224                 1718        0.052        0.000                      0                 1718        1.000        0.000                       0                   835  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           6.026        0.000                      0                   14       -2.162      -29.809                     14                   14  
pll_dac_clk_1x  pll_adc_clk           0.483        0.000                      0                   32        0.502        0.000                      0                   32  
pll_adc_clk     pll_dac_clk_1x       -7.359     -856.650                    336                  976        0.070        0.000                      0                  976  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.797ns  (logic 1.696ns (21.752%)  route 6.101ns (78.248%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 13.395 - 8.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.671     5.904    ps/axi_slave_gp0/CLK
    SLICE_X11Y51         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     6.360 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=115, routed)         1.371     7.731    ps/axi_slave_gp0/rd_do
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.154     7.885 r  ps/axi_slave_gp0/ladder_1st_offset[31]_i_4/O
                         net (fo=113, routed)         1.342     9.226    i_id/rd_araddr_reg[3]_1
    SLICE_X29Y57         LUT6 (Prop_lut6_I2_O)        0.327     9.553 r  i_id/sys_rdata[27]_i_15/O
                         net (fo=1, routed)           0.983    10.536    ps/axi_slave_gp0/ADC_reg_H_offset_reg[27]
    SLICE_X23Y63         LUT2 (Prop_lut2_I1_O)        0.124    10.660 r  ps/axi_slave_gp0/sys_rdata[27]_i_8/O
                         net (fo=1, routed)           0.922    11.582    ps/axi_slave_gp0/sys_rdata[27]_i_8_n_0
    SLICE_X17Y69         LUT6 (Prop_lut6_I3_O)        0.124    11.706 r  ps/axi_slave_gp0/sys_rdata[27]_i_4/O
                         net (fo=1, routed)           0.000    11.706    ps/axi_slave_gp0/sys_rdata[27]_i_4_n_0
    SLICE_X17Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    11.918 r  ps/axi_slave_gp0/sys_rdata_reg[27]_i_2/O
                         net (fo=1, routed)           1.484    13.402    ps/axi_slave_gp0/sys_rdata_reg[27]_i_2_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I1_O)        0.299    13.701 r  ps/axi_slave_gp0/sys_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000    13.701    i_id/rd_araddr_reg[0]_3
    SLICE_X11Y39         FDRE                                         r  i_id/sys_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.505    13.395    i_id/adc_clk
    SLICE_X11Y39         FDRE                                         r  i_id/sys_rdata_reg[27]/C
                         clock pessimism              0.343    13.739    
                         clock uncertainty           -0.069    13.670    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.032    13.702    i_id/sys_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         13.702    
                         arrival time                         -13.701    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.696ns (22.393%)  route 5.878ns (77.607%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.671     5.904    ps/axi_slave_gp0/CLK
    SLICE_X11Y51         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     6.360 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=115, routed)         1.371     7.731    ps/axi_slave_gp0/rd_do
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.154     7.885 r  ps/axi_slave_gp0/ladder_1st_offset[31]_i_4/O
                         net (fo=113, routed)         1.613     9.498    i_id/rd_araddr_reg[3]_1
    SLICE_X32Y53         LUT6 (Prop_lut6_I2_O)        0.327     9.825 r  i_id/sys_rdata[25]_i_15/O
                         net (fo=1, routed)           1.024    10.849    ps/axi_slave_gp0/ADC_reg_H_offset_reg[25]
    SLICE_X38Y54         LUT2 (Prop_lut2_I1_O)        0.124    10.973 r  ps/axi_slave_gp0/sys_rdata[25]_i_8/O
                         net (fo=1, routed)           1.266    12.239    ps/axi_slave_gp0/sys_rdata[25]_i_8_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.363 r  ps/axi_slave_gp0/sys_rdata[25]_i_4/O
                         net (fo=1, routed)           0.000    12.363    ps/axi_slave_gp0/sys_rdata[25]_i_4_n_0
    SLICE_X26Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    12.575 r  ps/axi_slave_gp0/sys_rdata_reg[25]_i_2/O
                         net (fo=1, routed)           0.604    13.179    ps/axi_slave_gp0/sys_rdata_reg[25]_i_2_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I1_O)        0.299    13.478 r  ps/axi_slave_gp0/sys_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    13.478    i_id/rd_araddr_reg[0]_5
    SLICE_X23Y64         FDRE                                         r  i_id/sys_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.480    13.370    i_id/adc_clk
    SLICE_X23Y64         FDRE                                         r  i_id/sys_rdata_reg[25]/C
                         clock pessimism              0.357    13.727    
                         clock uncertainty           -0.069    13.658    
    SLICE_X23Y64         FDRE (Setup_fdre_C_D)        0.029    13.687    i_id/sys_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                         -13.478    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 1.691ns (22.206%)  route 5.924ns (77.794%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.671     5.904    ps/axi_slave_gp0/CLK
    SLICE_X11Y51         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     6.360 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=115, routed)         1.371     7.731    ps/axi_slave_gp0/rd_do
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.154     7.885 r  ps/axi_slave_gp0/ladder_1st_offset[31]_i_4/O
                         net (fo=113, routed)         1.552     9.436    i_id/rd_araddr_reg[3]_1
    SLICE_X34Y54         LUT6 (Prop_lut6_I2_O)        0.327     9.763 r  i_id/sys_rdata[14]_i_16/O
                         net (fo=1, routed)           0.597    10.360    ps/axi_slave_gp0/ADC_reg_H_offset_reg[14]
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.124    10.484 r  ps/axi_slave_gp0/sys_rdata[14]_i_8/O
                         net (fo=1, routed)           1.245    11.730    ps/axi_slave_gp0/sys_rdata[14]_i_8_n_0
    SLICE_X24Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.854 r  ps/axi_slave_gp0/sys_rdata[14]_i_4/O
                         net (fo=1, routed)           0.000    11.854    ps/axi_slave_gp0/sys_rdata[14]_i_4_n_0
    SLICE_X24Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    12.063 r  ps/axi_slave_gp0/sys_rdata_reg[14]_i_2/O
                         net (fo=1, routed)           1.159    13.222    ps/axi_slave_gp0/sys_rdata_reg[14]_i_2_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I1_O)        0.297    13.519 r  ps/axi_slave_gp0/sys_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    13.519    i_id/rd_araddr_reg[0]_16
    SLICE_X24Y48         FDRE                                         r  i_id/sys_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.496    13.386    i_id/adc_clk
    SLICE_X24Y48         FDRE                                         r  i_id/sys_rdata_reg[14]/C
                         clock pessimism              0.343    13.730    
                         clock uncertainty           -0.069    13.661    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.081    13.742    i_id/sys_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_do_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 1.930ns (25.784%)  route 5.555ns (74.216%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 13.395 - 8.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.671     5.904    ps/axi_slave_gp0/CLK
    SLICE_X11Y51         FDRE                                         r  ps/axi_slave_gp0/rd_do_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456     6.360 r  ps/axi_slave_gp0/rd_do_reg/Q
                         net (fo=115, routed)         1.371     7.731    ps/axi_slave_gp0/rd_do
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.154     7.885 r  ps/axi_slave_gp0/ladder_1st_offset[31]_i_4/O
                         net (fo=113, routed)         1.346     9.230    i_id/rd_araddr_reg[3]_1
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.327     9.557 r  i_id/sys_rdata[23]_i_15/O
                         net (fo=1, routed)           0.998    10.555    ps/axi_slave_gp0/ADC_reg_H_offset_reg[23]
    SLICE_X23Y63         LUT2 (Prop_lut2_I1_O)        0.150    10.705 r  ps/axi_slave_gp0/sys_rdata[23]_i_8/O
                         net (fo=1, routed)           0.622    11.327    ps/axi_slave_gp0/sys_rdata[23]_i_8_n_0
    SLICE_X18Y65         LUT6 (Prop_lut6_I3_O)        0.332    11.659 r  ps/axi_slave_gp0/sys_rdata[23]_i_4/O
                         net (fo=1, routed)           0.000    11.659    ps/axi_slave_gp0/sys_rdata[23]_i_4_n_0
    SLICE_X18Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    11.871 r  ps/axi_slave_gp0/sys_rdata_reg[23]_i_2/O
                         net (fo=1, routed)           1.219    13.090    ps/axi_slave_gp0/sys_rdata_reg[23]_i_2_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I1_O)        0.299    13.389 r  ps/axi_slave_gp0/sys_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    13.389    i_id/rd_araddr_reg[0]_7
    SLICE_X11Y39         FDRE                                         r  i_id/sys_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.505    13.395    i_id/adc_clk
    SLICE_X11Y39         FDRE                                         r  i_id/sys_rdata_reg[23]/C
                         clock pessimism              0.343    13.739    
                         clock uncertainty           -0.069    13.670    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.031    13.701    i_id/sys_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         13.701    
                         arrival time                         -13.389    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 ps/system_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_slave_gp0/axi\\.RLAST_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 2.153ns (30.400%)  route 4.929ns (69.600%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 13.432 - 8.000 ) 
    Source Clock Delay      (SCD):    5.998ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.765     5.998    ps/system_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[0])
                                                      1.430     7.428 r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0AWSIZE[0]
                         net (fo=1, routed)           1.021     8.449    ps/axi_slave_gp0/M_AXI_GP0_awsize[0]
    SLICE_X0Y50          LUT5 (Prop_lut5_I1_O)        0.124     8.573 r  ps/axi_slave_gp0/bus\\.wen_i_3/O
                         net (fo=1, routed)           0.611     9.184    ps/axi_slave_gp0/bus\\.wen_i_3_n_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.117     9.301 f  ps/axi_slave_gp0/bus\\.wen_i_2/O
                         net (fo=4, routed)           0.883    10.184    ps/axi_slave_gp0/bus\\.wen_i_2_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I3_O)        0.332    10.516 f  ps/axi_slave_gp0/ack_cnt[5]_i_4/O
                         net (fo=6, routed)           1.387    11.903    ps/axi_slave_gp0/ack_cnt[5]_i_4_n_0
    SLICE_X9Y51          LUT2 (Prop_lut2_I1_O)        0.150    12.053 r  ps/axi_slave_gp0/axi\\.RLAST_i_1/O
                         net (fo=1, routed)           1.027    13.080    ps/axi_slave_gp0/axi\\.RLAST0
    SLICE_X2Y51          FDRE                                         r  ps/axi_slave_gp0/axi\\.RLAST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.542    13.432    ps/axi_slave_gp0/CLK
    SLICE_X2Y51          FDRE                                         r  ps/axi_slave_gp0/axi\\.RLAST_reg/C
                         clock pessimism              0.343    13.775    
                         clock uncertainty           -0.069    13.706    
    SLICE_X2Y51          FDRE (Setup_fdre_C_D)       -0.305    13.401    ps/axi_slave_gp0/axi\\.RLAST_reg
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/ADC_reg_H_offset_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 1.151ns (15.939%)  route 6.070ns (84.061%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.664     5.897    ps/axi_slave_gp0/CLK
    SLICE_X17Y51         FDRE                                         r  ps/axi_slave_gp0/rd_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     6.353 r  ps/axi_slave_gp0/rd_araddr_reg[2]/Q
                         net (fo=5, routed)           1.270     7.623    ps/axi_slave_gp0/rd_araddr[2]
    SLICE_X21Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.747 r  ps/axi_slave_gp0/reg_mod_L[31]_i_4/O
                         net (fo=115, routed)         1.830     9.577    ps/axi_slave_gp0/digital_loop_reg
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.120     9.697 f  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_3/O
                         net (fo=1, routed)           0.482    10.179    ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.327    10.506 f  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_2/O
                         net (fo=1, routed)           1.024    11.531    ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_2_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_1/O
                         net (fo=32, routed)          1.464    13.118    i_id/rd_araddr_reg[22]_5[0]
    SLICE_X28Y51         FDRE                                         r  i_id/ADC_reg_H_offset_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.490    13.380    i_id/adc_clk
    SLICE_X28Y51         FDRE                                         r  i_id/ADC_reg_H_offset_reg[18]/C
                         clock pessimism              0.357    13.737    
                         clock uncertainty           -0.069    13.668    
    SLICE_X28Y51         FDRE (Setup_fdre_C_CE)      -0.169    13.499    i_id/ADC_reg_H_offset_reg[18]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/ADC_reg_H_offset_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 1.151ns (15.939%)  route 6.070ns (84.061%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.664     5.897    ps/axi_slave_gp0/CLK
    SLICE_X17Y51         FDRE                                         r  ps/axi_slave_gp0/rd_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     6.353 r  ps/axi_slave_gp0/rd_araddr_reg[2]/Q
                         net (fo=5, routed)           1.270     7.623    ps/axi_slave_gp0/rd_araddr[2]
    SLICE_X21Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.747 r  ps/axi_slave_gp0/reg_mod_L[31]_i_4/O
                         net (fo=115, routed)         1.830     9.577    ps/axi_slave_gp0/digital_loop_reg
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.120     9.697 f  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_3/O
                         net (fo=1, routed)           0.482    10.179    ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.327    10.506 f  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_2/O
                         net (fo=1, routed)           1.024    11.531    ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_2_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_1/O
                         net (fo=32, routed)          1.464    13.118    i_id/rd_araddr_reg[22]_5[0]
    SLICE_X28Y51         FDRE                                         r  i_id/ADC_reg_H_offset_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.490    13.380    i_id/adc_clk
    SLICE_X28Y51         FDRE                                         r  i_id/ADC_reg_H_offset_reg[5]/C
                         clock pessimism              0.357    13.737    
                         clock uncertainty           -0.069    13.668    
    SLICE_X28Y51         FDRE (Setup_fdre_C_CE)      -0.169    13.499    i_id/ADC_reg_H_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/ADC_reg_H_offset_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 1.151ns (15.939%)  route 6.070ns (84.061%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 13.380 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.664     5.897    ps/axi_slave_gp0/CLK
    SLICE_X17Y51         FDRE                                         r  ps/axi_slave_gp0/rd_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     6.353 r  ps/axi_slave_gp0/rd_araddr_reg[2]/Q
                         net (fo=5, routed)           1.270     7.623    ps/axi_slave_gp0/rd_araddr[2]
    SLICE_X21Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.747 r  ps/axi_slave_gp0/reg_mod_L[31]_i_4/O
                         net (fo=115, routed)         1.830     9.577    ps/axi_slave_gp0/digital_loop_reg
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.120     9.697 f  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_3/O
                         net (fo=1, routed)           0.482    10.179    ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.327    10.506 f  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_2/O
                         net (fo=1, routed)           1.024    11.531    ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_2_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_1/O
                         net (fo=32, routed)          1.464    13.118    i_id/rd_araddr_reg[22]_5[0]
    SLICE_X28Y51         FDRE                                         r  i_id/ADC_reg_H_offset_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.490    13.380    i_id/adc_clk
    SLICE_X28Y51         FDRE                                         r  i_id/ADC_reg_H_offset_reg[7]/C
                         clock pessimism              0.357    13.737    
                         clock uncertainty           -0.069    13.668    
    SLICE_X28Y51         FDRE (Setup_fdre_C_CE)      -0.169    13.499    i_id/ADC_reg_H_offset_reg[7]
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/wr_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/reg_vth_1st_int_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.456ns (6.321%)  route 6.758ns (93.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 13.382 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.723     5.956    ps/axi_slave_gp0/CLK
    SLICE_X1Y44          FDRE                                         r  ps/axi_slave_gp0/wr_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     6.412 r  ps/axi_slave_gp0/wr_wdata_reg[20]/Q
                         net (fo=15, routed)          6.758    13.170    i_id/wr_wdata_reg[31][20]
    SLICE_X11Y64         FDRE                                         r  i_id/reg_vth_1st_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.492    13.382    i_id/adc_clk
    SLICE_X11Y64         FDRE                                         r  i_id/reg_vth_1st_int_reg[20]/C
                         clock pessimism              0.343    13.725    
                         clock uncertainty           -0.069    13.656    
    SLICE_X11Y64         FDRE (Setup_fdre_C_D)       -0.105    13.551    i_id/reg_vth_1st_int_reg[20]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 ps/axi_slave_gp0/rd_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/ADC_reg_H_offset_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 1.151ns (15.979%)  route 6.052ns (84.021%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 13.381 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.664     5.897    ps/axi_slave_gp0/CLK
    SLICE_X17Y51         FDRE                                         r  ps/axi_slave_gp0/rd_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     6.353 r  ps/axi_slave_gp0/rd_araddr_reg[2]/Q
                         net (fo=5, routed)           1.270     7.623    ps/axi_slave_gp0/rd_araddr[2]
    SLICE_X21Y64         LUT3 (Prop_lut3_I0_O)        0.124     7.747 r  ps/axi_slave_gp0/reg_mod_L[31]_i_4/O
                         net (fo=115, routed)         1.830     9.577    ps/axi_slave_gp0/digital_loop_reg
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.120     9.697 f  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_3/O
                         net (fo=1, routed)           0.482    10.179    ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.327    10.506 f  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_2/O
                         net (fo=1, routed)           1.024    11.531    ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_2_n_0
    SLICE_X6Y46          LUT4 (Prop_lut4_I2_O)        0.124    11.655 r  ps/axi_slave_gp0/ADC_reg_H_offset[31]_i_1/O
                         net (fo=32, routed)          1.446    13.100    i_id/rd_araddr_reg[22]_5[0]
    SLICE_X32Y52         FDRE                                         r  i_id/ADC_reg_H_offset_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.491    13.381    i_id/adc_clk
    SLICE_X32Y52         FDRE                                         r  i_id/ADC_reg_H_offset_reg[25]/C
                         clock pessimism              0.357    13.738    
                         clock uncertainty           -0.069    13.669    
    SLICE_X32Y52         FDRE (Setup_fdre_C_CE)      -0.169    13.500    i_id/ADC_reg_H_offset_reg[25]
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -13.100    
  -------------------------------------------------------------------
                         slack                                  0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_id/sys_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_slave_gp0/axi\\.RDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.429%)  route 0.233ns (55.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.565     1.980    i_id/adc_clk
    SLICE_X9Y51          FDRE                                         r  i_id/sys_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     2.121 r  i_id/sys_rdata_reg[5]/Q
                         net (fo=1, routed)           0.233     2.354    ps/axi_slave_gp0/sys_rdata_reg[5]_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I2_O)        0.045     2.399 r  ps/axi_slave_gp0/axi\\.RDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     2.399    ps/axi_slave_gp0/axi\\.RDATA[5]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.835     2.376    ps/axi_slave_gp0/CLK
    SLICE_X7Y47          FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[5]/C
                         clock pessimism             -0.125     2.251    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.092     2.343    ps/axi_slave_gp0/axi\\.RDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ps/axi_slave_gp0/wr_awid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/system_i/processing_system7/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.764%)  route 0.243ns (63.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.584     1.999    ps/axi_slave_gp0/CLK
    SLICE_X3Y50          FDRE                                         r  ps/axi_slave_gp0/wr_awid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  ps/axi_slave_gp0/wr_awid_reg[5]/Q
                         net (fo=1, routed)           0.243     2.383    ps/system_i/processing_system7/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.893     2.434    ps/system_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.125     2.308    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                      0.000     2.308    ps/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ps/axi_slave_gp0/wr_awid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/system_i/processing_system7/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.639%)  route 0.244ns (63.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.584     1.999    ps/axi_slave_gp0/CLK
    SLICE_X3Y50          FDRE                                         r  ps/axi_slave_gp0/wr_awid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  ps/axi_slave_gp0/wr_awid_reg[7]/Q
                         net (fo=1, routed)           0.244     2.384    ps/system_i/processing_system7/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.893     2.434    ps/system_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.125     2.308    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                      0.000     2.308    ps/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ps/axi_slave_gp0/wr_awid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/system_i/processing_system7/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.267%)  route 0.270ns (65.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.584     1.999    ps/axi_slave_gp0/CLK
    SLICE_X3Y52          FDRE                                         r  ps/axi_slave_gp0/wr_awid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  ps/axi_slave_gp0/wr_awid_reg[6]/Q
                         net (fo=1, routed)           0.270     2.411    ps/system_i/processing_system7/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.893     2.434    ps/system_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.125     2.308    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     2.308    ps/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps/axi_slave_gp0/bus\\.wen_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.876%)  route 0.292ns (61.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.567     1.982    ps/axi_slave_gp0/CLK
    SLICE_X7Y49          FDRE                                         r  ps/axi_slave_gp0/bus\\.wen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  ps/axi_slave_gp0/bus\\.wen_reg/Q
                         net (fo=2, routed)           0.292     2.416    ps/axi_slave_gp0/wen
    SLICE_X11Y51         LUT5 (Prop_lut5_I0_O)        0.045     2.461 r  ps/axi_slave_gp0/sys_ack_i_1/O
                         net (fo=1, routed)           0.000     2.461    i_id/sys_en
    SLICE_X11Y51         FDRE                                         r  i_id/sys_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.834     2.375    i_id/adc_clk
    SLICE_X11Y51         FDRE                                         r  i_id/sys_ack_reg/C
                         clock pessimism             -0.125     2.250    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.092     2.342    i_id/sys_ack_reg
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ps/axi_slave_gp0/axi\\.RLAST_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/system_i/processing_system7/inst/PS7_i/MAXIGP0RVALID
                            (rising edge-triggered cell PS7 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.470%)  route 0.293ns (67.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.584     1.999    ps/axi_slave_gp0/CLK
    SLICE_X2Y51          FDRE                                         r  ps/axi_slave_gp0/axi\\.RLAST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  ps/axi_slave_gp0/axi\\.RLAST_reg/Q
                         net (fo=2, routed)           0.293     2.434    ps/system_i/processing_system7/inst/M_AXI_GP0_RVALID
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0RVALID
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.893     2.434    ps/system_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.125     2.308    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RVALID)
                                                      0.000     2.308    ps/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_id/dna_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/dna_value_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.618%)  route 0.389ns (73.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.582     1.997    i_id/adc_clk
    SLICE_X1Y51          FDRE                                         r  i_id/dna_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     2.138 r  i_id/dna_value_reg[23]/Q
                         net (fo=2, routed)           0.389     2.527    i_id/sys_rdata_reg[24]_4[23]
    SLICE_X4Y46          FDRE                                         r  i_id/dna_value_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.853     2.394    i_id/adc_clk
    SLICE_X4Y46          FDRE                                         r  i_id/dna_value_reg[24]/C
                         clock pessimism             -0.125     2.269    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.090     2.359    i_id/dna_value_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ps/axi_slave_gp0/axi\\.RLAST_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/system_i/processing_system7/inst/PS7_i/MAXIGP0RLAST
                            (rising edge-triggered cell PS7 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.203%)  route 0.342ns (70.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.584     1.999    ps/axi_slave_gp0/CLK
    SLICE_X2Y51          FDRE                                         r  ps/axi_slave_gp0/axi\\.RLAST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  ps/axi_slave_gp0/axi\\.RLAST_reg/Q
                         net (fo=2, routed)           0.342     2.482    ps/system_i/processing_system7/inst/M_AXI_GP0_RLAST
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0RLAST
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.893     2.434    ps/system_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.125     2.308    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RLAST)
                                                      0.000     2.308    ps/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ps/axi_slave_gp0/wr_awid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/system_i/processing_system7/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.394%)  route 0.356ns (71.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.582     1.997    ps/axi_slave_gp0/CLK
    SLICE_X1Y50          FDRE                                         r  ps/axi_slave_gp0/wr_awid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     2.138 r  ps/axi_slave_gp0/wr_awid_reg[11]/Q
                         net (fo=1, routed)           0.356     2.494    ps/system_i/processing_system7/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.893     2.434    ps/system_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.125     2.308    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     2.308    ps/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ps/axi_slave_gp0/wr_awid_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/system_i/processing_system7/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.165%)  route 0.360ns (71.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.582     1.997    ps/axi_slave_gp0/CLK
    SLICE_X1Y50          FDRE                                         r  ps/axi_slave_gp0/wr_awid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     2.138 r  ps/axi_slave_gp0/wr_awid_reg[8]/Q
                         net (fo=1, routed)           0.360     2.498    ps/system_i/processing_system7/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.893     2.434    ps/system_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.125     2.308    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     2.308    ps/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   bufg_adc_clk/I
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y9     adc_dat_raw_reg[1][0]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y5     adc_dat_raw_reg[1][10]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y15    adc_dat_raw_reg[1][11]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y6     adc_dat_raw_reg[1][12]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y16    adc_dat_raw_reg[1][13]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y1     adc_dat_raw_reg[1][1]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y3     adc_dat_raw_reg[1][2]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y4     adc_dat_raw_reg[1][3]/C
Min Period        n/a     FDRE/C             n/a            1.474         8.000       6.526      ILOGIC_X0Y49    adc_dat_raw_reg[1][4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X7Y47     ps/axi_slave_gp0/axi\\.RDATA_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X7Y47     ps/axi_slave_gp0/axi\\.RDATA_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y45     ps/axi_slave_gp0/axi\\.RDATA_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X11Y49    ps/axi_slave_gp0/axi\\.RDATA_reg[28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X11Y49    ps/axi_slave_gp0/axi\\.RDATA_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y45     ps/axi_slave_gp0/axi\\.RDATA_reg[29]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y45     ps/axi_slave_gp0/axi\\.RDATA_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y45     ps/axi_slave_gp0/axi\\.RDATA_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X7Y47     ps/axi_slave_gp0/axi\\.RDATA_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X7Y47     ps/axi_slave_gp0/axi\\.RDATA_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X30Y50    i_id/ADC_reg_H_offset_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y47    i_id/ADC_reg_H_offset_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X29Y48    i_id/ADC_reg_H_offset_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X29Y48    i_id/ADC_reg_H_offset_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X29Y48    i_id/ADC_reg_H_offset_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X30Y50    i_id/ADC_reg_H_offset_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y51    i_id/ADC_reg_H_offset_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y50    i_id/ADC_reg_H_offset_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X32Y52    i_id/ADC_reg_H_offset_reg[25]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X31Y46    i_id/ADC_reg_H_offset_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :         2151  Failing Endpoints,  Worst Slack      -24.130ns,  Total Violation   -22890.261ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.130ns  (required time - arrival time)
  Source:                 shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        32.115ns  (logic 19.508ns (60.745%)  route 12.607ns (39.255%))
  Logic Levels:           100  (CARRY4=90 LUT1=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.667     5.900    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X9Y61          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     6.356 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.475     6.831    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[32]
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.955 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__50/O
                         net (fo=1, routed)           0.685     7.640    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.235 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.235    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.352    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.586    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.703    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.820    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.937    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.054    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.286 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.074    10.360    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y55         LUT1 (Prop_lut1_I0_O)        0.295    10.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__51/O
                         net (fo=1, routed)           0.526    11.180    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.760 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.760    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.874    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.988    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.102    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.330    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.558    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.793 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.840    13.633    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y73         LUT1 (Prop_lut1_I0_O)        0.299    13.932 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__52/O
                         net (fo=1, routed)           0.548    14.481    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.076 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.076    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.193 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.193    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.310 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.310    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.544 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.544    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.661 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    15.670    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.787    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.904    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.136 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.001    17.136    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.295    17.431 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__53/O
                         net (fo=1, routed)           0.482    17.913    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.493 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.493    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.607 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    18.617    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.731    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.845    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.959    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.073    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.187    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.301    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.536 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.867    20.402    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.299    20.701 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__54/O
                         net (fo=1, routed)           0.723    21.424    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.004 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.004    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.118 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    22.127    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.241 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.241    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.355 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.355    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.583 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.583    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.697 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.697    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.811 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.811    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.046 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.524    23.570    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X5Y81          LUT1 (Prop_lut1_I0_O)        0.299    23.869 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__55/O
                         net (fo=1, routed)           0.330    24.198    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.778 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.778    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.892    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.006    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.120    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.234    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.348 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.348    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.462 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.462    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.576 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.576    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    25.811 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.611    26.423    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.299    26.722 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__56/O
                         net (fo=1, routed)           0.670    27.391    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.971 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.971    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.085 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.085    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.199 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.199    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.313 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.313    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.541    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.655    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.769 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.769    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.004 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.694    29.698    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.299    29.997 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__57/O
                         net (fo=1, routed)           0.330    30.327    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.922 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.922    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.039    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.156    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.273    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.390    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.507    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.624 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.624    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.741    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    31.973 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.750    32.722    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.295    33.017 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__58/O
                         net (fo=1, routed)           0.330    33.347    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X7Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.927 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.927    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.041 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.041    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.155 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.155    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.269 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.269    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.383 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.383    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.497 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.497    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.611 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.611    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.725 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.725    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    34.960 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.793    35.753    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.299    36.052 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__59/O
                         net (fo=1, routed)           0.330    36.382    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.977 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.977    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.094    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.211    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.328    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.445    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.562 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.562    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.679 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.679    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.796 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.796    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.015 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.015    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[32]
    SLICE_X8Y99          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.498    13.388    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y99          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                         clock pessimism              0.457    13.845    
                         clock uncertainty           -0.069    13.776    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)        0.109    13.885    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -38.015    
  -------------------------------------------------------------------
                         slack                                -24.130    

Slack (VIOLATED) :        -24.117ns  (required time - arrival time)
  Source:                 shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        32.102ns  (logic 19.495ns (60.729%)  route 12.607ns (39.271%))
  Logic Levels:           99  (CARRY4=89 LUT1=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.667     5.900    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X9Y61          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     6.356 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.475     6.831    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[32]
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.955 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__50/O
                         net (fo=1, routed)           0.685     7.640    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.235 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.235    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.352    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.586    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.703    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.820    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.937    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.054    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.286 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.074    10.360    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y55         LUT1 (Prop_lut1_I0_O)        0.295    10.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__51/O
                         net (fo=1, routed)           0.526    11.180    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.760 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.760    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.874    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.988    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.102    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.330    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.558    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.793 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.840    13.633    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y73         LUT1 (Prop_lut1_I0_O)        0.299    13.932 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__52/O
                         net (fo=1, routed)           0.548    14.481    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.076 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.076    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.193 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.193    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.310 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.310    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.544 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.544    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.661 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    15.670    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.787    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.904    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.136 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.001    17.136    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.295    17.431 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__53/O
                         net (fo=1, routed)           0.482    17.913    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.493 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.493    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.607 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    18.617    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.731    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.845    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.959    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.073    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.187    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.301    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.536 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.867    20.402    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.299    20.701 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__54/O
                         net (fo=1, routed)           0.723    21.424    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.004 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.004    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.118 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    22.127    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.241 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.241    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.355 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.355    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.583 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.583    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.697 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.697    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.811 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.811    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.046 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.524    23.570    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X5Y81          LUT1 (Prop_lut1_I0_O)        0.299    23.869 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__55/O
                         net (fo=1, routed)           0.330    24.198    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.778 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.778    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.892    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.006    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.120    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.234    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.348 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.348    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.462 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.462    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.576 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.576    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    25.811 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.611    26.423    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.299    26.722 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__56/O
                         net (fo=1, routed)           0.670    27.391    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.971 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.971    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.085 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.085    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.199 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.199    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.313 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.313    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.541    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.655    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.769 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.769    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.004 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.694    29.698    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.299    29.997 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__57/O
                         net (fo=1, routed)           0.330    30.327    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.922 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.922    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.039    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.156    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.273    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.390    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.507    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.624 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.624    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.741    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    31.973 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.750    32.722    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.295    33.017 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__58/O
                         net (fo=1, routed)           0.330    33.347    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X7Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.927 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.927    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.041 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.041    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.155 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.155    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.269 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.269    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.383 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.383    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.497 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.497    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.611 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.611    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.725 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.725    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    34.960 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.793    35.753    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.299    36.052 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__59/O
                         net (fo=1, routed)           0.330    36.382    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.977 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.977    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.094    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.211    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.328    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.445    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.562 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.562    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.679 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.679    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.002 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.002    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[29]
    SLICE_X8Y98          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.498    13.388    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y98          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.457    13.845    
                         clock uncertainty           -0.069    13.776    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.109    13.885    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -38.002    
  -------------------------------------------------------------------
                         slack                                -24.117    

Slack (VIOLATED) :        -24.109ns  (required time - arrival time)
  Source:                 shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        32.094ns  (logic 19.487ns (60.719%)  route 12.607ns (39.281%))
  Logic Levels:           99  (CARRY4=89 LUT1=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.667     5.900    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X9Y61          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     6.356 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.475     6.831    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[32]
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.955 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__50/O
                         net (fo=1, routed)           0.685     7.640    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.235 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.235    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.352    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.586    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.703    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.820    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.937    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.054    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.286 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.074    10.360    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y55         LUT1 (Prop_lut1_I0_O)        0.295    10.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__51/O
                         net (fo=1, routed)           0.526    11.180    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.760 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.760    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.874    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.988    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.102    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.330    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.558    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.793 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.840    13.633    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y73         LUT1 (Prop_lut1_I0_O)        0.299    13.932 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__52/O
                         net (fo=1, routed)           0.548    14.481    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.076 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.076    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.193 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.193    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.310 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.310    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.544 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.544    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.661 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    15.670    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.787    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.904    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.136 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.001    17.136    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.295    17.431 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__53/O
                         net (fo=1, routed)           0.482    17.913    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.493 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.493    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.607 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    18.617    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.731    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.845    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.959    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.073    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.187    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.301    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.536 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.867    20.402    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.299    20.701 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__54/O
                         net (fo=1, routed)           0.723    21.424    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.004 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.004    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.118 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    22.127    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.241 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.241    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.355 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.355    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.583 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.583    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.697 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.697    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.811 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.811    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.046 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.524    23.570    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X5Y81          LUT1 (Prop_lut1_I0_O)        0.299    23.869 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__55/O
                         net (fo=1, routed)           0.330    24.198    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.778 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.778    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.892    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.006    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.120    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.234    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.348 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.348    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.462 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.462    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.576 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.576    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    25.811 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.611    26.423    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.299    26.722 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__56/O
                         net (fo=1, routed)           0.670    27.391    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.971 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.971    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.085 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.085    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.199 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.199    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.313 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.313    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.541    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.655    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.769 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.769    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.004 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.694    29.698    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.299    29.997 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__57/O
                         net (fo=1, routed)           0.330    30.327    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.922 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.922    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.039    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.156    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.273    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.390    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.507    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.624 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.624    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.741    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    31.973 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.750    32.722    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.295    33.017 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__58/O
                         net (fo=1, routed)           0.330    33.347    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X7Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.927 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.927    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.041 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.041    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.155 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.155    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.269 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.269    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.383 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.383    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.497 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.497    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.611 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.611    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.725 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.725    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    34.960 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.793    35.753    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.299    36.052 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__59/O
                         net (fo=1, routed)           0.330    36.382    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.977 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.977    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.094    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.211    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.328    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.445    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.562 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.562    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.679 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.679    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.994 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    37.994    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[31]
    SLICE_X8Y98          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.498    13.388    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y98          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.457    13.845    
                         clock uncertainty           -0.069    13.776    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.109    13.885    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -37.994    
  -------------------------------------------------------------------
                         slack                                -24.109    

Slack (VIOLATED) :        -24.033ns  (required time - arrival time)
  Source:                 shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        32.018ns  (logic 19.411ns (60.626%)  route 12.607ns (39.374%))
  Logic Levels:           99  (CARRY4=89 LUT1=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.667     5.900    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X9Y61          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     6.356 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.475     6.831    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[32]
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.955 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__50/O
                         net (fo=1, routed)           0.685     7.640    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.235 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.235    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.352    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.586    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.703    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.820    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.937    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.054    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.286 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.074    10.360    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y55         LUT1 (Prop_lut1_I0_O)        0.295    10.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__51/O
                         net (fo=1, routed)           0.526    11.180    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.760 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.760    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.874    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.988    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.102    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.330    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.558    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.793 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.840    13.633    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y73         LUT1 (Prop_lut1_I0_O)        0.299    13.932 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__52/O
                         net (fo=1, routed)           0.548    14.481    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.076 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.076    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.193 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.193    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.310 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.310    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.544 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.544    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.661 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    15.670    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.787    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.904    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.136 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.001    17.136    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.295    17.431 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__53/O
                         net (fo=1, routed)           0.482    17.913    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.493 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.493    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.607 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    18.617    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.731    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.845    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.959    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.073    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.187    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.301    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.536 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.867    20.402    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.299    20.701 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__54/O
                         net (fo=1, routed)           0.723    21.424    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.004 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.004    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.118 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    22.127    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.241 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.241    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.355 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.355    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.583 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.583    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.697 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.697    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.811 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.811    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.046 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.524    23.570    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X5Y81          LUT1 (Prop_lut1_I0_O)        0.299    23.869 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__55/O
                         net (fo=1, routed)           0.330    24.198    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.778 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.778    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.892    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.006    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.120    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.234    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.348 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.348    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.462 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.462    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.576 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.576    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    25.811 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.611    26.423    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.299    26.722 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__56/O
                         net (fo=1, routed)           0.670    27.391    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.971 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.971    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.085 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.085    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.199 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.199    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.313 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.313    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.541    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.655    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.769 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.769    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.004 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.694    29.698    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.299    29.997 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__57/O
                         net (fo=1, routed)           0.330    30.327    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.922 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.922    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.039    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.156    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.273    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.390    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.507    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.624 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.624    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.741    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    31.973 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.750    32.722    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.295    33.017 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__58/O
                         net (fo=1, routed)           0.330    33.347    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X7Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.927 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.927    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.041 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.041    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.155 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.155    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.269 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.269    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.383 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.383    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.497 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.497    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.611 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.611    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.725 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.725    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    34.960 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.793    35.753    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.299    36.052 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__59/O
                         net (fo=1, routed)           0.330    36.382    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.977 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.977    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.094    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.211    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.328    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.445    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.562 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.562    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.679 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.679    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.918 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    37.918    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[30]
    SLICE_X8Y98          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.498    13.388    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y98          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.457    13.845    
                         clock uncertainty           -0.069    13.776    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.109    13.885    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -37.918    
  -------------------------------------------------------------------
                         slack                                -24.033    

Slack (VIOLATED) :        -24.013ns  (required time - arrival time)
  Source:                 shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        31.998ns  (logic 19.391ns (60.601%)  route 12.607ns (39.399%))
  Logic Levels:           99  (CARRY4=89 LUT1=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.667     5.900    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X9Y61          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     6.356 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.475     6.831    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[32]
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.955 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__50/O
                         net (fo=1, routed)           0.685     7.640    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.235 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.235    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.352    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.586    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.703    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.820    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.937    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.054    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.286 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.074    10.360    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y55         LUT1 (Prop_lut1_I0_O)        0.295    10.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__51/O
                         net (fo=1, routed)           0.526    11.180    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.760 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.760    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.874    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.988    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.102    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.330    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.558    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.793 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.840    13.633    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y73         LUT1 (Prop_lut1_I0_O)        0.299    13.932 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__52/O
                         net (fo=1, routed)           0.548    14.481    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.076 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.076    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.193 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.193    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.310 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.310    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.544 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.544    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.661 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    15.670    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.787    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.904    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.136 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.001    17.136    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.295    17.431 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__53/O
                         net (fo=1, routed)           0.482    17.913    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.493 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.493    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.607 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    18.617    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.731    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.845    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.959    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.073    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.187    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.301    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.536 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.867    20.402    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.299    20.701 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__54/O
                         net (fo=1, routed)           0.723    21.424    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.004 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.004    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.118 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    22.127    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.241 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.241    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.355 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.355    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.583 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.583    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.697 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.697    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.811 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.811    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.046 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.524    23.570    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X5Y81          LUT1 (Prop_lut1_I0_O)        0.299    23.869 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__55/O
                         net (fo=1, routed)           0.330    24.198    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.778 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.778    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.892    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.006    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.120    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.234    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.348 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.348    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.462 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.462    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.576 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.576    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    25.811 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.611    26.423    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.299    26.722 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__56/O
                         net (fo=1, routed)           0.670    27.391    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.971 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.971    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.085 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.085    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.199 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.199    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.313 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.313    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.541    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.655    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.769 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.769    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.004 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.694    29.698    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.299    29.997 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__57/O
                         net (fo=1, routed)           0.330    30.327    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.922 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.922    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.039    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.156    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.273    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.390    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.507    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.624 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.624    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.741    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    31.973 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.750    32.722    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.295    33.017 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__58/O
                         net (fo=1, routed)           0.330    33.347    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X7Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.927 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.927    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.041 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.041    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.155 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.155    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.269 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.269    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.383 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.383    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.497 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.497    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.611 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.611    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.725 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.725    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    34.960 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.793    35.753    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.299    36.052 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__59/O
                         net (fo=1, routed)           0.330    36.382    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.977 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.977    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.094    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.211    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.328    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.445    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.562 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.562    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.679 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.679    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.898 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    37.898    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[28]
    SLICE_X8Y98          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.498    13.388    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y98          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism              0.457    13.845    
                         clock uncertainty           -0.069    13.776    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.109    13.885    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -37.898    
  -------------------------------------------------------------------
                         slack                                -24.013    

Slack (VIOLATED) :        -24.000ns  (required time - arrival time)
  Source:                 shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        31.985ns  (logic 19.378ns (60.585%)  route 12.607ns (39.415%))
  Logic Levels:           98  (CARRY4=88 LUT1=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.667     5.900    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X9Y61          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     6.356 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.475     6.831    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[32]
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.955 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__50/O
                         net (fo=1, routed)           0.685     7.640    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.235 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.235    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.352    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.586    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.703    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.820    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.937    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.054    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.286 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.074    10.360    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y55         LUT1 (Prop_lut1_I0_O)        0.295    10.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__51/O
                         net (fo=1, routed)           0.526    11.180    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.760 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.760    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.874    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.988    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.102    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.330    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.558    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.793 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.840    13.633    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y73         LUT1 (Prop_lut1_I0_O)        0.299    13.932 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__52/O
                         net (fo=1, routed)           0.548    14.481    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.076 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.076    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.193 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.193    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.310 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.310    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.544 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.544    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.661 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    15.670    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.787    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.904    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.136 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.001    17.136    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.295    17.431 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__53/O
                         net (fo=1, routed)           0.482    17.913    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.493 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.493    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.607 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    18.617    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.731    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.845    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.959    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.073    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.187    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.301    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.536 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.867    20.402    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.299    20.701 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__54/O
                         net (fo=1, routed)           0.723    21.424    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.004 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.004    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.118 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    22.127    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.241 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.241    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.355 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.355    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.583 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.583    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.697 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.697    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.811 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.811    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.046 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.524    23.570    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X5Y81          LUT1 (Prop_lut1_I0_O)        0.299    23.869 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__55/O
                         net (fo=1, routed)           0.330    24.198    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.778 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.778    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.892    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.006    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.120    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.234    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.348 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.348    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.462 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.462    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.576 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.576    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    25.811 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.611    26.423    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.299    26.722 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__56/O
                         net (fo=1, routed)           0.670    27.391    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.971 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.971    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.085 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.085    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.199 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.199    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.313 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.313    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.541    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.655    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.769 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.769    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.004 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.694    29.698    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.299    29.997 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__57/O
                         net (fo=1, routed)           0.330    30.327    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.922 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.922    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.039    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.156    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.273    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.390    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.507    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.624 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.624    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.741    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    31.973 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.750    32.722    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.295    33.017 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__58/O
                         net (fo=1, routed)           0.330    33.347    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X7Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.927 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.927    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.041 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.041    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.155 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.155    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.269 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.269    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.383 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.383    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.497 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.497    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.611 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.611    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.725 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.725    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    34.960 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.793    35.753    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.299    36.052 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__59/O
                         net (fo=1, routed)           0.330    36.382    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.977 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.977    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.094    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.211    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.328    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.445    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.562 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.562    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.885 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    37.885    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[25]
    SLICE_X8Y97          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.498    13.388    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y97          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism              0.457    13.845    
                         clock uncertainty           -0.069    13.776    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.109    13.885    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -37.885    
  -------------------------------------------------------------------
                         slack                                -24.000    

Slack (VIOLATED) :        -23.992ns  (required time - arrival time)
  Source:                 shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        31.977ns  (logic 19.370ns (60.575%)  route 12.607ns (39.425%))
  Logic Levels:           98  (CARRY4=88 LUT1=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.667     5.900    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X9Y61          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     6.356 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.475     6.831    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[32]
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.955 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__50/O
                         net (fo=1, routed)           0.685     7.640    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.235 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.235    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.352    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.586    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.703    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.820    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.937    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.054    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.286 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.074    10.360    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y55         LUT1 (Prop_lut1_I0_O)        0.295    10.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__51/O
                         net (fo=1, routed)           0.526    11.180    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.760 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.760    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.874    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.988    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.102    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.330    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.558    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.793 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.840    13.633    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y73         LUT1 (Prop_lut1_I0_O)        0.299    13.932 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__52/O
                         net (fo=1, routed)           0.548    14.481    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.076 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.076    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.193 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.193    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.310 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.310    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.544 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.544    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.661 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    15.670    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.787    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.904    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.136 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.001    17.136    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.295    17.431 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__53/O
                         net (fo=1, routed)           0.482    17.913    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.493 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.493    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.607 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    18.617    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.731    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.845    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.959    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.073    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.187    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.301    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.536 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.867    20.402    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.299    20.701 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__54/O
                         net (fo=1, routed)           0.723    21.424    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.004 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.004    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.118 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    22.127    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.241 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.241    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.355 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.355    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.583 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.583    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.697 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.697    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.811 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.811    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.046 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.524    23.570    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X5Y81          LUT1 (Prop_lut1_I0_O)        0.299    23.869 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__55/O
                         net (fo=1, routed)           0.330    24.198    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.778 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.778    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.892    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.006    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.120    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.234    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.348 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.348    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.462 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.462    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.576 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.576    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    25.811 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.611    26.423    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.299    26.722 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__56/O
                         net (fo=1, routed)           0.670    27.391    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.971 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.971    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.085 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.085    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.199 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.199    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.313 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.313    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.541    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.655    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.769 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.769    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.004 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.694    29.698    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.299    29.997 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__57/O
                         net (fo=1, routed)           0.330    30.327    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.922 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.922    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.039    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.156    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.273    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.390    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.507    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.624 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.624    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.741    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    31.973 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.750    32.722    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.295    33.017 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__58/O
                         net (fo=1, routed)           0.330    33.347    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X7Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.927 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.927    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.041 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.041    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.155 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.155    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.269 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.269    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.383 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.383    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.497 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.497    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.611 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.611    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.725 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.725    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    34.960 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.793    35.753    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.299    36.052 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__59/O
                         net (fo=1, routed)           0.330    36.382    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.977 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.977    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.094    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.211    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.328    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.445    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.562 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.562    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    37.877 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    37.877    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[27]
    SLICE_X8Y97          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.498    13.388    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y97          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism              0.457    13.845    
                         clock uncertainty           -0.069    13.776    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.109    13.885    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -37.877    
  -------------------------------------------------------------------
                         slack                                -23.992    

Slack (VIOLATED) :        -23.916ns  (required time - arrival time)
  Source:                 shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        31.901ns  (logic 19.294ns (60.481%)  route 12.607ns (39.519%))
  Logic Levels:           98  (CARRY4=88 LUT1=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.667     5.900    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X9Y61          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     6.356 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.475     6.831    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[32]
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.955 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__50/O
                         net (fo=1, routed)           0.685     7.640    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.235 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.235    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.352    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.586    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.703    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.820    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.937    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.054    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.286 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.074    10.360    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y55         LUT1 (Prop_lut1_I0_O)        0.295    10.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__51/O
                         net (fo=1, routed)           0.526    11.180    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.760 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.760    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.874    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.988    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.102    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.330    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.558    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.793 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.840    13.633    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y73         LUT1 (Prop_lut1_I0_O)        0.299    13.932 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__52/O
                         net (fo=1, routed)           0.548    14.481    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.076 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.076    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.193 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.193    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.310 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.310    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.544 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.544    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.661 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    15.670    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.787    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.904    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.136 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.001    17.136    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.295    17.431 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__53/O
                         net (fo=1, routed)           0.482    17.913    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.493 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.493    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.607 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    18.617    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.731    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.845    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.959    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.073    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.187    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.301    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.536 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.867    20.402    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.299    20.701 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__54/O
                         net (fo=1, routed)           0.723    21.424    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.004 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.004    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.118 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    22.127    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.241 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.241    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.355 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.355    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.583 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.583    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.697 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.697    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.811 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.811    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.046 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.524    23.570    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X5Y81          LUT1 (Prop_lut1_I0_O)        0.299    23.869 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__55/O
                         net (fo=1, routed)           0.330    24.198    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.778 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.778    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.892    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.006    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.120    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.234    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.348 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.348    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.462 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.462    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.576 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.576    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    25.811 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.611    26.423    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.299    26.722 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__56/O
                         net (fo=1, routed)           0.670    27.391    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.971 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.971    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.085 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.085    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.199 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.199    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.313 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.313    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.541    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.655    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.769 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.769    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.004 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.694    29.698    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.299    29.997 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__57/O
                         net (fo=1, routed)           0.330    30.327    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.922 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.922    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.039    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.156    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.273    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.390    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.507    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.624 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.624    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.741    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    31.973 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.750    32.722    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.295    33.017 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__58/O
                         net (fo=1, routed)           0.330    33.347    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X7Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.927 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.927    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.041 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.041    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.155 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.155    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.269 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.269    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.383 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.383    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.497 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.497    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.611 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.611    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.725 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.725    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    34.960 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.793    35.753    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.299    36.052 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__59/O
                         net (fo=1, routed)           0.330    36.382    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.977 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.977    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.094    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.211    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.328    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.445    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.562 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.562    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.801 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    37.801    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[26]
    SLICE_X8Y97          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.498    13.388    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y97          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.457    13.845    
                         clock uncertainty           -0.069    13.776    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.109    13.885    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -37.801    
  -------------------------------------------------------------------
                         slack                                -23.916    

Slack (VIOLATED) :        -23.896ns  (required time - arrival time)
  Source:                 shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        31.881ns  (logic 19.274ns (60.457%)  route 12.607ns (39.543%))
  Logic Levels:           98  (CARRY4=88 LUT1=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.667     5.900    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X9Y61          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     6.356 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.475     6.831    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[32]
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.955 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__50/O
                         net (fo=1, routed)           0.685     7.640    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.235 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.235    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.352    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.586    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.703    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.820    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.937    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.054    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.286 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.074    10.360    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y55         LUT1 (Prop_lut1_I0_O)        0.295    10.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__51/O
                         net (fo=1, routed)           0.526    11.180    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.760 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.760    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.874    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.988    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.102    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.330    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.558    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.793 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.840    13.633    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y73         LUT1 (Prop_lut1_I0_O)        0.299    13.932 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__52/O
                         net (fo=1, routed)           0.548    14.481    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.076 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.076    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.193 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.193    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.310 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.310    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.544 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.544    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.661 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    15.670    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.787    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.904    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.136 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.001    17.136    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.295    17.431 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__53/O
                         net (fo=1, routed)           0.482    17.913    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.493 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.493    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.607 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    18.617    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.731    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.845    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.959    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.073    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.187    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.301    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.536 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.867    20.402    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.299    20.701 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__54/O
                         net (fo=1, routed)           0.723    21.424    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.004 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.004    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.118 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    22.127    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.241 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.241    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.355 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.355    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.583 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.583    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.697 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.697    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.811 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.811    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.046 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.524    23.570    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X5Y81          LUT1 (Prop_lut1_I0_O)        0.299    23.869 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__55/O
                         net (fo=1, routed)           0.330    24.198    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.778 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.778    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.892    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.006    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.120    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.234    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.348 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.348    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.462 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.462    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.576 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.576    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    25.811 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.611    26.423    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.299    26.722 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__56/O
                         net (fo=1, routed)           0.670    27.391    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.971 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.971    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.085 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.085    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.199 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.199    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.313 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.313    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.541    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.655    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.769 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.769    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.004 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.694    29.698    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.299    29.997 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__57/O
                         net (fo=1, routed)           0.330    30.327    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.922 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.922    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.039    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.156    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.273    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.390    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.507    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.624 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.624    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.741    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    31.973 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.750    32.722    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.295    33.017 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__58/O
                         net (fo=1, routed)           0.330    33.347    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X7Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.927 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.927    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.041 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.041    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.155 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.155    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.269 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.269    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.383 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.383    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.497 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.497    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.611 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.611    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.725 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.725    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    34.960 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.793    35.753    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.299    36.052 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__59/O
                         net (fo=1, routed)           0.330    36.382    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.977 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.977    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.094    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.211    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.328    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.445    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.562 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.562    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.781 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    37.781    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[24]
    SLICE_X8Y97          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.498    13.388    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y97          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.457    13.845    
                         clock uncertainty           -0.069    13.776    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.109    13.885    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         13.885    
                         arrival time                         -37.781    
  -------------------------------------------------------------------
                         slack                                -23.896    

Slack (VIOLATED) :        -23.884ns  (required time - arrival time)
  Source:                 shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        31.868ns  (logic 19.261ns (60.440%)  route 12.607ns (39.560%))
  Logic Levels:           97  (CARRY4=87 LUT1=10)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 13.387 - 8.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.667     5.900    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X9Y61          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456     6.356 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=35, routed)          0.475     6.831    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[32]
    SLICE_X9Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.955 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__50/O
                         net (fo=1, routed)           0.685     7.640    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X10Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.235 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.235    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.352 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.352    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.586 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.586    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.703 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.703    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.820 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.820    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.937 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.937    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.054 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.054    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.286 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.074    10.360    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y55         LUT1 (Prop_lut1_I0_O)        0.295    10.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[51].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__51/O
                         net (fo=1, routed)           0.526    11.180    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X11Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.760 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.760    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.874 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.874    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.988 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.988    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.102 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.102    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.216 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.216    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.330 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.330    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.444 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.558 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.558    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.793 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.840    13.633    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X10Y73         LUT1 (Prop_lut1_I0_O)        0.299    13.932 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[52].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__52/O
                         net (fo=1, routed)           0.548    14.481    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X8Y69          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.076 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.076    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.193 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.193    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.310 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.310    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.544 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.544    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.661 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    15.670    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.787 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.787    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.904 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.904    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.136 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          1.001    17.136    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X11Y72         LUT1 (Prop_lut1_I0_O)        0.295    17.431 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[53].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__53/O
                         net (fo=1, routed)           0.482    17.913    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.493 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.493    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.607 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    18.617    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.731 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.731    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.845 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.845    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.959 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.959    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.073 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.073    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.187 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.187    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.301 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.301    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.536 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.867    20.402    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.299    20.701 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[54].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__54/O
                         net (fo=1, routed)           0.723    21.424    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.004 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.004    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.118 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    22.127    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.241 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.241    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.355 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.355    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.469 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.469    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.583 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.583    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.697 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.697    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.811 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.811    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.046 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.524    23.570    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X5Y81          LUT1 (Prop_lut1_I0_O)        0.299    23.869 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[55].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__55/O
                         net (fo=1, routed)           0.330    24.198    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X5Y82          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.778 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.778    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.892 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.892    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.006 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.006    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.120    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.234    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.348 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.348    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.462 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.462    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.576 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    25.576    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    25.811 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.611    26.423    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.299    26.722 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[56].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__56/O
                         net (fo=1, routed)           0.670    27.391    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X9Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.971 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    27.971    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.085 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.085    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.199 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.199    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.313 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.313    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.427    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.541 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.541    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.655 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.655    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.769 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.769    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    29.004 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.694    29.698    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.299    29.997 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[57].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__57/O
                         net (fo=1, routed)           0.330    30.327    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X6Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.922 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    30.922    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.039    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.156    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.273    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.390    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.507    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.624 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.624    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.741    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    31.973 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.750    32.722    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.295    33.017 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[58].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__58/O
                         net (fo=1, routed)           0.330    33.347    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_1[0]
    SLICE_X7Y90          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    33.927 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.927    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.041 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.041    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.155 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.155    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.269 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.269    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X7Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.383 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.383    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X7Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.497 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.497    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.611 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.611    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.725 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.725    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    34.960 f  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.793    35.753    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[32]
    SLICE_X9Y92          LUT1 (Prop_lut1_I0_O)        0.299    36.052 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[59].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__59/O
                         net (fo=1, routed)           0.330    36.382    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b[0]
    SLICE_X8Y91          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    36.977 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.977    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.094    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.211    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.328    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.445    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.768 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    37.768    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[21]
    SLICE_X8Y96          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.497    13.387    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X8Y96          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.457    13.844    
                         clock uncertainty           -0.069    13.775    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.109    13.884    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[60].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                         -37.768    
  -------------------------------------------------------------------
                         slack                                -23.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.908%)  route 0.258ns (61.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.586     2.001    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y47          FDRE                                         r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.164     2.165 r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.258     2.423    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]_0[10]
    SLICE_X4Y50          FDRE                                         r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.853     2.394    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y50          FDRE                                         r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.125     2.269    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.087     2.356    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.312ns (72.180%)  route 0.120ns (27.820%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.555     1.970    shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y16         FDRE                                         r  shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_fdre_C_Q)         0.141     2.111 r  shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[25].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/Q
                         net (fo=2, routed)           0.120     2.231    shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[32]_0[29]
    SLICE_X21Y16         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     2.348 r  shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.348    shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_31
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.402 r  shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=35, routed)          0.000     2.402    shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/D[3]
    SLICE_X21Y17         FDRE                                         r  shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.822     2.363    shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X21Y17         FDRE                                         r  shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.130     2.233    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.102     2.335    shifted_P_apo_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.249ns (56.769%)  route 0.190ns (43.231%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.555     1.970    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X19Y30         FDRE                                         r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     2.111 r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=5, routed)           0.190     2.301    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[31]_1[19]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.045     2.346 r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux_i_1/O
                         net (fo=1, routed)           0.000     2.346    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[19]
    SLICE_X23Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.409 r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.409    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[19]
    SLICE_X23Y31         FDRE                                         r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.819     2.360    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y31         FDRE                                         r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.130     2.230    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.105     2.335    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 shifted_K_post_error_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.686%)  route 0.239ns (59.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.564     1.979    shifted_K_post_error_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/aclk
    SLICE_X28Y49         FDRE                                         r  shifted_K_post_error_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.164     2.143 r  shifted_K_post_error_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.239     2.382    shifted_K_post_error_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]_0[3]
    SLICE_X30Y55         FDRE                                         r  shifted_K_post_error_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.830     2.371    shifted_K_post_error_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y55         FDRE                                         r  shifted_K_post_error_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.125     2.246    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.060     2.306    shifted_K_post_error_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dac_ladder_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_ladder_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.270ns (56.012%)  route 0.212ns (43.988%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.552     1.967    dac_clk_1x
    SLICE_X21Y67         FDRE                                         r  dac_ladder_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         FDRE (Prop_fdre_C_Q)         0.141     2.108 r  dac_ladder_2_reg[19]/Q
                         net (fo=6, routed)           0.212     2.320    i_id/dac_ladder_2_reg[29][19]
    SLICE_X24Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.449 r  i_id/dac_ladder_out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.449    i_id_n_740
    SLICE_X24Y64         FDRE                                         r  dac_ladder_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.822     2.363    dac_clk_1x
    SLICE_X24Y64         FDRE                                         r  dac_ladder_out_reg[21]/C
                         clock pessimism             -0.130     2.233    
    SLICE_X24Y64         FDRE (Hold_fdre_C_D)         0.134     2.367    dac_ladder_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.256ns (57.351%)  route 0.190ns (42.649%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.558     1.973    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X19Y33         FDRE                                         r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     2.114 r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=5, routed)           0.190     2.305    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[31]_1[24]
    SLICE_X23Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.350 r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_i_1/O
                         net (fo=1, routed)           0.000     2.350    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[24]
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.420 r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.420    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[24]
    SLICE_X23Y33         FDRE                                         r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.821     2.362    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y33         FDRE                                         r  P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism             -0.130     2.232    
    SLICE_X23Y33         FDRE (Hold_fdre_C_D)         0.105     2.337    P_apri_est_R_P_apri_est_2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.150%)  route 0.272ns (65.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.566     1.981    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X9Y45          FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     2.122 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.272     2.394    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[22]_0[10]
    SLICE_X10Y52         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.834     2.375    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X10Y52         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.125     2.250    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.060     2.310    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.968%)  route 0.274ns (66.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.582     1.997    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X2Y58          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.141     2.138 r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[32]/Q
                         net (fo=1, routed)           0.274     2.412    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[49]_0[32]
    SLICE_X0Y49          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.852     2.393    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/aclk
    SLICE_X0Y49          FDRE                                         r  shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[32]/C
                         clock pessimism             -0.125     2.268    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.060     2.328    shifted_K_post_error/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rst_th_p_1st_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_ladder_pre_vth_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.505%)  route 0.252ns (57.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.560     1.975    dac_clk_1x
    SLICE_X19Y58         FDRE                                         r  rst_th_p_1st_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  rst_th_p_1st_int_reg[13]/Q
                         net (fo=3, routed)           0.252     2.368    rst_th_p_1st_int[13]
    SLICE_X23Y59         LUT5 (Prop_lut5_I0_O)        0.045     2.413 r  dac_ladder_pre_vth[13]_i_1/O
                         net (fo=1, routed)           0.000     2.413    dac_ladder_pre_vth[13]_i_1_n_0
    SLICE_X23Y59         FDRE                                         r  dac_ladder_pre_vth_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.826     2.367    dac_clk_1x
    SLICE_X23Y59         FDRE                                         r  dac_ladder_pre_vth_reg[13]/C
                         clock pessimism             -0.130     2.237    
    SLICE_X23Y59         FDRE (Hold_fdre_C_D)         0.091     2.328    dac_ladder_pre_vth_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.725%)  route 0.290ns (67.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.561     1.976    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y53         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=5, routed)           0.290     2.407    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[24]
    SLICE_X17Y42         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.830     2.371    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X17Y42         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism             -0.125     2.246    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.075     2.321    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y68    step_array_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y68    step_array_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y68    step_array_reg_0_255_11_11/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y68    step_array_reg_0_255_11_11/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y69    step_array_reg_0_255_12_12/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y69    step_array_reg_0_255_12_12/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y69    step_array_reg_0_255_12_12/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y69    step_array_reg_0_255_12_12/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y60    step_array_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y60    step_array_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y67    step_array_reg_256_511_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y67    step_array_reg_256_511_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y67    step_array_reg_256_511_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X32Y67    step_array_reg_256_511_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y67    step_array_reg_256_511_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y67    step_array_reg_256_511_9_9/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y67    step_array_reg_256_511_9_9/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y67    step_array_reg_256_511_9_9/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y60    step_array_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         4.000       2.750      SLICE_X42Y60    step_array_reg_0_255_0_0/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :          224  Failing Endpoints,  Worst Slack       -1.267ns,  Total Violation      -99.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 1.186ns (19.114%)  route 5.019ns (80.886%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.666     2.974    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y87          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=18, routed)          0.693     4.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.150     4.273 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           1.605     5.878    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awvalid
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.332     6.210 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          1.288     7.498    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          1.433     9.055    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.124     9.179 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1/O
                         net (fo=1, routed)           0.000     9.179    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_5_out_1
    SLICE_X6Y60          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.494     7.686    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X6Y60          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.230     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X6Y60          FDRE (Setup_fdre_C_D)        0.079     7.912    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.234ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.186ns (19.221%)  route 4.984ns (80.779%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.666     2.974    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y87          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=18, routed)          0.693     4.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.150     4.273 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           1.605     5.878    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awvalid
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.332     6.210 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          1.288     7.498    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          1.399     9.020    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I2_O)        0.124     9.144 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1/O
                         net (fo=1, routed)           0.000     9.144    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_11_out
    SLICE_X6Y60          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.494     7.686    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X6Y60          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/C
                         clock pessimism              0.230     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X6Y60          FDRE (Setup_fdre_C_D)        0.077     7.910    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 -1.234    

Slack (VIOLATED) :        -1.218ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.186ns (19.259%)  route 4.972ns (80.741%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.666     2.974    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y87          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=18, routed)          0.693     4.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.150     4.273 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           1.605     5.878    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awvalid
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.332     6.210 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          1.288     7.498    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          1.387     9.008    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.132 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1/O
                         net (fo=1, routed)           0.000     9.132    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1_n_0
    SLICE_X6Y60          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.494     7.686    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X6Y60          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]/C
                         clock pessimism              0.230     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X6Y60          FDRE (Setup_fdre_C_D)        0.081     7.914    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]
  -------------------------------------------------------------------
                         required time                          7.914    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 -1.218    

Slack (VIOLATED) :        -1.170ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.186ns (19.575%)  route 4.873ns (80.425%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.666     2.974    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y87          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=18, routed)          0.693     4.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.150     4.273 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           1.605     5.878    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awvalid
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.332     6.210 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          1.288     7.498    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          1.287     8.909    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.124     9.033 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=1, routed)           0.000     9.033    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_n_0
    SLICE_X9Y63          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.492     7.684    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y63          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X9Y63          FDRE (Setup_fdre_C_D)        0.032     7.863    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]
  -------------------------------------------------------------------
                         required time                          7.863    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                 -1.170    

Slack (VIOLATED) :        -1.168ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 1.186ns (19.585%)  route 4.870ns (80.415%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.666     2.974    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y87          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=18, routed)          0.693     4.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.150     4.273 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           1.605     5.878    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awvalid
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.332     6.210 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          1.288     7.498    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          1.284     8.906    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I2_O)        0.124     9.030 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     9.030    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_7_out
    SLICE_X9Y63          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.492     7.684    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y63          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.230     7.914    
                         clock uncertainty           -0.083     7.831    
    SLICE_X9Y63          FDRE (Setup_fdre_C_D)        0.031     7.862    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 -1.168    

Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.186ns (19.664%)  route 4.845ns (80.336%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 7.728 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.666     2.974    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y87          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=18, routed)          0.693     4.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.150     4.273 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           1.605     5.878    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awvalid
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.332     6.210 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          1.288     7.498    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          1.260     8.881    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     9.005 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1/O
                         net (fo=1, routed)           0.000     9.005    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.536     7.728    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X5Y63          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]/C
                         clock pessimism              0.230     7.958    
                         clock uncertainty           -0.083     7.875    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)        0.031     7.906    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.095ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 1.186ns (19.838%)  route 4.792ns (80.162%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.666     2.974    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y87          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=18, routed)          0.693     4.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.150     4.273 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           1.605     5.878    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awvalid
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.332     6.210 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          1.288     7.498    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          1.207     8.828    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.124     8.952 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1/O
                         net (fo=1, routed)           0.000     8.952    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_12_out
    SLICE_X7Y66          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.489     7.681    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X7Y66          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
                         clock pessimism              0.230     7.911    
                         clock uncertainty           -0.083     7.828    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.029     7.857    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 -1.095    

Slack (VIOLATED) :        -1.095ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 1.186ns (19.831%)  route 4.794ns (80.169%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.666     2.974    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y87          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=18, routed)          0.693     4.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.150     4.273 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           1.605     5.878    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awvalid
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.332     6.210 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          1.288     7.498    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          1.209     8.830    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.124     8.954 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1/O
                         net (fo=1, routed)           0.000     8.954    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0
    SLICE_X7Y66          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.489     7.681    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X7Y66          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/C
                         clock pessimism              0.230     7.911    
                         clock uncertainty           -0.083     7.828    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)        0.031     7.859    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 -1.095    

Slack (VIOLATED) :        -1.080ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 1.443ns (24.495%)  route 4.448ns (75.505%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 7.731 - 5.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.656     2.964    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y71         FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDSE (Prop_fdse_C_Q)         0.518     3.482 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2/Q
                         net (fo=8, routed)           0.979     4.461    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2_n_0
    SLICE_X12Y73         LUT3 (Prop_lut3_I1_O)        0.148     4.609 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0/O
                         net (fo=2, routed)           0.600     5.209    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4__0_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I2_O)        0.328     5.537 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2/O
                         net (fo=7, routed)           0.614     6.151    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read_reg[3]_rep__2
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.117     6.268 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/cnt_read[3]_i_2/O
                         net (fo=8, routed)           0.822     7.090    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X10Y74         LUT4 (Prop_lut4_I2_O)        0.332     7.422 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__2/O
                         net (fo=3, routed)           1.433     8.855    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__2_n_0
    SLICE_X3Y60          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.539     7.731    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X3Y60          FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/C
                         clock pessimism              0.230     7.961    
                         clock uncertainty           -0.083     7.878    
    SLICE_X3Y60          FDSE (Setup_fdse_C_D)       -0.103     7.775    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                          7.775    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 -1.080    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.186ns (19.905%)  route 4.772ns (80.095%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 7.673 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.666     2.974    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X7Y87          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     3.430 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=18, routed)          0.693     4.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.150     4.273 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           1.605     5.878    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awvalid
    SLICE_X6Y59          LUT5 (Prop_lut5_I3_O)        0.332     6.210 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=27, routed)          1.288     7.498    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.622 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          1.187     8.808    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I1_O)        0.124     8.932 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i[6]_i_1/O
                         net (fo=1, routed)           0.000     8.932    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_out
    SLICE_X7Y76          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         1.481     7.673    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X7Y76          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C
                         clock pessimism              0.265     7.938    
                         clock uncertainty           -0.083     7.855    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)        0.031     7.886    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -1.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/processing_system7/inst/PS7_i/MAXIGP1RDATA[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.411%)  route 0.217ns (60.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.586     0.927    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.217     1.284    ps/system_i/processing_system7/inst/M_AXI_GP1_RDATA[10]
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1RDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.892     1.262    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                         clock pessimism             -0.029     1.233    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP1ACLK_MAXIGP1RDATA[10])
                                                      0.000     1.233    ps/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.581     0.922    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.110     1.173    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X0Y53          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y53          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.285     0.935    
    SLICE_X0Y53          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.118    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.272%)  route 0.244ns (56.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X2Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.244     1.308    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.353 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__2/O
                         net (fo=1, routed)           0.000     1.353    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[10]_i_1__2_n_0
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.192ns (41.199%)  route 0.274ns (58.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[32]/Q
                         net (fo=1, routed)           0.274     1.339    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[32]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.051     1.390 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[32]_i_1__1/O
                         net (fo=1, routed)           0.000     1.390    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[32]_i_1__1_n_0
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[32]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/processing_system7/inst/PS7_i/MAXIGP1RDATA[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.907%)  route 0.219ns (63.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.586     0.927    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.219     1.273    ps/system_i/processing_system7/inst/M_AXI_GP1_RDATA[9]
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1RDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.892     1.262    ps/system_i/processing_system7/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ps/system_i/processing_system7/inst/PS7_i/MAXIGP1ACLK
                         clock pessimism             -0.029     1.233    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP1ACLK_MAXIGP1RDATA[9])
                                                     -0.054     1.179    ps/system_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.770%)  route 0.406ns (74.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.406     1.470    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y55          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y55          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.029     1.191    
    SLICE_X0Y55          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.374    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.520%)  route 0.176ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.176     1.240    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.263     0.957    
    SLICE_X0Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.140    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.936%)  route 0.346ns (71.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.581     0.922    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y36          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.346     1.409    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X0Y53          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y53          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.029     1.191    
    SLICE_X0Y53          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.306    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.545%)  route 0.284ns (60.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X2Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.284     1.349    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.394 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.394    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[7]_i_1__2_n_0
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.889%)  route 0.347ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.347     1.411    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=835, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.029     1.191    
    SLICE_X0Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.300    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X14Y67   ps/system_i/xadc/inst/AXI_XADC_CORE_I/do_reg_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X13Y64   ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X16Y49   ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_d2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X15Y49   ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_rd_ack_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X19Y64   ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X19Y64   ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_d2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X18Y64   ps/system_i/xadc/inst/AXI_XADC_CORE_I/drdy_wr_ack_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X19Y66   ps/system_i/xadc/inst/AXI_XADC_CORE_I/dwe_d1_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y46    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y46    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y57    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y58    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y57    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y58    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y46    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y46    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y45    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.026ns,  Total Violation        0.000ns
Hold  :           14  Failing Endpoints,  Worst Slack       -2.162ns,  Total Violation      -29.809ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 adc_dat_i[1][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.401ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y18                                               0.000     3.400 r  adc_dat_i[1][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][15]
    Y18                  IBUF (Prop_ibuf_I_O)         0.401     3.801 r  adc_dat_raw_reg[1][13]_i_1/O
                         net (fo=1, routed)           0.000     3.801    adc_dat_raw_reg[1][13]_i_1_n_0
    ILOGIC_X0Y16         FDRE                                         r  adc_dat_raw_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.580     9.995    adc_clk
    ILOGIC_X0Y16         FDRE                                         r  adc_dat_raw_reg[1][13]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y16         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[1][13]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 adc_dat_i[1][11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 9.993 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W20                                               0.000     3.400 r  adc_dat_i[1][11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][11]
    W20                  IBUF (Prop_ibuf_I_O)         0.395     3.795 r  adc_dat_raw_reg[1][9]_i_1/O
                         net (fo=1, routed)           0.000     3.795    adc_dat_raw_reg[1][9]_i_1_n_0
    ILOGIC_X0Y17         FDRE                                         r  adc_dat_raw_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.578     9.993    adc_clk
    ILOGIC_X0Y17         FDRE                                         r  adc_dat_raw_reg[1][9]/C
                         clock pessimism              0.000     9.993    
                         clock uncertainty           -0.166     9.827    
    ILOGIC_X0Y17         FDRE (Setup_fdre_C_D)       -0.002     9.825    adc_dat_raw_reg[1][9]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 adc_dat_i[1][6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.400ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 9.999 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R19                                               0.000     3.400 r  adc_dat_i[1][6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][6]
    R19                  IBUF (Prop_ibuf_I_O)         0.400     3.800 r  adc_dat_raw_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.000     3.800    adc_dat_raw_reg[1][4]_i_1_n_0
    ILOGIC_X0Y49         FDRE                                         r  adc_dat_raw_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.584     9.999    adc_clk
    ILOGIC_X0Y49         FDRE                                         r  adc_dat_raw_reg[1][4]/C
                         clock pessimism              0.000     9.999    
                         clock uncertainty           -0.166     9.833    
    ILOGIC_X0Y49         FDRE (Setup_fdre_C_D)       -0.002     9.831    adc_dat_raw_reg[1][4]
  -------------------------------------------------------------------
                         required time                          9.831    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 adc_dat_i[1][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 9.998 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    N17                                               0.000     3.400 r  adc_dat_i[1][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][5]
    N17                  IBUF (Prop_ibuf_I_O)         0.398     3.798 r  adc_dat_raw_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.000     3.798    adc_dat_raw_reg[1][3]_i_1_n_0
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.583     9.998    adc_clk
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/C
                         clock pessimism              0.000     9.998    
                         clock uncertainty           -0.166     9.832    
    ILOGIC_X0Y4          FDRE (Setup_fdre_C_D)       -0.002     9.830    adc_dat_raw_reg[1][3]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 adc_dat_i[1][10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 9.993 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V20                                               0.000     3.400 r  adc_dat_i[1][10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][10]
    V20                  IBUF (Prop_ibuf_I_O)         0.393     3.793 r  adc_dat_raw_reg[1][8]_i_1/O
                         net (fo=1, routed)           0.000     3.793    adc_dat_raw_reg[1][8]_i_1_n_0
    ILOGIC_X0Y18         FDRE                                         r  adc_dat_raw_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.578     9.993    adc_clk
    ILOGIC_X0Y18         FDRE                                         r  adc_dat_raw_reg[1][8]/C
                         clock pessimism              0.000     9.993    
                         clock uncertainty           -0.166     9.827    
    ILOGIC_X0Y18         FDRE (Setup_fdre_C_D)       -0.002     9.825    adc_dat_raw_reg[1][8]
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 adc_dat_i[1][13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 9.995 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y19                                               0.000     3.400 r  adc_dat_i[1][13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][13]
    Y19                  IBUF (Prop_ibuf_I_O)         0.394     3.794 r  adc_dat_raw_reg[1][11]_i_1/O
                         net (fo=1, routed)           0.000     3.794    adc_dat_raw_reg[1][11]_i_1_n_0
    ILOGIC_X0Y15         FDRE                                         r  adc_dat_raw_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.580     9.995    adc_clk
    ILOGIC_X0Y15         FDRE                                         r  adc_dat_raw_reg[1][11]/C
                         clock pessimism              0.000     9.995    
                         clock uncertainty           -0.166     9.829    
    ILOGIC_X0Y15         FDRE (Setup_fdre_C_D)       -0.002     9.827    adc_dat_raw_reg[1][11]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 adc_dat_i[1][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.385ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T20                                               0.000     3.400 r  adc_dat_i[1][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][7]
    T20                  IBUF (Prop_ibuf_I_O)         0.385     3.785 r  adc_dat_raw_reg[1][5]_i_1/O
                         net (fo=1, routed)           0.000     3.785    adc_dat_raw_reg[1][5]_i_1_n_0
    ILOGIC_X0Y20         FDRE                                         r  adc_dat_raw_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.576     9.991    adc_clk
    ILOGIC_X0Y20         FDRE                                         r  adc_dat_raw_reg[1][5]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y20         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_raw_reg[1][5]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 adc_dat_i[1][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 9.998 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P18                                               0.000     3.400 r  adc_dat_i[1][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][4]
    P18                  IBUF (Prop_ibuf_I_O)         0.390     3.790 r  adc_dat_raw_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.000     3.790    adc_dat_raw_reg[1][2]_i_1_n_0
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.583     9.998    adc_clk
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/C
                         clock pessimism              0.000     9.998    
                         clock uncertainty           -0.166     9.832    
    ILOGIC_X0Y3          FDRE (Setup_fdre_C_D)       -0.002     9.830    adc_dat_raw_reg[1][2]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 adc_dat_i[1][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.381ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 9.991 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 r  adc_dat_i[1][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][9]
    U20                  IBUF (Prop_ibuf_I_O)         0.381     3.781 r  adc_dat_raw_reg[1][7]_i_1/O
                         net (fo=1, routed)           0.000     3.781    adc_dat_raw_reg[1][7]_i_1_n_0
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.576     9.991    adc_clk
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/C
                         clock pessimism              0.000     9.991    
                         clock uncertainty           -0.166     9.825    
    ILOGIC_X0Y19         FDRE (Setup_fdre_C_D)       -0.002     9.823    adc_dat_raw_reg[1][7]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -3.781    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 adc_dat_i[1][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.376ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.997 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 r  adc_dat_i[1][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][14]
    W18                  IBUF (Prop_ibuf_I_O)         0.376     3.776 r  adc_dat_raw_reg[1][12]_i_1/O
                         net (fo=1, routed)           0.000     3.776    adc_dat_raw_reg[1][12]_i_1_n_0
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.582     9.997    adc_clk
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/C
                         clock pessimism              0.000     9.997    
                         clock uncertainty           -0.166     9.831    
    ILOGIC_X0Y6          FDRE (Setup_fdre_C_D)       -0.002     9.829    adc_dat_raw_reg[1][12]
  -------------------------------------------------------------------
                         required time                          9.829    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  6.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.162ns  (arrival time - required time)
  Source:                 adc_dat_i[1][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_i[1][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_raw_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.000     4.205    adc_dat_raw_reg[1][1]_i_1_n_0
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.777     6.011    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.153ns  (arrival time - required time)
  Source:                 adc_dat_i[1][2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.811ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R18                                               0.000     3.400 r  adc_dat_i[1][2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][2]
    R18                  IBUF (Prop_ibuf_I_O)         0.811     4.211 r  adc_dat_raw_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000     4.211    adc_dat_raw_reg[1][0]_i_1_n_0
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_raw_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.773     6.007    adc_clk
    ILOGIC_X0Y9          FDRE                                         r  adc_dat_raw_reg[1][0]/C
                         clock pessimism              0.000     6.007    
                         clock uncertainty            0.166     6.172    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.191     6.363    adc_dat_raw_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -6.363    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                 -2.153    

Slack (VIOLATED) :        -2.151ns  (arrival time - required time)
  Source:                 adc_dat_i[1][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.816ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 r  adc_dat_i[1][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][8]
    T19                  IBUF (Prop_ibuf_I_O)         0.816     4.216 r  adc_dat_raw_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.000     4.216    adc_dat_raw_reg[1][6]_i_1_n_0
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_raw_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.777     6.011    adc_clk
    ILOGIC_X0Y0          FDRE                                         r  adc_dat_raw_reg[1][6]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y0          FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.141ns  (arrival time - required time)
  Source:                 adc_dat_i[1][12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W19                                               0.000     3.400 r  adc_dat_i[1][12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][12]
    W19                  IBUF (Prop_ibuf_I_O)         0.823     4.223 r  adc_dat_raw_reg[1][10]_i_1/O
                         net (fo=1, routed)           0.000     4.223    adc_dat_raw_reg[1][10]_i_1_n_0
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_raw_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.774     6.008    adc_clk
    ILOGIC_X0Y5          FDRE                                         r  adc_dat_raw_reg[1][10]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y5          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_raw_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.140ns  (arrival time - required time)
  Source:                 adc_dat_i[1][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.824ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 r  adc_dat_i[1][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][14]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     4.224 r  adc_dat_raw_reg[1][12]_i_1/O
                         net (fo=1, routed)           0.000     4.224    adc_dat_raw_reg[1][12]_i_1_n_0
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.774     6.008    adc_clk
    ILOGIC_X0Y6          FDRE                                         r  adc_dat_raw_reg[1][12]/C
                         clock pessimism              0.000     6.008    
                         clock uncertainty            0.166     6.173    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.191     6.364    adc_dat_raw_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -6.364    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.128ns  (arrival time - required time)
  Source:                 adc_dat_i[1][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.838ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P18                                               0.000     3.400 r  adc_dat_i[1][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][4]
    P18                  IBUF (Prop_ibuf_I_O)         0.838     4.238 r  adc_dat_raw_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.000     4.238    adc_dat_raw_reg[1][2]_i_1_n_0
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.776     6.010    adc_clk
    ILOGIC_X0Y3          FDRE                                         r  adc_dat_raw_reg[1][2]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_raw_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                 -2.128    

Slack (VIOLATED) :        -2.122ns  (arrival time - required time)
  Source:                 adc_dat_i[1][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 r  adc_dat_i[1][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][9]
    U20                  IBUF (Prop_ibuf_I_O)         0.830     4.230 r  adc_dat_raw_reg[1][7]_i_1/O
                         net (fo=1, routed)           0.000     4.230    adc_dat_raw_reg[1][7]_i_1_n_0
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.762     5.996    adc_clk
    ILOGIC_X0Y19         FDRE                                         r  adc_dat_raw_reg[1][7]/C
                         clock pessimism              0.000     5.996    
                         clock uncertainty            0.166     6.161    
    ILOGIC_X0Y19         FDRE (Hold_fdre_C_D)         0.191     6.352    adc_dat_raw_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -6.352    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                 -2.122    

Slack (VIOLATED) :        -2.119ns  (arrival time - required time)
  Source:                 adc_dat_i[1][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.847ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    N17                                               0.000     3.400 r  adc_dat_i[1][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][5]
    N17                  IBUF (Prop_ibuf_I_O)         0.847     4.247 r  adc_dat_raw_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.000     4.247    adc_dat_raw_reg[1][3]_i_1_n_0
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.776     6.010    adc_clk
    ILOGIC_X0Y4          FDRE                                         r  adc_dat_raw_reg[1][3]/C
                         clock pessimism              0.000     6.010    
                         clock uncertainty            0.166     6.175    
    ILOGIC_X0Y4          FDRE (Hold_fdre_C_D)         0.191     6.366    adc_dat_raw_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -6.366    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.119ns  (arrival time - required time)
  Source:                 adc_dat_i[1][6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.849ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R19                                               0.000     3.400 r  adc_dat_i[1][6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][6]
    R19                  IBUF (Prop_ibuf_I_O)         0.849     4.249 r  adc_dat_raw_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.000     4.249    adc_dat_raw_reg[1][4]_i_1_n_0
    ILOGIC_X0Y49         FDRE                                         r  adc_dat_raw_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.777     6.011    adc_clk
    ILOGIC_X0Y49         FDRE                                         r  adc_dat_raw_reg[1][4]/C
                         clock pessimism              0.000     6.011    
                         clock uncertainty            0.166     6.176    
    ILOGIC_X0Y49         FDRE (Hold_fdre_C_D)         0.191     6.367    adc_dat_raw_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -6.367    
                         arrival time                           4.249    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.118ns  (arrival time - required time)
  Source:                 adc_dat_i[1][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.834ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T20                                               0.000     3.400 r  adc_dat_i[1][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][7]
    T20                  IBUF (Prop_ibuf_I_O)         0.834     4.234 r  adc_dat_raw_reg[1][5]_i_1/O
                         net (fo=1, routed)           0.000     4.234    adc_dat_raw_reg[1][5]_i_1_n_0
    ILOGIC_X0Y20         FDRE                                         r  adc_dat_raw_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.762     5.996    adc_clk
    ILOGIC_X0Y20         FDRE                                         r  adc_dat_raw_reg[1][5]/C
                         clock pessimism              0.000     5.996    
                         clock uncertainty            0.166     6.161    
    ILOGIC_X0Y20         FDRE (Hold_fdre_C_D)         0.191     6.352    adc_dat_raw_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -6.352    
                         arrival time                           4.234    
  -------------------------------------------------------------------
                         slack                                 -2.118    





---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 dac_ladder_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 1.607ns (23.114%)  route 5.345ns (76.886%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 13.395 - 8.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.742     5.975    dac_clk_1x
    SLICE_X39Y98         FDRE                                         r  dac_ladder_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_ladder_reg[12]/Q
                         net (fo=83, routed)          3.380     9.811    ps/axi_slave_gp0/dac_ladder_reg[31][11]
    SLICE_X35Y29         LUT5 (Prop_lut5_I0_O)        0.124     9.935 r  ps/axi_slave_gp0/sys_rdata[12]_i_19/O
                         net (fo=1, routed)           0.000     9.935    ps/axi_slave_gp0/sys_rdata[12]_i_19_n_0
    SLICE_X35Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    10.152 r  ps/axi_slave_gp0/sys_rdata_reg[12]_i_9/O
                         net (fo=1, routed)           1.138    11.290    ps/axi_slave_gp0/sys_rdata_reg[12]_i_9_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I5_O)        0.299    11.589 r  ps/axi_slave_gp0/sys_rdata[12]_i_4/O
                         net (fo=1, routed)           0.000    11.589    ps/axi_slave_gp0/sys_rdata[12]_i_4_n_0
    SLICE_X19Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    11.801 r  ps/axi_slave_gp0/sys_rdata_reg[12]_i_2/O
                         net (fo=1, routed)           0.827    12.629    ps/axi_slave_gp0/sys_rdata_reg[12]_i_2_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I1_O)        0.299    12.928 r  ps/axi_slave_gp0/sys_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    12.928    i_id/rd_araddr_reg[0]_18
    SLICE_X11Y39         FDRE                                         r  i_id/sys_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.505    13.395    i_id/adc_clk
    SLICE_X11Y39         FDRE                                         r  i_id/sys_rdata_reg[12]/C
                         clock pessimism              0.173    13.569    
                         clock uncertainty           -0.189    13.380    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.031    13.411    i_id/sys_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 dac_ladder_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.607ns (23.223%)  route 5.313ns (76.777%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 13.392 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.664     5.897    dac_clk_1x
    SLICE_X19Y99         FDRE                                         r  dac_ladder_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.456     6.353 r  dac_ladder_reg[6]/Q
                         net (fo=53, routed)          3.519     9.872    ps/axi_slave_gp0/dac_ladder_reg[31][5]
    SLICE_X29Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.996 r  ps/axi_slave_gp0/sys_rdata[6]_i_19/O
                         net (fo=1, routed)           0.000     9.996    ps/axi_slave_gp0/sys_rdata[6]_i_19_n_0
    SLICE_X29Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    10.213 r  ps/axi_slave_gp0/sys_rdata_reg[6]_i_9/O
                         net (fo=1, routed)           1.361    11.573    ps/axi_slave_gp0/sys_rdata_reg[6]_i_9_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.299    11.872 r  ps/axi_slave_gp0/sys_rdata[6]_i_4/O
                         net (fo=1, routed)           0.000    11.872    ps/axi_slave_gp0/sys_rdata[6]_i_4_n_0
    SLICE_X15Y47         MUXF7 (Prop_muxf7_I0_O)      0.212    12.084 r  ps/axi_slave_gp0/sys_rdata_reg[6]_i_2/O
                         net (fo=1, routed)           0.433    12.518    ps/axi_slave_gp0/sys_rdata_reg[6]_i_2_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.299    12.817 r  ps/axi_slave_gp0/sys_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    12.817    i_id/rd_araddr_reg[0]_24
    SLICE_X15Y47         FDRE                                         r  i_id/sys_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.502    13.392    i_id/adc_clk
    SLICE_X15Y47         FDRE                                         r  i_id/sys_rdata_reg[6]/C
                         clock pessimism              0.173    13.566    
                         clock uncertainty           -0.189    13.377    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.031    13.408    i_id/sys_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.408    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 1.739ns (25.767%)  route 5.010ns (74.233%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 13.396 - 8.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.678     5.911    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X7Y38          FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     6.367 f  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=50, routed)          2.560     8.927    ps/axi_slave_gp0/m_axis_dout_tdata[8]
    SLICE_X16Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.051 r  ps/axi_slave_gp0/sys_rdata[8]_i_24/O
                         net (fo=1, routed)           0.000     9.051    ps/axi_slave_gp0/sys_rdata[8]_i_24_n_0
    SLICE_X16Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     9.260 r  ps/axi_slave_gp0/sys_rdata_reg[8]_i_21/O
                         net (fo=1, routed)           0.000     9.260    ps/axi_slave_gp0/sys_rdata_reg[8]_i_21_n_0
    SLICE_X16Y76         MUXF8 (Prop_muxf8_I1_O)      0.088     9.348 r  ps/axi_slave_gp0/sys_rdata_reg[8]_i_10/O
                         net (fo=1, routed)           1.503    10.852    ps/axi_slave_gp0/sys_rdata_reg[8]_i_10_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I0_O)        0.319    11.171 r  ps/axi_slave_gp0/sys_rdata[8]_i_5/O
                         net (fo=1, routed)           0.000    11.171    ps/axi_slave_gp0/sys_rdata[8]_i_5_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    11.416 r  ps/axi_slave_gp0/sys_rdata_reg[8]_i_2/O
                         net (fo=1, routed)           0.946    12.362    ps/axi_slave_gp0/sys_rdata_reg[8]_i_2_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.298    12.660 r  ps/axi_slave_gp0/sys_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    12.660    i_id/rd_araddr_reg[0]_22
    SLICE_X7Y46          FDRE                                         r  i_id/sys_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.506    13.396    i_id/adc_clk
    SLICE_X7Y46          FDRE                                         r  i_id/sys_rdata_reg[8]/C
                         clock pessimism              0.173    13.570    
                         clock uncertainty           -0.189    13.381    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.031    13.412    i_id/sys_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.412    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 dac_ladder_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 1.634ns (24.252%)  route 5.103ns (75.748%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.664     5.897    dac_clk_1x
    SLICE_X29Y99         FDRE                                         r  dac_ladder_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.456     6.353 r  dac_ladder_reg[1]/Q
                         net (fo=26, routed)          3.714    10.068    ps/axi_slave_gp0/dac_ladder_reg[31][0]
    SLICE_X25Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.192 r  ps/axi_slave_gp0/sys_rdata[1]_i_21/O
                         net (fo=1, routed)           0.000    10.192    ps/axi_slave_gp0/sys_rdata[1]_i_21_n_0
    SLICE_X25Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    10.437 r  ps/axi_slave_gp0/sys_rdata_reg[1]_i_9/O
                         net (fo=1, routed)           0.933    11.370    ps/axi_slave_gp0/sys_rdata_reg[1]_i_9_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I5_O)        0.298    11.668 r  ps/axi_slave_gp0/sys_rdata[1]_i_4/O
                         net (fo=1, routed)           0.000    11.668    ps/axi_slave_gp0/sys_rdata[1]_i_4_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    11.880 r  ps/axi_slave_gp0/sys_rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.456    12.336    ps/axi_slave_gp0/sys_rdata_reg[1]_i_2_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I1_O)        0.299    12.635 r  ps/axi_slave_gp0/sys_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    12.635    i_id/rd_araddr_reg[0]_29
    SLICE_X9Y51          FDRE                                         r  i_id/sys_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.498    13.388    i_id/adc_clk
    SLICE_X9Y51          FDRE                                         r  i_id/sys_rdata_reg[1]/C
                         clock pessimism              0.173    13.561    
                         clock uncertainty           -0.189    13.372    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.031    13.403    i_id/sys_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 1.712ns (25.739%)  route 4.939ns (74.261%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.723     5.956    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y35          FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     6.412 f  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=50, routed)          2.884     9.296    ps/axi_slave_gp0/m_axis_dout_tdata[11]
    SLICE_X28Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.420 r  ps/axi_slave_gp0/sys_rdata[11]_i_24/O
                         net (fo=1, routed)           0.000     9.420    ps/axi_slave_gp0/sys_rdata[11]_i_24_n_0
    SLICE_X28Y77         MUXF7 (Prop_muxf7_I0_O)      0.209     9.629 r  ps/axi_slave_gp0/sys_rdata_reg[11]_i_21/O
                         net (fo=1, routed)           0.000     9.629    ps/axi_slave_gp0/sys_rdata_reg[11]_i_21_n_0
    SLICE_X28Y77         MUXF8 (Prop_muxf8_I1_O)      0.088     9.717 r  ps/axi_slave_gp0/sys_rdata_reg[11]_i_10/O
                         net (fo=1, routed)           1.398    11.115    ps/axi_slave_gp0/sys_rdata_reg[11]_i_10_n_0
    SLICE_X21Y55         LUT6 (Prop_lut6_I0_O)        0.319    11.434 r  ps/axi_slave_gp0/sys_rdata[11]_i_5/O
                         net (fo=1, routed)           0.000    11.434    ps/axi_slave_gp0/sys_rdata[11]_i_5_n_0
    SLICE_X21Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    11.651 r  ps/axi_slave_gp0/sys_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.657    12.308    ps/axi_slave_gp0/sys_rdata_reg[11]_i_2_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I1_O)        0.299    12.607 r  ps/axi_slave_gp0/sys_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    12.607    i_id/rd_araddr_reg[0]_19
    SLICE_X24Y48         FDRE                                         r  i_id/sys_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.496    13.386    i_id/adc_clk
    SLICE_X24Y48         FDRE                                         r  i_id/sys_rdata_reg[11]/C
                         clock pessimism              0.173    13.560    
                         clock uncertainty           -0.189    13.371    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.077    13.448    i_id/sys_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         13.448    
                         arrival time                         -12.607    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 dac_ladder_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 1.661ns (25.310%)  route 4.902ns (74.690%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.726     5.959    dac_clk_1x
    SLICE_X43Y77         FDRE                                         r  dac_ladder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     6.415 r  dac_ladder_reg[9]/Q
                         net (fo=68, routed)          3.206     9.621    ps/axi_slave_gp0/dac_ladder_reg[31][8]
    SLICE_X24Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.745 r  ps/axi_slave_gp0/sys_rdata[9]_i_19/O
                         net (fo=1, routed)           0.000     9.745    ps/axi_slave_gp0/sys_rdata[9]_i_19_n_0
    SLICE_X24Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     9.992 r  ps/axi_slave_gp0/sys_rdata_reg[9]_i_9/O
                         net (fo=1, routed)           1.216    11.208    ps/axi_slave_gp0/sys_rdata_reg[9]_i_9_n_0
    SLICE_X22Y59         LUT6 (Prop_lut6_I5_O)        0.298    11.506 r  ps/axi_slave_gp0/sys_rdata[9]_i_4/O
                         net (fo=1, routed)           0.000    11.506    ps/axi_slave_gp0/sys_rdata[9]_i_4_n_0
    SLICE_X22Y59         MUXF7 (Prop_muxf7_I0_O)      0.238    11.744 r  ps/axi_slave_gp0/sys_rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.480    12.224    ps/axi_slave_gp0/sys_rdata_reg[9]_i_2_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.298    12.522 r  ps/axi_slave_gp0/sys_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    12.522    i_id/rd_araddr_reg[0]_21
    SLICE_X17Y59         FDRE                                         r  i_id/sys_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.488    13.378    i_id/adc_clk
    SLICE_X17Y59         FDRE                                         r  i_id/sys_rdata_reg[9]/C
                         clock pessimism              0.173    13.551    
                         clock uncertainty           -0.189    13.362    
    SLICE_X17Y59         FDRE (Setup_fdre_C_D)        0.031    13.393    i_id/sys_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                         -12.522    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 1.745ns (26.662%)  route 4.800ns (73.338%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.985ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.752     5.985    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X36Y46         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     6.441 f  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=50, routed)          2.668     9.109    ps/axi_slave_gp0/m_axis_dout_tdata[5]
    SLICE_X17Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.233 r  ps/axi_slave_gp0/sys_rdata[5]_i_24/O
                         net (fo=1, routed)           0.000     9.233    ps/axi_slave_gp0/sys_rdata[5]_i_24_n_0
    SLICE_X17Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     9.445 r  ps/axi_slave_gp0/sys_rdata_reg[5]_i_21/O
                         net (fo=1, routed)           0.000     9.445    ps/axi_slave_gp0/sys_rdata_reg[5]_i_21_n_0
    SLICE_X17Y72         MUXF8 (Prop_muxf8_I1_O)      0.094     9.539 r  ps/axi_slave_gp0/sys_rdata_reg[5]_i_10/O
                         net (fo=1, routed)           1.360    10.899    ps/axi_slave_gp0/sys_rdata_reg[5]_i_10_n_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I0_O)        0.316    11.215 r  ps/axi_slave_gp0/sys_rdata[5]_i_5/O
                         net (fo=1, routed)           0.000    11.215    ps/axi_slave_gp0/sys_rdata[5]_i_5_n_0
    SLICE_X18Y53         MUXF7 (Prop_muxf7_I1_O)      0.245    11.460 r  ps/axi_slave_gp0/sys_rdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.772    12.232    ps/axi_slave_gp0/sys_rdata_reg[5]_i_2_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I1_O)        0.298    12.530 r  ps/axi_slave_gp0/sys_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    12.530    i_id/rd_araddr_reg[0]_25
    SLICE_X9Y51          FDRE                                         r  i_id/sys_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.498    13.388    i_id/adc_clk
    SLICE_X9Y51          FDRE                                         r  i_id/sys_rdata_reg[5]/C
                         clock pessimism              0.173    13.561    
                         clock uncertainty           -0.189    13.372    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.031    13.403    i_id/sys_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 step_MV_sum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.569ns (23.931%)  route 4.987ns (76.069%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 13.395 - 8.000 ) 
    Source Clock Delay      (SCD):    5.969ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.736     5.969    dac_clk_1x
    SLICE_X36Y63         FDRE                                         r  step_MV_sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.456     6.425 r  step_MV_sum_reg[10]/Q
                         net (fo=5, routed)           2.183     8.608    ps/axi_slave_gp0/step_MV_sum_reg[31][10]
    SLICE_X19Y61         LUT3 (Prop_lut3_I2_O)        0.152     8.760 r  ps/axi_slave_gp0/sys_rdata[10]_i_15/O
                         net (fo=1, routed)           1.419    10.180    ps/axi_slave_gp0/sys_rdata[10]_i_15_n_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I0_O)        0.326    10.506 r  ps/axi_slave_gp0/sys_rdata[10]_i_7/O
                         net (fo=1, routed)           0.927    11.433    ps/axi_slave_gp0/sys_rdata[10]_i_7_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.557 r  ps/axi_slave_gp0/sys_rdata[10]_i_4/O
                         net (fo=1, routed)           0.000    11.557    ps/axi_slave_gp0/sys_rdata[10]_i_4_n_0
    SLICE_X13Y39         MUXF7 (Prop_muxf7_I0_O)      0.212    11.769 r  ps/axi_slave_gp0/sys_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.458    12.226    ps/axi_slave_gp0/sys_rdata_reg[10]_i_2_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I1_O)        0.299    12.525 r  ps/axi_slave_gp0/sys_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    12.525    i_id/rd_araddr_reg[0]_20
    SLICE_X11Y39         FDRE                                         r  i_id/sys_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.505    13.395    i_id/adc_clk
    SLICE_X11Y39         FDRE                                         r  i_id/sys_rdata_reg[10]/C
                         clock pessimism              0.173    13.569    
                         clock uncertainty           -0.189    13.380    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)        0.029    13.409    i_id/sys_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.718ns (26.078%)  route 4.870ns (73.922%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.674     5.907    P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X35Y44         FDRE                                         r  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     6.363 f  P_apri_est_R_P_apri_est/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=50, routed)          2.657     9.020    ps/axi_slave_gp0/m_axis_dout_tdata[7]
    SLICE_X22Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.144 r  ps/axi_slave_gp0/sys_rdata[7]_i_24/O
                         net (fo=1, routed)           0.000     9.144    ps/axi_slave_gp0/sys_rdata[7]_i_24_n_0
    SLICE_X22Y74         MUXF7 (Prop_muxf7_I0_O)      0.212     9.356 r  ps/axi_slave_gp0/sys_rdata_reg[7]_i_21/O
                         net (fo=1, routed)           0.000     9.356    ps/axi_slave_gp0/sys_rdata_reg[7]_i_21_n_0
    SLICE_X22Y74         MUXF8 (Prop_muxf8_I1_O)      0.094     9.450 r  ps/axi_slave_gp0/sys_rdata_reg[7]_i_10/O
                         net (fo=1, routed)           1.305    10.756    ps/axi_slave_gp0/sys_rdata_reg[7]_i_10_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.316    11.072 r  ps/axi_slave_gp0/sys_rdata[7]_i_5/O
                         net (fo=1, routed)           0.000    11.072    ps/axi_slave_gp0/sys_rdata[7]_i_5_n_0
    SLICE_X9Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    11.289 r  ps/axi_slave_gp0/sys_rdata_reg[7]_i_2/O
                         net (fo=1, routed)           0.907    12.196    ps/axi_slave_gp0/sys_rdata_reg[7]_i_2_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I1_O)        0.299    12.495 r  ps/axi_slave_gp0/sys_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    12.495    i_id/rd_araddr_reg[0]_23
    SLICE_X9Y51          FDRE                                         r  i_id/sys_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.498    13.388    i_id/adc_clk
    SLICE_X9Y51          FDRE                                         r  i_id/sys_rdata_reg[7]/C
                         clock pessimism              0.173    13.561    
                         clock uncertainty           -0.189    13.372    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.032    13.404    i_id/sys_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 dac_ladder_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 1.669ns (25.761%)  route 4.810ns (74.239%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.663     5.896    dac_clk_1x
    SLICE_X20Y99         FDRE                                         r  dac_ladder_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDRE (Prop_fdre_C_Q)         0.518     6.414 r  dac_ladder_reg[4]/Q
                         net (fo=43, routed)          3.335     9.749    ps/axi_slave_gp0/dac_ladder_reg[31][3]
    SLICE_X18Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.873 r  ps/axi_slave_gp0/sys_rdata[4]_i_20/O
                         net (fo=1, routed)           0.000     9.873    ps/axi_slave_gp0/sys_rdata[4]_i_20_n_0
    SLICE_X18Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    10.090 r  ps/axi_slave_gp0/sys_rdata_reg[4]_i_9/O
                         net (fo=1, routed)           0.836    10.926    ps/axi_slave_gp0/sys_rdata_reg[4]_i_9_n_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.299    11.225 r  ps/axi_slave_gp0/sys_rdata[4]_i_4/O
                         net (fo=1, routed)           0.000    11.225    ps/axi_slave_gp0/sys_rdata[4]_i_4_n_0
    SLICE_X15Y48         MUXF7 (Prop_muxf7_I0_O)      0.212    11.437 r  ps/axi_slave_gp0/sys_rdata_reg[4]_i_2/O
                         net (fo=1, routed)           0.639    12.076    ps/axi_slave_gp0/sys_rdata_reg[4]_i_2_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I1_O)        0.299    12.375 r  ps/axi_slave_gp0/sys_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    12.375    i_id/rd_araddr_reg[0]_26
    SLICE_X11Y50         FDRE                                         r  i_id/sys_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.498    13.388    i_id/adc_clk
    SLICE_X11Y50         FDRE                                         r  i_id/sys_rdata_reg[4]/C
                         clock pessimism              0.173    13.561    
                         clock uncertainty           -0.189    13.372    
    SLICE_X11Y50         FDRE (Setup_fdre_C_D)        0.032    13.404    i_id/sys_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                  1.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 test_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.401ns (36.481%)  route 0.698ns (63.519%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.555     1.970    dac_clk_1x
    SLICE_X29Y67         FDRE                                         r  test_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141     2.111 r  test_reg[25]/Q
                         net (fo=1, routed)           0.136     2.247    ps/axi_slave_gp0/test_reg[31][24]
    SLICE_X29Y67         LUT6 (Prop_lut6_I2_O)        0.045     2.292 r  ps/axi_slave_gp0/sys_rdata[25]_i_7/O
                         net (fo=1, routed)           0.281     2.573    ps/axi_slave_gp0/sys_rdata[25]_i_7_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I1_O)        0.045     2.618 r  ps/axi_slave_gp0/sys_rdata[25]_i_4/O
                         net (fo=1, routed)           0.000     2.618    ps/axi_slave_gp0/sys_rdata[25]_i_4_n_0
    SLICE_X26Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     2.680 r  ps/axi_slave_gp0/sys_rdata_reg[25]_i_2/O
                         net (fo=1, routed)           0.281     2.961    ps/axi_slave_gp0/sys_rdata_reg[25]_i_2_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I1_O)        0.108     3.069 r  ps/axi_slave_gp0/sys_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     3.069    i_id/rd_araddr_reg[0]_5
    SLICE_X23Y64         FDRE                                         r  i_id/sys_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.822     2.363    i_id/adc_clk
    SLICE_X23Y64         FDRE                                         r  i_id/sys_rdata_reg[25]/C
                         clock pessimism             -0.075     2.288    
                         clock uncertainty            0.189     2.477    
    SLICE_X23Y64         FDRE (Hold_fdre_C_D)         0.091     2.568    i_id/sys_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 dac_ladder_pre_vth_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.412ns (36.395%)  route 0.720ns (63.605%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.557     1.972    dac_clk_1x
    SLICE_X18Y63         FDRE                                         r  dac_ladder_pre_vth_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63         FDRE (Prop_fdre_C_Q)         0.141     2.113 r  dac_ladder_pre_vth_reg[28]/Q
                         net (fo=14, routed)          0.301     2.414    ps/axi_slave_gp0/dac_ladder_pre_vth_reg[31][28]
    SLICE_X21Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.459 r  ps/axi_slave_gp0/sys_rdata[28]_i_6/O
                         net (fo=1, routed)           0.264     2.723    ps/axi_slave_gp0/sys_rdata[28]_i_6_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.768 r  ps/axi_slave_gp0/sys_rdata[28]_i_4/O
                         net (fo=1, routed)           0.000     2.768    ps/axi_slave_gp0/sys_rdata[28]_i_4_n_0
    SLICE_X20Y69         MUXF7 (Prop_muxf7_I0_O)      0.073     2.841 r  ps/axi_slave_gp0/sys_rdata_reg[28]_i_2/O
                         net (fo=1, routed)           0.155     2.996    ps/axi_slave_gp0/sys_rdata_reg[28]_i_2_n_0
    SLICE_X20Y67         LUT6 (Prop_lut6_I1_O)        0.108     3.104 r  ps/axi_slave_gp0/sys_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     3.104    i_id/rd_araddr_reg[0]_2
    SLICE_X20Y67         FDRE                                         r  i_id/sys_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.821     2.362    i_id/adc_clk
    SLICE_X20Y67         FDRE                                         r  i_id/sys_rdata_reg[28]/C
                         clock pessimism             -0.075     2.287    
                         clock uncertainty            0.189     2.476    
    SLICE_X20Y67         FDRE (Hold_fdre_C_D)         0.121     2.597    i_id/sys_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 measure_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.473ns (41.975%)  route 0.654ns (58.025%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.557     1.972    dac_clk_1x
    SLICE_X24Y57         FDRE                                         r  measure_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDRE (Prop_fdre_C_Q)         0.148     2.120 r  measure_2_reg[2]/Q
                         net (fo=3, routed)           0.203     2.323    ps/axi_slave_gp0/measure_2_reg[14][2]
    SLICE_X23Y58         LUT5 (Prop_lut5_I2_O)        0.098     2.421 r  ps/axi_slave_gp0/sys_rdata[2]_i_11/O
                         net (fo=1, routed)           0.304     2.725    ps/axi_slave_gp0/sys_rdata[2]_i_11_n_0
    SLICE_X23Y66         LUT6 (Prop_lut6_I1_O)        0.045     2.770 r  ps/axi_slave_gp0/sys_rdata[2]_i_5/O
                         net (fo=1, routed)           0.000     2.770    ps/axi_slave_gp0/sys_rdata[2]_i_5_n_0
    SLICE_X23Y66         MUXF7 (Prop_muxf7_I1_O)      0.074     2.844 r  ps/axi_slave_gp0/sys_rdata_reg[2]_i_2/O
                         net (fo=1, routed)           0.147     2.991    ps/axi_slave_gp0/sys_rdata_reg[2]_i_2_n_0
    SLICE_X23Y64         LUT6 (Prop_lut6_I1_O)        0.108     3.099 r  ps/axi_slave_gp0/sys_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.099    i_id/rd_araddr_reg[0]_28
    SLICE_X23Y64         FDRE                                         r  i_id/sys_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.822     2.363    i_id/adc_clk
    SLICE_X23Y64         FDRE                                         r  i_id/sys_rdata_reg[2]/C
                         clock pessimism             -0.075     2.288    
                         clock uncertainty            0.189     2.477    
    SLICE_X23Y64         FDRE (Hold_fdre_C_D)         0.092     2.569    i_id/sys_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 step_MV_sum_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.446ns (38.346%)  route 0.717ns (61.654%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.557     1.972    dac_clk_1x
    SLICE_X19Y63         FDRE                                         r  step_MV_sum_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_fdre_C_Q)         0.141     2.113 r  step_MV_sum_out_reg[16]/Q
                         net (fo=1, routed)           0.158     2.271    ps/axi_slave_gp0/step_MV_sum_out_reg[31][1]
    SLICE_X19Y63         LUT5 (Prop_lut5_I4_O)        0.045     2.316 r  ps/axi_slave_gp0/sys_rdata[16]_i_13/O
                         net (fo=1, routed)           0.177     2.494    ps/axi_slave_gp0/sys_rdata[16]_i_13_n_0
    SLICE_X20Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.539 r  ps/axi_slave_gp0/sys_rdata[16]_i_6/O
                         net (fo=1, routed)           0.262     2.800    ps/axi_slave_gp0/sys_rdata[16]_i_6_n_0
    SLICE_X19Y69         LUT5 (Prop_lut5_I0_O)        0.045     2.845 r  ps/axi_slave_gp0/sys_rdata[16]_i_4/O
                         net (fo=1, routed)           0.000     2.845    ps/axi_slave_gp0/sys_rdata[16]_i_4_n_0
    SLICE_X19Y69         MUXF7 (Prop_muxf7_I0_O)      0.062     2.907 r  ps/axi_slave_gp0/sys_rdata_reg[16]_i_2/O
                         net (fo=1, routed)           0.120     3.027    ps/axi_slave_gp0/sys_rdata_reg[16]_i_2_n_0
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.108     3.135 r  ps/axi_slave_gp0/sys_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     3.135    i_id/rd_araddr_reg[0]_14
    SLICE_X20Y68         FDRE                                         r  i_id/sys_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.820     2.361    i_id/adc_clk
    SLICE_X20Y68         FDRE                                         r  i_id/sys_rdata_reg[16]/C
                         clock pessimism             -0.075     2.286    
                         clock uncertainty            0.189     2.475    
    SLICE_X20Y68         FDRE (Hold_fdre_C_D)         0.120     2.595    i_id/sys_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 step_MV_sum_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.455ns (38.181%)  route 0.737ns (61.819%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.549     1.964    dac_clk_1x
    SLICE_X25Y70         FDRE                                         r  step_MV_sum_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_fdre_C_Q)         0.141     2.105 r  step_MV_sum_out_reg[22]/Q
                         net (fo=1, routed)           0.142     2.247    ps/axi_slave_gp0/step_MV_sum_out_reg[31][7]
    SLICE_X22Y70         LUT5 (Prop_lut5_I4_O)        0.045     2.292 r  ps/axi_slave_gp0/sys_rdata[22]_i_14/O
                         net (fo=1, routed)           0.156     2.448    ps/axi_slave_gp0/sys_rdata[22]_i_14_n_0
    SLICE_X22Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.493 r  ps/axi_slave_gp0/sys_rdata[22]_i_6/O
                         net (fo=1, routed)           0.256     2.749    ps/axi_slave_gp0/sys_rdata[22]_i_6_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.794 r  ps/axi_slave_gp0/sys_rdata[22]_i_4/O
                         net (fo=1, routed)           0.000     2.794    ps/axi_slave_gp0/sys_rdata[22]_i_4_n_0
    SLICE_X19Y69         MUXF7 (Prop_muxf7_I0_O)      0.071     2.865 r  ps/axi_slave_gp0/sys_rdata_reg[22]_i_2/O
                         net (fo=1, routed)           0.183     3.048    ps/axi_slave_gp0/sys_rdata_reg[22]_i_2_n_0
    SLICE_X20Y67         LUT6 (Prop_lut6_I1_O)        0.108     3.156 r  ps/axi_slave_gp0/sys_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     3.156    i_id/rd_araddr_reg[0]_8
    SLICE_X20Y67         FDRE                                         r  i_id/sys_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.821     2.362    i_id/adc_clk
    SLICE_X20Y67         FDRE                                         r  i_id/sys_rdata_reg[22]/C
                         clock pessimism             -0.075     2.287    
                         clock uncertainty            0.189     2.476    
    SLICE_X20Y67         FDRE (Hold_fdre_C_D)         0.120     2.596    i_id/sys_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 dac_ladder_2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.401ns (33.749%)  route 0.787ns (66.251%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.553     1.968    dac_clk_1x
    SLICE_X29Y69         FDRE                                         r  dac_ladder_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     2.109 r  dac_ladder_2_reg[17]/Q
                         net (fo=6, routed)           0.401     2.510    ps/axi_slave_gp0/dac_ladder_2_reg[31][17]
    SLICE_X23Y71         LUT6 (Prop_lut6_I3_O)        0.045     2.555 r  ps/axi_slave_gp0/sys_rdata[17]_i_6/O
                         net (fo=1, routed)           0.239     2.794    ps/axi_slave_gp0/sys_rdata[17]_i_6_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I0_O)        0.045     2.839 r  ps/axi_slave_gp0/sys_rdata[17]_i_4/O
                         net (fo=1, routed)           0.000     2.839    ps/axi_slave_gp0/sys_rdata[17]_i_4_n_0
    SLICE_X24Y73         MUXF7 (Prop_muxf7_I0_O)      0.062     2.901 r  ps/axi_slave_gp0/sys_rdata_reg[17]_i_2/O
                         net (fo=1, routed)           0.147     3.048    ps/axi_slave_gp0/sys_rdata_reg[17]_i_2_n_0
    SLICE_X24Y71         LUT6 (Prop_lut6_I1_O)        0.108     3.156 r  ps/axi_slave_gp0/sys_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     3.156    i_id/rd_araddr_reg[0]_13
    SLICE_X24Y71         FDRE                                         r  i_id/sys_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.815     2.356    i_id/adc_clk
    SLICE_X24Y71         FDRE                                         r  i_id/sys_rdata_reg[17]/C
                         clock pessimism             -0.075     2.281    
                         clock uncertainty            0.189     2.470    
    SLICE_X24Y71         FDRE (Hold_fdre_C_D)         0.120     2.590    i_id/sys_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 dac_ladder_pre_vth_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.401ns (33.294%)  route 0.803ns (66.706%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.556     1.971    dac_clk_1x
    SLICE_X22Y60         FDRE                                         r  dac_ladder_pre_vth_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  dac_ladder_pre_vth_reg[18]/Q
                         net (fo=14, routed)          0.442     2.554    ps/axi_slave_gp0/dac_ladder_pre_vth_reg[31][18]
    SLICE_X20Y70         LUT6 (Prop_lut6_I1_O)        0.045     2.599 r  ps/axi_slave_gp0/sys_rdata[18]_i_6/O
                         net (fo=1, routed)           0.250     2.849    ps/axi_slave_gp0/sys_rdata[18]_i_6_n_0
    SLICE_X20Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.894 r  ps/axi_slave_gp0/sys_rdata[18]_i_4/O
                         net (fo=1, routed)           0.000     2.894    ps/axi_slave_gp0/sys_rdata[18]_i_4_n_0
    SLICE_X20Y69         MUXF7 (Prop_muxf7_I0_O)      0.062     2.956 r  ps/axi_slave_gp0/sys_rdata_reg[18]_i_2/O
                         net (fo=1, routed)           0.112     3.068    ps/axi_slave_gp0/sys_rdata_reg[18]_i_2_n_0
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.108     3.176 r  ps/axi_slave_gp0/sys_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     3.176    i_id/rd_araddr_reg[0]_12
    SLICE_X20Y68         FDRE                                         r  i_id/sys_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.820     2.361    i_id/adc_clk
    SLICE_X20Y68         FDRE                                         r  i_id/sys_rdata_reg[18]/C
                         clock pessimism             -0.075     2.286    
                         clock uncertainty            0.189     2.475    
    SLICE_X20Y68         FDRE (Hold_fdre_C_D)         0.121     2.596    i_id/sys_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 dac_ladder_pre_vth_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.401ns (33.569%)  route 0.794ns (66.431%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.556     1.971    dac_clk_1x
    SLICE_X23Y61         FDRE                                         r  dac_ladder_pre_vth_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  dac_ladder_pre_vth_reg[21]/Q
                         net (fo=14, routed)          0.393     2.505    ps/axi_slave_gp0/dac_ladder_pre_vth_reg[31][21]
    SLICE_X22Y71         LUT6 (Prop_lut6_I1_O)        0.045     2.550 r  ps/axi_slave_gp0/sys_rdata[21]_i_6/O
                         net (fo=1, routed)           0.213     2.763    ps/axi_slave_gp0/sys_rdata[21]_i_6_n_0
    SLICE_X22Y72         LUT6 (Prop_lut6_I0_O)        0.045     2.808 r  ps/axi_slave_gp0/sys_rdata[21]_i_4/O
                         net (fo=1, routed)           0.000     2.808    ps/axi_slave_gp0/sys_rdata[21]_i_4_n_0
    SLICE_X22Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     2.870 r  ps/axi_slave_gp0/sys_rdata_reg[21]_i_2/O
                         net (fo=1, routed)           0.187     3.058    ps/axi_slave_gp0/sys_rdata_reg[21]_i_2_n_0
    SLICE_X17Y71         LUT6 (Prop_lut6_I1_O)        0.108     3.166 r  ps/axi_slave_gp0/sys_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     3.166    i_id/rd_araddr_reg[0]_9
    SLICE_X17Y71         FDRE                                         r  i_id/sys_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.818     2.359    i_id/adc_clk
    SLICE_X17Y71         FDRE                                         r  i_id/sys_rdata_reg[21]/C
                         clock pessimism             -0.075     2.284    
                         clock uncertainty            0.189     2.473    
    SLICE_X17Y71         FDRE (Hold_fdre_C_D)         0.091     2.564    i_id/sys_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 measure_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.404ns (33.279%)  route 0.810ns (66.721%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.559     1.974    dac_clk_1x
    SLICE_X22Y51         FDRE                                         r  measure_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  measure_2_reg[1]/Q
                         net (fo=3, routed)           0.280     2.396    ps/axi_slave_gp0/measure_2_reg[14][1]
    SLICE_X16Y51         LUT5 (Prop_lut5_I2_O)        0.045     2.441 r  ps/axi_slave_gp0/sys_rdata[1]_i_11/O
                         net (fo=1, routed)           0.353     2.794    ps/axi_slave_gp0/sys_rdata[1]_i_11_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.045     2.839 r  ps/axi_slave_gp0/sys_rdata[1]_i_5/O
                         net (fo=1, routed)           0.000     2.839    ps/axi_slave_gp0/sys_rdata[1]_i_5_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.065     2.904 r  ps/axi_slave_gp0/sys_rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.177     3.080    ps/axi_slave_gp0/sys_rdata_reg[1]_i_2_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I1_O)        0.108     3.188 r  ps/axi_slave_gp0/sys_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     3.188    i_id/rd_araddr_reg[0]_29
    SLICE_X9Y51          FDRE                                         r  i_id/sys_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.834     2.375    i_id/adc_clk
    SLICE_X9Y51          FDRE                                         r  i_id/sys_rdata_reg[1]/C
                         clock pessimism             -0.075     2.300    
                         clock uncertainty            0.189     2.489    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.092     2.581    i_id/sys_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 dac_ladder_pre_vth_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_id/sys_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.412ns (33.396%)  route 0.822ns (66.604%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.557     1.972    dac_clk_1x
    SLICE_X18Y63         FDRE                                         r  dac_ladder_pre_vth_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63         FDRE (Prop_fdre_C_Q)         0.141     2.113 r  dac_ladder_pre_vth_reg[31]/Q
                         net (fo=34, routed)          0.414     2.527    ps/axi_slave_gp0/dac_ladder_pre_vth_reg[31][31]
    SLICE_X24Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.572 r  ps/axi_slave_gp0/sys_rdata[31]_i_20/O
                         net (fo=1, routed)           0.178     2.750    ps/axi_slave_gp0/sys_rdata[31]_i_20_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I0_O)        0.045     2.795 r  ps/axi_slave_gp0/sys_rdata[31]_i_16/O
                         net (fo=1, routed)           0.000     2.795    ps/axi_slave_gp0/sys_rdata[31]_i_16_n_0
    SLICE_X24Y73         MUXF7 (Prop_muxf7_I0_O)      0.073     2.868 r  ps/axi_slave_gp0/sys_rdata_reg[31]_i_8/O
                         net (fo=1, routed)           0.230     3.098    ps/axi_slave_gp0/sys_rdata_reg[31]_i_8_n_0
    SLICE_X24Y69         LUT6 (Prop_lut6_I1_O)        0.108     3.206 r  ps/axi_slave_gp0/sys_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     3.206    i_id/rd_araddr_reg[0]
    SLICE_X24Y69         FDRE                                         r  i_id/sys_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.817     2.358    i_id/adc_clk
    SLICE_X24Y69         FDRE                                         r  i_id/sys_rdata_reg[31]/C
                         clock pessimism             -0.075     2.283    
                         clock uncertainty            0.189     2.472    
    SLICE_X24Y69         FDRE (Hold_fdre_C_D)         0.120     2.592    i_id/sys_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.614    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :          336  Failing Endpoints,  Worst Slack       -7.359ns,  Total Violation     -856.650ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.359ns  (required time - arrival time)
  Source:                 i_id/ladder_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_figure_n_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        14.626ns  (logic 0.642ns (4.389%)  route 13.984ns (95.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 13.394 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.674     5.907    i_id/adc_clk
    SLICE_X20Y47         FDRE                                         r  i_id/ladder_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  i_id/ladder_rst_reg/Q
                         net (fo=99, routed)          6.526    12.951    i_id/ladder_rst
    SLICE_X24Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.075 r  i_id/shift_figure_n[31]_i_1/O
                         net (fo=64, routed)          7.458    20.533    i_id_n_906
    SLICE_X11Y38         FDRE                                         r  shift_figure_n_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.504    13.394    dac_clk_1x
    SLICE_X11Y38         FDRE                                         r  shift_figure_n_reg[0]/C
                         clock pessimism              0.173    13.568    
                         clock uncertainty           -0.189    13.379    
    SLICE_X11Y38         FDRE (Setup_fdre_C_CE)      -0.205    13.174    shift_figure_n_reg[0]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                         -20.533    
  -------------------------------------------------------------------
                         slack                                 -7.359    

Slack (VIOLATED) :        -7.359ns  (required time - arrival time)
  Source:                 i_id/ladder_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_figure_n_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        14.626ns  (logic 0.642ns (4.389%)  route 13.984ns (95.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 13.394 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.674     5.907    i_id/adc_clk
    SLICE_X20Y47         FDRE                                         r  i_id/ladder_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  i_id/ladder_rst_reg/Q
                         net (fo=99, routed)          6.526    12.951    i_id/ladder_rst
    SLICE_X24Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.075 r  i_id/shift_figure_n[31]_i_1/O
                         net (fo=64, routed)          7.458    20.533    i_id_n_906
    SLICE_X11Y38         FDRE                                         r  shift_figure_n_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.504    13.394    dac_clk_1x
    SLICE_X11Y38         FDRE                                         r  shift_figure_n_reg[6]/C
                         clock pessimism              0.173    13.568    
                         clock uncertainty           -0.189    13.379    
    SLICE_X11Y38         FDRE (Setup_fdre_C_CE)      -0.205    13.174    shift_figure_n_reg[6]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                         -20.533    
  -------------------------------------------------------------------
                         slack                                 -7.359    

Slack (VIOLATED) :        -6.720ns  (required time - arrival time)
  Source:                 i_id/ladder_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_figure_n_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.980ns  (logic 0.642ns (4.592%)  route 13.338ns (95.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.674     5.907    i_id/adc_clk
    SLICE_X20Y47         FDRE                                         r  i_id/ladder_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  i_id/ladder_rst_reg/Q
                         net (fo=99, routed)          6.526    12.951    i_id/ladder_rst
    SLICE_X24Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.075 r  i_id/shift_figure_n[31]_i_1/O
                         net (fo=64, routed)          6.812    19.887    i_id_n_906
    SLICE_X14Y38         FDRE                                         r  shift_figure_n_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.498    13.388    dac_clk_1x
    SLICE_X14Y38         FDRE                                         r  shift_figure_n_reg[27]/C
                         clock pessimism              0.173    13.562    
                         clock uncertainty           -0.189    13.373    
    SLICE_X14Y38         FDRE (Setup_fdre_C_CE)      -0.205    13.168    shift_figure_n_reg[27]
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -19.887    
  -------------------------------------------------------------------
                         slack                                 -6.720    

Slack (VIOLATED) :        -6.720ns  (required time - arrival time)
  Source:                 i_id/ladder_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_figure_n_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.980ns  (logic 0.642ns (4.592%)  route 13.338ns (95.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.674     5.907    i_id/adc_clk
    SLICE_X20Y47         FDRE                                         r  i_id/ladder_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  i_id/ladder_rst_reg/Q
                         net (fo=99, routed)          6.526    12.951    i_id/ladder_rst
    SLICE_X24Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.075 r  i_id/shift_figure_n[31]_i_1/O
                         net (fo=64, routed)          6.812    19.887    i_id_n_906
    SLICE_X14Y38         FDRE                                         r  shift_figure_n_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.498    13.388    dac_clk_1x
    SLICE_X14Y38         FDRE                                         r  shift_figure_n_reg[5]/C
                         clock pessimism              0.173    13.562    
                         clock uncertainty           -0.189    13.373    
    SLICE_X14Y38         FDRE (Setup_fdre_C_CE)      -0.205    13.168    shift_figure_n_reg[5]
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -19.887    
  -------------------------------------------------------------------
                         slack                                 -6.720    

Slack (VIOLATED) :        -6.403ns  (required time - arrival time)
  Source:                 i_id/ladder_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_figure_n_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.661ns  (logic 0.642ns (4.700%)  route 13.019ns (95.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.674     5.907    i_id/adc_clk
    SLICE_X20Y47         FDRE                                         r  i_id/ladder_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  i_id/ladder_rst_reg/Q
                         net (fo=99, routed)          6.526    12.951    i_id/ladder_rst
    SLICE_X24Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.075 r  i_id/shift_figure_n[31]_i_1/O
                         net (fo=64, routed)          6.493    19.568    i_id_n_906
    SLICE_X17Y35         FDRE                                         r  shift_figure_n_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.495    13.385    dac_clk_1x
    SLICE_X17Y35         FDRE                                         r  shift_figure_n_reg[1]/C
                         clock pessimism              0.173    13.559    
                         clock uncertainty           -0.189    13.370    
    SLICE_X17Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.165    shift_figure_n_reg[1]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 -6.403    

Slack (VIOLATED) :        -6.403ns  (required time - arrival time)
  Source:                 i_id/ladder_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_figure_n_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.661ns  (logic 0.642ns (4.700%)  route 13.019ns (95.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.674     5.907    i_id/adc_clk
    SLICE_X20Y47         FDRE                                         r  i_id/ladder_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  i_id/ladder_rst_reg/Q
                         net (fo=99, routed)          6.526    12.951    i_id/ladder_rst
    SLICE_X24Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.075 r  i_id/shift_figure_n[31]_i_1/O
                         net (fo=64, routed)          6.493    19.568    i_id_n_906
    SLICE_X17Y35         FDRE                                         r  shift_figure_n_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.495    13.385    dac_clk_1x
    SLICE_X17Y35         FDRE                                         r  shift_figure_n_reg[2]/C
                         clock pessimism              0.173    13.559    
                         clock uncertainty           -0.189    13.370    
    SLICE_X17Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.165    shift_figure_n_reg[2]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 -6.403    

Slack (VIOLATED) :        -6.403ns  (required time - arrival time)
  Source:                 i_id/ladder_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_figure_n_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.661ns  (logic 0.642ns (4.700%)  route 13.019ns (95.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.674     5.907    i_id/adc_clk
    SLICE_X20Y47         FDRE                                         r  i_id/ladder_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  i_id/ladder_rst_reg/Q
                         net (fo=99, routed)          6.526    12.951    i_id/ladder_rst
    SLICE_X24Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.075 r  i_id/shift_figure_n[31]_i_1/O
                         net (fo=64, routed)          6.493    19.568    i_id_n_906
    SLICE_X17Y35         FDRE                                         r  shift_figure_n_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.495    13.385    dac_clk_1x
    SLICE_X17Y35         FDRE                                         r  shift_figure_n_reg[3]/C
                         clock pessimism              0.173    13.559    
                         clock uncertainty           -0.189    13.370    
    SLICE_X17Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.165    shift_figure_n_reg[3]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 -6.403    

Slack (VIOLATED) :        -6.403ns  (required time - arrival time)
  Source:                 i_id/ladder_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_figure_n_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.661ns  (logic 0.642ns (4.700%)  route 13.019ns (95.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.674     5.907    i_id/adc_clk
    SLICE_X20Y47         FDRE                                         r  i_id/ladder_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  i_id/ladder_rst_reg/Q
                         net (fo=99, routed)          6.526    12.951    i_id/ladder_rst
    SLICE_X24Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.075 r  i_id/shift_figure_n[31]_i_1/O
                         net (fo=64, routed)          6.493    19.568    i_id_n_906
    SLICE_X17Y35         FDRE                                         r  shift_figure_n_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.495    13.385    dac_clk_1x
    SLICE_X17Y35         FDRE                                         r  shift_figure_n_reg[4]/C
                         clock pessimism              0.173    13.559    
                         clock uncertainty           -0.189    13.370    
    SLICE_X17Y35         FDRE (Setup_fdre_C_CE)      -0.205    13.165    shift_figure_n_reg[4]
  -------------------------------------------------------------------
                         required time                         13.165    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 -6.403    

Slack (VIOLATED) :        -6.122ns  (required time - arrival time)
  Source:                 i_id/ladder_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_figure_n_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.378ns  (logic 0.642ns (4.799%)  route 12.736ns (95.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 13.384 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.674     5.907    i_id/adc_clk
    SLICE_X20Y47         FDRE                                         r  i_id/ladder_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  i_id/ladder_rst_reg/Q
                         net (fo=99, routed)          6.526    12.951    i_id/ladder_rst
    SLICE_X24Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.075 r  i_id/shift_figure_n[31]_i_1/O
                         net (fo=64, routed)          6.210    19.285    i_id_n_906
    SLICE_X18Y34         FDRE                                         r  shift_figure_n_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.494    13.384    dac_clk_1x
    SLICE_X18Y34         FDRE                                         r  shift_figure_n_reg[9]/C
                         clock pessimism              0.173    13.558    
                         clock uncertainty           -0.189    13.369    
    SLICE_X18Y34         FDRE (Setup_fdre_C_CE)      -0.205    13.164    shift_figure_n_reg[9]
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                         -19.285    
  -------------------------------------------------------------------
                         slack                                 -6.122    

Slack (VIOLATED) :        -5.913ns  (required time - arrival time)
  Source:                 i_id/ladder_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            shift_figure_n_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 0.642ns (4.878%)  route 12.519ns (95.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 13.375 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=802, routed)         1.674     5.907    i_id/adc_clk
    SLICE_X20Y47         FDRE                                         r  i_id/ladder_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.518     6.425 f  i_id/ladder_rst_reg/Q
                         net (fo=99, routed)          6.526    12.951    i_id/ladder_rst
    SLICE_X24Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.075 r  i_id/shift_figure_n[31]_i_1/O
                         net (fo=64, routed)          5.993    19.068    i_id_n_906
    SLICE_X19Y26         FDRE                                         r  shift_figure_n_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        1.485    13.375    dac_clk_1x
    SLICE_X19Y26         FDRE                                         r  shift_figure_n_reg[10]/C
                         clock pessimism              0.173    13.549    
                         clock uncertainty           -0.189    13.360    
    SLICE_X19Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.155    shift_figure_n_reg[10]
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                         -19.068    
  -------------------------------------------------------------------
                         slack                                 -5.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_id/mv_mode_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mv_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.359%)  route 0.470ns (71.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.560     1.975    i_id/adc_clk
    SLICE_X33Y37         FDSE                                         r  i_id/mv_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDSE (Prop_fdse_C_Q)         0.141     2.116 f  i_id/mv_mode_reg[0]/Q
                         net (fo=13, routed)          0.325     2.442    i_id/mv_mode[0]
    SLICE_X35Y29         LUT3 (Prop_lut3_I2_O)        0.045     2.487 r  i_id/mv_shift[0]_i_1/O
                         net (fo=1, routed)           0.144     2.631    i_id_n_909
    SLICE_X34Y29         FDRE                                         r  mv_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.821     2.362    dac_clk_1x
    SLICE_X34Y29         FDRE                                         r  mv_shift_reg[0]/C
                         clock pessimism             -0.075     2.287    
                         clock uncertainty            0.189     2.476    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.085     2.561    mv_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_id/ladder_1st_offset_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_ladder_pre_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.250ns (33.763%)  route 0.490ns (66.237%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.556     1.971    i_id/adc_clk
    SLICE_X11Y80         FDRE                                         r  i_id/ladder_1st_offset_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  i_id/ladder_1st_offset_reg[23]/Q
                         net (fo=3, routed)           0.490     2.603    i_id/ladder_1st_offset[23]
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.648 r  i_id/dac_ladder_pre[23]_i_2/O
                         net (fo=1, routed)           0.000     2.648    i_id/dac_ladder_pre[23]_i_2_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.712 r  i_id/dac_ladder_pre_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.712    dac_ladder_pre[23]
    SLICE_X12Y80         FDRE                                         r  dac_ladder_pre_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.823     2.364    dac_clk_1x
    SLICE_X12Y80         FDRE                                         r  dac_ladder_pre_reg[23]/C
                         clock pessimism             -0.075     2.289    
                         clock uncertainty            0.189     2.478    
    SLICE_X12Y80         FDRE (Hold_fdre_C_D)         0.134     2.612    dac_ladder_pre_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_id/ADC_reg_H_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_reg_H_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.274ns (38.013%)  route 0.447ns (61.987%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.562     1.977    i_id/adc_clk
    SLICE_X28Y50         FDRE                                         r  i_id/ADC_reg_H_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_id/ADC_reg_H_offset_reg[9]/Q
                         net (fo=3, routed)           0.447     2.588    i_id/ADC_reg_H_offset[9]
    SLICE_X29Y53         LUT4 (Prop_lut4_I3_O)        0.045     2.633 r  i_id/ADC_reg_H[11]_i_4/O
                         net (fo=1, routed)           0.000     2.633    i_id/ADC_reg_H[11]_i_4_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.698 r  i_id/ADC_reg_H_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.698    i_id_n_624
    SLICE_X29Y53         FDRE                                         r  ADC_reg_H_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.830     2.371    dac_clk_1x
    SLICE_X29Y53         FDRE                                         r  ADC_reg_H_reg[9]/C
                         clock pessimism             -0.075     2.296    
                         clock uncertainty            0.189     2.485    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.105     2.590    ADC_reg_H_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 i_id/ADC_reg_H_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_reg_H_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.249ns (34.568%)  route 0.471ns (65.432%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.564     1.979    i_id/adc_clk
    SLICE_X29Y48         FDRE                                         r  i_id/ADC_reg_H_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  i_id/ADC_reg_H_offset_reg[11]/Q
                         net (fo=3, routed)           0.471     2.591    i_id/ADC_reg_H_offset[11]
    SLICE_X29Y53         LUT4 (Prop_lut4_I3_O)        0.045     2.636 r  i_id/ADC_reg_H[11]_i_2/O
                         net (fo=1, routed)           0.000     2.636    i_id/ADC_reg_H[11]_i_2_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.699 r  i_id/ADC_reg_H_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.699    i_id_n_622
    SLICE_X29Y53         FDRE                                         r  ADC_reg_H_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.830     2.371    dac_clk_1x
    SLICE_X29Y53         FDRE                                         r  ADC_reg_H_reg[11]/C
                         clock pessimism             -0.075     2.296    
                         clock uncertainty            0.189     2.485    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.105     2.590    ADC_reg_H_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_id/ladder_1st_offset_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_ladder_pre_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.275ns (36.354%)  route 0.481ns (63.646%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.557     1.972    i_id/adc_clk
    SLICE_X10Y81         FDRE                                         r  i_id/ladder_1st_offset_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     2.136 r  i_id/ladder_1st_offset_reg[25]/Q
                         net (fo=3, routed)           0.481     2.618    i_id/ladder_1st_offset[25]
    SLICE_X12Y81         LUT6 (Prop_lut6_I0_O)        0.045     2.663 r  i_id/dac_ladder_pre[27]_i_4/O
                         net (fo=1, routed)           0.000     2.663    i_id/dac_ladder_pre[27]_i_4_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.729 r  i_id/dac_ladder_pre_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.729    dac_ladder_pre[25]
    SLICE_X12Y81         FDRE                                         r  dac_ladder_pre_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.824     2.365    dac_clk_1x
    SLICE_X12Y81         FDRE                                         r  dac_ladder_pre_reg[25]/C
                         clock pessimism             -0.075     2.290    
                         clock uncertainty            0.189     2.479    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.134     2.613    dac_ladder_pre_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_id/ADC_reg_H_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ADC_reg_H_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.272ns (37.170%)  route 0.460ns (62.830%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.562     1.977    i_id/adc_clk
    SLICE_X28Y50         FDRE                                         r  i_id/ADC_reg_H_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_id/ADC_reg_H_offset_reg[3]/Q
                         net (fo=3, routed)           0.460     2.601    i_id/ADC_reg_H_offset[3]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.045     2.646 r  i_id/ADC_reg_H[3]_i_2/O
                         net (fo=1, routed)           0.000     2.646    i_id/ADC_reg_H[3]_i_2_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.709 r  i_id/ADC_reg_H_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.709    i_id_n_630
    SLICE_X29Y51         FDRE                                         r  ADC_reg_H_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.831     2.372    dac_clk_1x
    SLICE_X29Y51         FDRE                                         r  ADC_reg_H_reg[3]/C
                         clock pessimism             -0.075     2.297    
                         clock uncertainty            0.189     2.486    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.105     2.591    ADC_reg_H_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_id/reg_mod_freq_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.301%)  route 0.549ns (74.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.551     1.966    i_id/adc_clk
    SLICE_X18Y71         FDRE                                         r  i_id/reg_mod_freq_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.141     2.107 r  i_id/reg_mod_freq_cnt_reg[23]/Q
                         net (fo=2, routed)           0.549     2.656    i_id/reg_mod_freq_cnt[23]
    SLICE_X18Y98         LUT4 (Prop_lut4_I3_O)        0.045     2.701 r  i_id/mod_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.701    mod_cnt[23]
    SLICE_X18Y98         FDRE                                         r  mod_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.831     2.372    dac_clk_1x
    SLICE_X18Y98         FDRE                                         r  mod_cnt_reg[23]/C
                         clock pessimism             -0.075     2.297    
                         clock uncertainty            0.189     2.486    
    SLICE_X18Y98         FDRE (Hold_fdre_C_D)         0.091     2.577    mod_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_id/Init_stable_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            initial_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.251ns (33.924%)  route 0.489ns (66.076%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.561     1.976    i_id/adc_clk
    SLICE_X27Y55         FDRE                                         r  i_id/Init_stable_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  i_id/Init_stable_cnt_reg[17]/Q
                         net (fo=3, routed)           0.489     2.606    i_id/Init_stable_cnt[17]
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.045     2.651 r  i_id/initial_cnt[16]_i_8/O
                         net (fo=1, routed)           0.000     2.651    i_id/initial_cnt[16]_i_8_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.716 r  i_id/initial_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.716    i_id_n_652
    SLICE_X33Y58         FDRE                                         r  initial_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.829     2.370    dac_clk_1x
    SLICE_X33Y58         FDRE                                         r  initial_cnt_reg[17]/C
                         clock pessimism             -0.075     2.295    
                         clock uncertainty            0.189     2.484    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.105     2.589    initial_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_id/kal_R_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_apri_est_R/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.272ns (36.647%)  route 0.470ns (63.353%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.557     1.972    i_id/adc_clk
    SLICE_X28Y85         FDRE                                         r  i_id/kal_R_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.164     2.136 r  i_id/kal_R_reg[31]/Q
                         net (fo=2, routed)           0.470     2.606    P_apri_est_R/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[31]
    SLICE_X26Y85         LUT2 (Prop_lut2_I1_O)        0.045     2.651 r  P_apri_est_R/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_i_1/O
                         net (fo=1, routed)           0.000     2.651    P_apri_est_R/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/LI
    SLICE_X26Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.714 r  P_apri_est_R/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.714    P_apri_est_R/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[31]
    SLICE_X26Y85         FDRE                                         r  P_apri_est_R/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.825     2.366    P_apri_est_R/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X26Y85         FDRE                                         r  P_apri_est_R/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism             -0.075     2.291    
                         clock uncertainty            0.189     2.480    
    SLICE_X26Y85         FDRE (Hold_fdre_C_D)         0.105     2.585    P_apri_est_R/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_id/reg_mod_H_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mod_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.208ns (27.838%)  route 0.539ns (72.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=802, routed)         0.562     1.977    i_id/adc_clk
    SLICE_X30Y40         FDRE                                         r  i_id/reg_mod_H_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_id/reg_mod_H_reg[11]/Q
                         net (fo=2, routed)           0.539     2.680    i_id/reg_mod_H_reg_n_0_[11]
    SLICE_X35Y40         LUT3 (Prop_lut3_I1_O)        0.044     2.724 r  i_id/mod[11]_i_1/O
                         net (fo=1, routed)           0.000     2.724    i_id_n_445
    SLICE_X35Y40         FDRE                                         r  mod_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=5550, routed)        0.831     2.372    dac_clk_1x
    SLICE_X35Y40         FDRE                                         r  mod_reg[11]/C
                         clock pessimism             -0.075     2.297    
                         clock uncertainty            0.189     2.486    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.107     2.593    mod_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.132    





