Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Feb  7 10:41:51 2023
| Host         : inm-10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k70t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              41 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |               Enable Signal               |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk_in_IBUF_BUFG | processing_engine/sat                     |                                        |                1 |              1 |         1.00 |
|  clk_in_IBUF_BUFG | processing_engine/base_addr[9]_i_2_n_0    |                                        |                1 |              4 |         4.00 |
|  clk_in_IBUF_BUFG |                                           |                                        |                3 |              6 |         2.00 |
|  clk_in_IBUF_BUFG | processing_engine/base_addr[9]_i_2_n_0    | processing_engine/base_addr[9]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_in_IBUF_BUFG | processing_engine/assignment              |                                        |                2 |              8 |         4.00 |
|  clk_in_IBUF_BUFG | processing_engine/clause                  |                                        |                2 |              8 |         4.00 |
|  clk_in_IBUF_BUFG | processing_engine/initial_addr[9]_i_1_n_0 |                                        |                3 |             10 |         3.33 |
|  clk_in_IBUF_BUFG | processing_engine/state[1]                |                                        |                7 |             10 |         1.43 |
|  clk_in_IBUF_BUFG | processing_engine/addr_reg[9]_0           |                                        |                8 |             32 |         4.00 |
|  clk_in_IBUF_BUFG | processing_engine/addr_reg[8]_0           |                                        |                8 |             32 |         4.00 |
|  clk_in_IBUF_BUFG | processing_engine/write_en_reg_1          |                                        |                8 |             32 |         4.00 |
|  clk_in_IBUF_BUFG | processing_engine/write_en_reg_0          |                                        |                8 |             32 |         4.00 |
+-------------------+-------------------------------------------+----------------------------------------+------------------+----------------+--------------+


