<?xml version="1.0"?>
<dblpperson name="Roberto Giorgio Rizzo" pid="162/9992" n="11">
<person key="homepages/162/9992" mdate="2015-05-27">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
</person>
<r><article key="journals/tcasII/RizzoPC21" mdate="2021-02-11">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>TVFS: Topology Voltage Frequency Scaling for Reliable Embedded ConvNets.</title>
<pages>672-676</pages>
<year>2021</year>
<volume>68</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCSII.2020.3017538</ee>
<url>db/journals/tcasII/tcasII68.html#RizzoPC21</url>
</article>
</r>
<r><article key="journals/integration/RizzoCZ20" mdate="2020-06-15">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="99/3847-17">Jun Zhou 0017</author>
<title>Corrigendum to&#34;Approximate error detection-correction for efficient adaptive voltage Over-Scaling&#34;[Integration 63 (2018) 220-231].</title>
<pages>159</pages>
<year>2020</year>
<volume>70</volume>
<journal>Integr.</journal>
<ee>https://doi.org/10.1016/j.vlsi.2019.11.011</ee>
<url>db/journals/integration/integration70.html#RizzoCZ20</url>
</article>
</r>
<r><inproceedings key="conf/date/TenaceRBCC19" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars.</title>
<pages>372-377</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8714939</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#TenaceRBCC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/snams/PelusoRCC19" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author pid="241/1152">Antonio Cipolletta</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Inference on the Edge: Performance Analysis of an Image Classification Task Using Off-The-Shelf CPUs and Open-Source ConvNets.</title>
<pages>454-459</pages>
<year>2019</year>
<booktitle>SNAMS</booktitle>
<ee>https://doi.org/10.1109/SNAMS.2019.8931889</ee>
<crossref>conf/snams/2019</crossref>
<url>db/conf/snams/snams2019.html#PelusoRCC19</url>
</inproceedings>
</r>
<r><article key="journals/integration/RizzoCZ18" mdate="2020-06-15">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="99/3847-17">Jun Zhou 0017</author>
<title>Approximate Error Detection-Correction for efficient Adaptive Voltage Over-Scaling.</title>
<pages>220-231</pages>
<year>2018</year>
<volume>63</volume>
<journal>Integr.</journal>
<ee>https://doi.org/10.1016/j.vlsi.2018.04.008</ee>
<url>db/journals/integration/integration63.html#RizzoCZ18</url>
</article>
</r>
<r><inproceedings key="conf/iscas/RizzoTC18" mdate="2020-06-15">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Multiplication by Inference using Classification Trees: A Case-Study Analysis.</title>
<pages>1-5</pages>
<year>2018</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2018.8351206</ee>
<crossref>conf/iscas/2018</crossref>
<url>db/conf/iscas/iscas2018.html#RizzoTC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ngcas/RizzoC17" mdate="2020-06-15">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Tunable Error Detection-Correction for Efficient Adaptive Voltage Over-Scaling.</title>
<pages>13-16</pages>
<year>2017</year>
<booktitle>NGCAS</booktitle>
<ee>https://doi.org/10.1109/NGCAS.2017.75</ee>
<crossref>conf/ngcas/2017</crossref>
<url>db/conf/ngcas/ngcas2017.html#RizzoC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/RizzoPCZL17" mdate="2020-10-25">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="99/3847-17">Jun Zhou 0017</author>
<author pid="76/1820-15">Xin Liu 0015</author>
<title>Early bird sampling: A short-paths free error detection-correction strategy for data-driven VOS.</title>
<pages>1-6</pages>
<year>2017</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2017.8203472</ee>
<crossref>conf/vlsi/2017soc</crossref>
<url>db/conf/vlsi/vlsisoc2017.html#RizzoPCZL17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/RizzoPCZ17" mdate="2020-10-25">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="99/3847-17">Jun Zhou 0017</author>
<title>On the Efficiency of Early Bird Sampling (EBS) an Error Detection-Correction Scheme for Data-Driven Voltage Over-Scaling.</title>
<pages>153-177</pages>
<year>2017</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-030-15663-3_8</ee>
<crossref>conf/vlsi/2017socs</crossref>
<url>db/conf/vlsi/vlsisoc2017s.html#RizzoPCZ17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/PelusoRCMA16" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="48/4750">Massimo Alioto</author>
<title>Beyond Ideal DVFS Through Ultra-Fine Grain Vdd-Hopping.</title>
<pages>152-172</pages>
<year>2016</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-319-67104-8_8</ee>
<crossref>conf/vlsi/2016socs</crossref>
<url>db/conf/vlsi/vlsisoc2016s.html#PelusoRCMA16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/RizzoMCMP15" mdate="2018-11-06">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author pid="86/9611">Sandeep Miryala</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Design and Characterization of Analog-to-Digital Converters using Graphene P-N Junctions.</title>
<pages>253-258</pages>
<year>2015</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2742060.2742099</ee>
<crossref>conf/glvlsi/2015</crossref>
<url>db/conf/glvlsi/glvlsi2015.html#RizzoMCMP15</url>
</inproceedings>
</r>
<coauthors n="12" nc="1">
<co c="0"><na f="a/Alioto:Massimo" pid="48/4750">Massimo Alioto</na></co>
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="0"><na f="c/Calimera:Andrea" pid="36/291">Andrea Calimera</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="c/Cipolletta:Antonio" pid="241/1152">Antonio Cipolletta</na></co>
<co c="0"><na f="l/Liu_0015:Xin" pid="76/1820-15">Xin Liu 0015</na></co>
<co c="0"><na f="m/Macii:Enrico" pid="97/6648">Enrico Macii</na></co>
<co c="0"><na f="m/Miryala:Sandeep" pid="86/9611">Sandeep Miryala</na></co>
<co c="0"><na f="p/Peluso:Valentino" pid="191/6827">Valentino Peluso</na></co>
<co c="0"><na f="p/Poncino:Massimo" pid="20/691">Massimo Poncino</na></co>
<co c="0"><na f="t/Tenace:Valerio" pid="09/11301">Valerio Tenace</na></co>
<co c="0"><na f="z/Zhou_0017:Jun" pid="99/3847-17">Jun Zhou 0017</na></co>
</coauthors>
</dblpperson>

