{"vcs1":{"timestamp_begin":1740057466.239608445, "rt":4.32, "ut":4.08, "st":0.18}}
{"vcselab":{"timestamp_begin":1740057470.639969140, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1740057470.960928305, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740057465.938162712}
{"VCS_COMP_START_TIME": 1740057465.938162712}
{"VCS_COMP_END_TIME": 1740057471.269893457}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 288020}}
{"vcselab": {"peak_mem": 150352}}
