// Seed: 2598292824
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    input uwire id_8
);
  assign id_2 = -1'b0;
  wire id_10;
  logic [-1 'b0 : 1] id_11 = 1'b0;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
