Protel Design System Design Rule Check
PCB File : E:\OneDrive - Hanoi University of Science and Technology\2023\Research\CompactStepperDrive\Hardware\PCB_5A_HYBRID_SERVO.PcbDoc
Date     : 05-May-23
Time     : 10:18:32 AM

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: Bottom Layer-0Vdc

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (Bottom Layer-0Vdc) on Bottom Layer 
Rule Violations :1

Processing Rule : Width Constraint (Min=10mil) (Max=160mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.305mil < 10mil) Between Arc (2232.677mil,543.307mil) on Top Overlay And Pad C34-2(2186.03mil,560.035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.305mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (199.697mil,1732.966mil) (256.603mil,1876.666mil) on Top Overlay And Pad C30-1(228.347mil,1867.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C10-2(3288.386mil,1190.669mil) on Bottom Layer And Track (3254.386mil,1068.669mil)(3254.386mil,1221.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C10-2(3288.386mil,1190.669mil) on Bottom Layer And Track (3254.386mil,1221.669mil)(3321.386mil,1221.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C10-2(3288.386mil,1190.669mil) on Bottom Layer And Track (3263.386mil,1128.669mil)(3263.386mil,1162.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C10-2(3288.386mil,1190.669mil) on Bottom Layer And Track (3313.386mil,1128.669mil)(3313.386mil,1162.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-2(3288.386mil,1190.669mil) on Bottom Layer And Track (3321.386mil,1068.669mil)(3321.386mil,1221.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-1(1807.795mil,661.417mil) on Bottom Layer And Track (1686.795mil,627.417mil)(1839.795mil,627.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-1(1807.795mil,661.417mil) on Bottom Layer And Track (1686.795mil,694.417mil)(1839.795mil,694.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-1(1807.795mil,661.417mil) on Bottom Layer And Track (1745.795mil,636.417mil)(1779.795mil,636.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C1-1(1807.795mil,661.417mil) on Bottom Layer And Track (1745.795mil,686.417mil)(1779.795mil,686.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C1-1(1807.795mil,661.417mil) on Bottom Layer And Track (1839.795mil,627.417mil)(1839.795mil,694.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C11-1(2460.764mil,427.539mil) on Bottom Layer And Track (2425.63mil,404.752mil)(2425.63mil,459.311mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C11-1(2460.764mil,427.539mil) on Bottom Layer And Track (2425.63mil,459.311mil)(2495.63mil,459.311mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C11-1(2460.764mil,427.539mil) on Bottom Layer And Track (2433.764mil,399.146mil)(2433.764mil,381.146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.304mil < 10mil) Between Pad C11-1(2460.764mil,427.539mil) on Bottom Layer And Track (2487.764mil,381.146mil)(2487.764mil,399.146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C11-1(2460.764mil,427.539mil) on Bottom Layer And Track (2495.63mil,404.752mil)(2495.63mil,459.311mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.928mil < 10mil) Between Pad C11-2(2460.764mil,352.736mil) on Bottom Layer And Track (2425.63mil,321.311mil)(2425.63mil,374.24mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C11-2(2460.764mil,352.736mil) on Bottom Layer And Track (2425.63mil,321.311mil)(2495.63mil,321.311mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.288mil < 10mil) Between Pad C11-2(2460.764mil,352.736mil) on Bottom Layer And Track (2433.764mil,399.146mil)(2433.764mil,381.146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C11-2(2460.764mil,352.736mil) on Bottom Layer And Track (2487.764mil,381.146mil)(2487.764mil,399.146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C11-2(2460.764mil,352.736mil) on Bottom Layer And Track (2495.63mil,374.24mil)(2495.63mil,321.311mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1-2(1717.795mil,661.417mil) on Bottom Layer And Track (1686.795mil,627.417mil)(1686.795mil,694.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C1-2(1717.795mil,661.417mil) on Bottom Layer And Track (1686.795mil,627.417mil)(1839.795mil,627.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1-2(1717.795mil,661.417mil) on Bottom Layer And Track (1686.795mil,694.417mil)(1839.795mil,694.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(1717.795mil,661.417mil) on Bottom Layer And Track (1745.795mil,636.417mil)(1779.795mil,636.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C1-2(1717.795mil,661.417mil) on Bottom Layer And Track (1745.795mil,686.417mil)(1779.795mil,686.417mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-2(3194.488mil,1191.457mil) on Bottom Layer And Track (3160.488mil,1069.457mil)(3160.488mil,1222.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C12-2(3194.488mil,1191.457mil) on Bottom Layer And Track (3160.488mil,1222.457mil)(3227.488mil,1222.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-2(3194.488mil,1191.457mil) on Bottom Layer And Track (3169.488mil,1129.457mil)(3169.488mil,1163.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C12-2(3194.488mil,1191.457mil) on Bottom Layer And Track (3219.488mil,1129.457mil)(3219.488mil,1163.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(3194.488mil,1191.457mil) on Bottom Layer And Track (3227.488mil,1069.457mil)(3227.488mil,1222.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C13-1(1399.433mil,560.89mil) on Bottom Layer And Track (1353.039mil,533.89mil)(1371.039mil,533.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.304mil < 10mil) Between Pad C13-1(1399.433mil,560.89mil) on Bottom Layer And Track (1353.039mil,587.89mil)(1371.039mil,587.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C13-1(1399.433mil,560.89mil) on Bottom Layer And Track (1376.646mil,526.024mil)(1431.205mil,526.024mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C13-1(1399.433mil,560.89mil) on Bottom Layer And Track (1376.646mil,596.024mil)(1431.205mil,596.024mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C13-1(1399.433mil,560.89mil) on Bottom Layer And Track (1431.205mil,526.024mil)(1431.205mil,596.024mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C13-2(1324.63mil,560.89mil) on Bottom Layer And Track (1293.205mil,526.024mil)(1293.205mil,596.024mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.671mil < 10mil) Between Pad C13-2(1324.63mil,560.89mil) on Bottom Layer And Track (1293.205mil,526.024mil)(1346.134mil,526.024mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C13-2(1324.63mil,560.89mil) on Bottom Layer And Track (1293.205mil,596.024mil)(1346.134mil,596.024mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C13-2(1324.63mil,560.89mil) on Bottom Layer And Track (1353.039mil,533.89mil)(1371.039mil,533.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C13-2(1324.63mil,560.89mil) on Bottom Layer And Track (1353.039mil,587.89mil)(1371.039mil,587.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(3401.575mil,2165.354mil) on Bottom Layer And Track (3360.236mil,2053.74mil)(3360.236mil,2276.969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C17-2(3358.543mil,701.772mil) on Bottom Layer And Track (3327.543mil,667.772mil)(3327.543mil,734.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-2(3358.543mil,701.772mil) on Bottom Layer And Track (3327.543mil,667.772mil)(3480.543mil,667.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-2(3358.543mil,701.772mil) on Bottom Layer And Track (3327.543mil,734.771mil)(3480.543mil,734.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C17-2(3358.543mil,701.772mil) on Bottom Layer And Track (3386.543mil,676.771mil)(3420.543mil,676.771mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C17-2(3358.543mil,701.772mil) on Bottom Layer And Track (3386.543mil,726.772mil)(3420.543mil,726.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-1(180.118mil,812.008mil) on Bottom Layer And Track (148.622mil,684.764mil)(148.622mil,939.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad C26-2(860.241mil,2558.064mil) on Bottom Layer And Track (750.866mil,2525.07mil)(890.866mil,2525.07mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad C26-2(860.241mil,2558.064mil) on Bottom Layer And Track (750.866mil,2592.07mil)(890.866mil,2592.07mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C26-2(860.241mil,2558.064mil) on Bottom Layer And Track (803.866mil,2533.07mil)(837.866mil,2533.07mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mil < 10mil) Between Pad C26-2(860.241mil,2558.064mil) on Bottom Layer And Track (803.866mil,2583.07mil)(837.866mil,2583.07mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad C26-2(860.241mil,2558.064mil) on Bottom Layer And Track (890.866mil,2592.07mil)(890.866mil,2525.07mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-1(2862.205mil,694.882mil) on Bottom Layer And Track (2734.961mil,663.386mil)(2989.449mil,663.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-2(2862.205mil,1037.402mil) on Bottom Layer And Track (2659.449mil,1068.898mil)(3064.961mil,1068.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad C30-1(228.347mil,1867.126mil) on Top Layer And Track (159.055mil,1776.575mil)(159.055mil,2144.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Pad C30-1(228.347mil,1867.126mil) on Top Layer And Track (298.032mil,2144.362mil)(298.032mil,1776.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.736mil < 10mil) Between Pad C30-2(228.347mil,2087.599mil) on Top Layer And Track (159.055mil,1776.575mil)(159.055mil,2144.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.736mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.051mil < 10mil) Between Pad C30-2(228.347mil,2087.599mil) on Top Layer And Track (159.055mil,2144.362mil)(298.032mil,2144.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.051mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Pad C30-2(228.347mil,2087.599mil) on Top Layer And Track (298.032mil,2144.362mil)(298.032mil,1776.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C33-2(771.654mil,2035.748mil) on Bottom Layer And Track (746.654mil,1973.748mil)(746.654mil,2007.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C33-2(771.654mil,2035.748mil) on Bottom Layer And Track (796.654mil,2007.748mil)(796.654mil,1973.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad C34-1(2186.03mil,638.774mil) on Top Layer And Track (2152.023mil,529.409mil)(2152.023mil,669.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.482mil < 10mil) Between Pad C34-1(2186.03mil,638.774mil) on Top Layer And Track (2152.023mil,669.409mil)(2219.023mil,669.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-1(2186.03mil,638.774mil) on Top Layer And Track (2161.023mil,616.409mil)(2161.023mil,582.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mil < 10mil) Between Pad C34-1(2186.03mil,638.774mil) on Top Layer And Track (2211.023mil,582.409mil)(2211.023mil,616.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad C34-1(2186.03mil,638.774mil) on Top Layer And Track (2219.023mil,529.409mil)(2219.023mil,669.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.006mil < 10mil) Between Pad C34-2(2186.03mil,560.035mil) on Top Layer And Track (2152.023mil,529.409mil)(2152.023mil,669.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.472mil < 10mil) Between Pad C34-2(2186.03mil,560.035mil) on Top Layer And Track (2152.023mil,529.409mil)(2219.023mil,529.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-2(2186.03mil,560.035mil) on Top Layer And Track (2161.023mil,616.409mil)(2161.023mil,582.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-2(2186.03mil,560.035mil) on Top Layer And Track (2211.023mil,582.409mil)(2211.023mil,616.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.994mil < 10mil) Between Pad C34-2(2186.03mil,560.035mil) on Top Layer And Track (2219.023mil,529.409mil)(2219.023mil,669.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C36-1(2960.63mil,2165.354mil) on Bottom Layer And Track (3001.968mil,2053.74mil)(3001.968mil,2276.969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C36-2(2716.535mil,2165.354mil) on Bottom Layer And Track (2675.197mil,2001.969mil)(2675.197mil,2328.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C37-1(1987.031mil,413.252mil) on Bottom Layer And Track (1940.638mil,386.252mil)(1958.638mil,386.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.304mil < 10mil) Between Pad C37-1(1987.031mil,413.252mil) on Bottom Layer And Track (1940.638mil,440.252mil)(1958.638mil,440.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C37-1(1987.031mil,413.252mil) on Bottom Layer And Track (1964.244mil,378.386mil)(2018.803mil,378.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C37-1(1987.031mil,413.252mil) on Bottom Layer And Track (1964.244mil,448.386mil)(2018.803mil,448.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C37-1(1987.031mil,413.252mil) on Bottom Layer And Track (2018.803mil,378.386mil)(2018.803mil,448.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C39-1(2960.63mil,1515.748mil) on Bottom Layer And Track (3001.968mil,1404.134mil)(3001.968mil,1627.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C39-2(2716.535mil,1515.748mil) on Bottom Layer And Track (2675.197mil,1352.362mil)(2675.197mil,1679.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.598mil < 10mil) Between Pad C4-1(2539.37mil,669.016mil) on Bottom Layer And Track (2499.37mil,628.976mil)(2499.37mil,838.976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.638mil < 10mil) Between Pad C4-1(2539.37mil,669.016mil) on Bottom Layer And Track (2499.37mil,628.976mil)(2579.37mil,628.976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.598mil < 10mil) Between Pad C4-1(2539.37mil,669.016mil) on Bottom Layer And Track (2579.37mil,628.976mil)(2579.37mil,838.976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.598mil < 10mil) Between Pad C4-2(2539.37mil,798.937mil) on Bottom Layer And Track (2499.37mil,628.976mil)(2499.37mil,838.976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.638mil < 10mil) Between Pad C4-2(2539.37mil,798.937mil) on Bottom Layer And Track (2499.37mil,838.976mil)(2520.37mil,838.976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.638mil < 10mil) Between Pad C4-2(2539.37mil,798.937mil) on Bottom Layer And Track (2520.37mil,838.976mil)(2579.37mil,838.976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.598mil < 10mil) Between Pad C4-2(2539.37mil,798.937mil) on Bottom Layer And Track (2579.37mil,628.976mil)(2579.37mil,838.976mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.928mil < 10mil) Between Pad C7-2(2364.307mil,352.736mil) on Bottom Layer And Track (2329.173mil,321.311mil)(2329.173mil,374.24mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C7-2(2364.307mil,352.736mil) on Bottom Layer And Track (2329.173mil,321.311mil)(2399.173mil,321.311mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(2364.307mil,352.736mil) on Bottom Layer And Track (2337.307mil,381.146mil)(2337.307mil,399.146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(2364.307mil,352.736mil) on Bottom Layer And Track (2391.307mil,381.146mil)(2391.307mil,399.146mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-2(2364.307mil,352.736mil) on Bottom Layer And Track (2399.173mil,321.311mil)(2399.173mil,374.24mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad D3-2(92.52mil,2088.032mil) on Top Layer And Track (122.52mil,2088.032mil)(127.52mil,2088.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad D3-2(92.52mil,2088.032mil) on Top Layer And Track (127.52mil,1998.032mil)(127.52mil,2088.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad D3-2(92.52mil,2088.032mil) on Top Layer And Track (57.52mil,1998.032mil)(57.52mil,2088.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad D3-2(92.52mil,2088.032mil) on Top Layer And Track (57.52mil,2088.032mil)(62.52mil,2088.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.63mil < 10mil) Between Pad H1-1(1699.804mil,2511.811mil) on Multi-Layer And Track (1585.804mil,2512.811mil)(1645.804mil,2512.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.906mil < 10mil) Between Pad H1-2(1798.229mil,2511.811mil) on Multi-Layer And Text "CAN" (1786.418mil,2410.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.767mil < 10mil) Between Pad H1-3(1896.654mil,2511.811mil) on Multi-Layer And Text "CAN" (1786.418mil,2410.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.119mil < 10mil) Between Pad H1-4(1995.08mil,2511.811mil) on Multi-Layer And Track (2045.804mil,2512.811mil)(2109.804mil,2512.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.119mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.824mil < 10mil) Between Pad H2-1(2253.939mil,2511.811mil) on Multi-Layer And Text "RS-485-3" (2279.528mil,2410.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.63mil < 10mil) Between Pad H2-1(2253.939mil,2511.811mil) on Multi-Layer And Track (2139.939mil,2512.811mil)(2199.939mil,2512.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.451mil < 10mil) Between Pad H2-2(2352.364mil,2511.811mil) on Multi-Layer And Text "RS-485-3" (2279.528mil,2410.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.171mil < 10mil) Between Pad H2-3(2450.789mil,2511.811mil) on Multi-Layer And Text "RS-485-3" (2279.528mil,2410.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.171mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.119mil < 10mil) Between Pad H2-4(2549.215mil,2511.811mil) on Multi-Layer And Track (2599.939mil,2512.811mil)(2663.939mil,2512.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.119mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.17mil < 10mil) Between Pad H4-1(3362.204mil,2511.811mil) on Multi-Layer And Text "ST-LINK" (3387.793mil,2410.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.17mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.63mil < 10mil) Between Pad H4-1(3362.204mil,2511.811mil) on Multi-Layer And Track (3248.204mil,2512.811mil)(3308.204mil,2512.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad H5-1(4523.622mil,2019.685mil) on Multi-Layer And Track (4391.732mil,2106.299mil)(4482.283mil,2019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.63mil < 10mil) Between Pad H5-1(4523.622mil,2019.685mil) on Multi-Layer And Track (4524.622mil,2133.685mil)(4524.622mil,2073.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.63mil < 10mil) Between Pad H6-1(1145.67mil,2511.811mil) on Multi-Layer And Track (1031.67mil,2512.811mil)(1091.67mil,2512.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.906mil < 10mil) Between Pad H6-2(1244.095mil,2511.811mil) on Multi-Layer And Text "CAN" (1232.284mil,2410.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.767mil < 10mil) Between Pad H6-3(1342.52mil,2511.811mil) on Multi-Layer And Text "CAN" (1232.284mil,2410.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.767mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.824mil < 10mil) Between Pad H8-1(2809.056mil,2511.811mil) on Multi-Layer And Text "RS-485-3" (2834.644mil,2410.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.63mil < 10mil) Between Pad H8-1(2809.056mil,2511.811mil) on Multi-Layer And Track (2695.056mil,2512.811mil)(2755.056mil,2512.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.451mil < 10mil) Between Pad H8-2(2907.481mil,2511.811mil) on Multi-Layer And Text "RS-485-3" (2834.644mil,2410.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.171mil < 10mil) Between Pad H8-3(3005.906mil,2511.811mil) on Multi-Layer And Text "RS-485-3" (2834.644mil,2410.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.171mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.119mil < 10mil) Between Pad H8-4(3104.332mil,2511.811mil) on Multi-Layer And Track (3155.056mil,2512.811mil)(3219.056mil,2512.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.119mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC13-1(3612.205mil,606.496mil) on Bottom Layer And Track (3562.008mil,416.339mil)(3562.008mil,646.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC13-1(3612.205mil,606.496mil) on Bottom Layer And Track (3575.787mil,633.071mil)(3648.622mil,633.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.881mil < 10mil) Between Pad IC14-5(4012.795mil,889.961mil) on Bottom Layer And Track (3967.52mil,714.567mil)(3967.52mil,915.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.881mil < 10mil) Between Pad IC14-6(4012.795mil,839.961mil) on Bottom Layer And Track (3967.52mil,714.567mil)(3967.52mil,915.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.881mil < 10mil) Between Pad IC14-7(4012.795mil,789.961mil) on Bottom Layer And Track (3967.52mil,714.567mil)(3967.52mil,915.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.881mil < 10mil) Between Pad IC14-8(4012.795mil,739.961mil) on Bottom Layer And Track (3967.52mil,714.567mil)(3967.52mil,915.354mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.881mil < 10mil) Between Pad IC15-1(4705.709mil,370.276mil) on Bottom Layer And Track (4660.433mil,194.882mil)(4660.433mil,395.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.881mil < 10mil) Between Pad IC15-3(4705.709mil,270.276mil) on Bottom Layer And Track (4660.433mil,194.882mil)(4660.433mil,395.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.881mil < 10mil) Between Pad IC15-4(4705.709mil,220.276mil) on Bottom Layer And Track (4660.433mil,194.882mil)(4660.433mil,395.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.881mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.361mil < 10mil) Between Pad IC15-6(4483.268mil,270.276mil) on Bottom Layer And Track (4528.543mil,194.882mil)(4528.543mil,395.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.361mil < 10mil) Between Pad IC15-7(4483.268mil,320.276mil) on Bottom Layer And Track (4528.543mil,194.882mil)(4528.543mil,395.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.361mil < 10mil) Between Pad IC15-8(4483.268mil,370.276mil) on Bottom Layer And Track (4528.543mil,194.882mil)(4528.543mil,395.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-1(2700.984mil,618.583mil) on Top Layer And Track (2529.528mil,574.803mil)(2722.441mil,574.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC4-1(2700.984mil,618.583mil) on Top Layer And Track (2727.559mil,588.583mil)(2727.559mil,648.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-2(2650.984mil,618.583mil) on Top Layer And Track (2529.528mil,574.803mil)(2722.441mil,574.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-4(2550.984mil,618.583mil) on Top Layer And Track (2529.528mil,574.803mil)(2722.441mil,574.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-6(2600.984mil,405.039mil) on Top Layer And Track (2529.528mil,448.819mil)(2722.441mil,448.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.958mil < 10mil) Between Pad IC6-2(3213.976mil,1331.693mil) on Top Layer And Text "IC6" (3118.11mil,1381.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.415mil < 10mil) Between Pad IC6-2(3213.976mil,1331.693mil) on Top Layer And Track (3088.583mil,1286.417mil)(3289.37mil,1286.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC7-1(1146.063mil,425.197mil) on Top Layer And Track (1118.504mil,389.252mil)(1118.504mil,461.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-1(1146.063mil,425.197mil) on Top Layer And Track (1123.031mil,474.882mil)(1619.094mil,474.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-11(1596.063mil,705.669mil) on Top Layer And Track (1123.031mil,655.984mil)(1619.094mil,655.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-2(1196.063mil,425.197mil) on Top Layer And Track (1123.031mil,474.882mil)(1619.094mil,474.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-3(1246.063mil,425.197mil) on Top Layer And Track (1123.031mil,474.882mil)(1619.094mil,474.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-4(1296.063mil,425.197mil) on Top Layer And Track (1123.031mil,474.882mil)(1619.094mil,474.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-6(1396.063mil,425.197mil) on Top Layer And Track (1123.031mil,474.882mil)(1619.094mil,474.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-7(1446.063mil,425.197mil) on Top Layer And Track (1123.031mil,474.882mil)(1619.094mil,474.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC7-8(1496.063mil,425.197mil) on Top Layer And Track (1123.031mil,474.882mil)(1619.094mil,474.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-1(1278.032mil,1537.402mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-11(1278.032mil,1340.551mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-12(1278.032mil,1320.866mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-13(1278.032mil,1301.181mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-16(1278.032mil,1242.126mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-2(1278.032mil,1517.717mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-26(1533.465mil,1163.858mil) on Top Layer And Track (1320.866mil,1206.693mil)(1687.008mil,1206.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-27(1553.15mil,1163.858mil) on Top Layer And Track (1320.866mil,1206.693mil)(1687.008mil,1206.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-28(1572.835mil,1163.858mil) on Top Layer And Track (1320.866mil,1206.693mil)(1687.008mil,1206.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-29(1592.52mil,1163.858mil) on Top Layer And Track (1320.866mil,1206.693mil)(1687.008mil,1206.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-3(1278.032mil,1498.032mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-30(1612.205mil,1163.858mil) on Top Layer And Track (1320.866mil,1206.693mil)(1687.008mil,1206.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-31(1631.89mil,1163.858mil) on Top Layer And Track (1320.866mil,1206.693mil)(1687.008mil,1206.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-32(1651.575mil,1163.858mil) on Top Layer And Track (1320.866mil,1206.693mil)(1687.008mil,1206.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-33(1729.842mil,1242.126mil) on Top Layer And Track (1687.008mil,1206.693mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-34(1729.842mil,1261.811mil) on Top Layer And Track (1687.008mil,1206.693mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-36(1729.842mil,1301.181mil) on Top Layer And Track (1687.008mil,1206.693mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-37(1729.842mil,1320.866mil) on Top Layer And Track (1687.008mil,1206.693mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-38(1729.842mil,1340.551mil) on Top Layer And Track (1687.008mil,1206.693mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-4(1278.032mil,1478.347mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-41(1729.842mil,1399.606mil) on Top Layer And Track (1687.008mil,1206.693mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-5(1278.032mil,1458.661mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-51(1612.205mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-52(1592.52mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-53(1572.835mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-54(1553.15mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-55(1533.465mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-56(1513.78mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-57(1494.094mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-58(1474.409mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-59(1454.724mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-6(1278.032mil,1438.976mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-61(1415.354mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-62(1395.669mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-63(1375.984mil,1615.669mil) on Top Layer And Track (1320.866mil,1572.835mil)(1687.008mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-7(1278.032mil,1419.291mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-8(1278.032mil,1399.606mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC8-9(1278.032mil,1379.921mil) on Top Layer And Track (1320.866mil,1206.693mil)(1320.866mil,1572.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.005mil < 10mil) Between Pad J1-1(4374.016mil,255.906mil) on Multi-Layer And Text "GND" (4318.898mil,157.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad JP1-15(2172.44mil,157.481mil) on Multi-Layer And Text "AI4" (2144.094mil,4.921mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.852mil < 10mil) Between Pad JP1-17(2372.441mil,157.481mil) on Multi-Layer And Text "AI2" (2344.095mil,4.921mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.833mil < 10mil) Between Pad JP1-37(1072.439mil,257.479mil) on Multi-Layer And Text "0Vdc" (929.134mil,293.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.832mil < 10mil) Between Pad JP1-39(872.441mil,257.481mil) on Multi-Layer And Text "+Vcc" (728.346mil,293.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.438mil < 10mil) Between Pad JP1-6(1272.441mil,157.481mil) on Multi-Layer And Text "SLK" (1240.158mil,-0.001mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.545mil < 10mil) Between Pad JP2-11(3644.095mil,257.48mil) on Multi-Layer And Text "+VS" (3581.102mil,293.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad L3-1(2187.008mil,827.756mil) on Top Layer And Track (2155.512mil,794.291mil)(2155.512mil,747.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad L3-1(2187.008mil,827.756mil) on Top Layer And Track (2218.504mil,747.047mil)(2218.504mil,794.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad L3-2(2187.008mil,713.582mil) on Top Layer And Track (2155.512mil,794.291mil)(2155.512mil,747.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad L3-2(2187.008mil,713.582mil) on Top Layer And Track (2218.504mil,747.047mil)(2218.504mil,794.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.237mil < 10mil) Between Pad R10-2(1616.142mil,2354.331mil) on Top Layer And Text "R10" (1484.252mil,2330.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R10-2(1616.142mil,2354.331mil) on Top Layer And Track (1649.607mil,2322.835mil)(1696.851mil,2322.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R10-2(1616.142mil,2354.331mil) on Top Layer And Track (1649.607mil,2385.827mil)(1696.851mil,2385.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-2(1616.142mil,2354.331mil) on Top Layer And Track (988.189mil,2401.575mil)(4137.795mil,2401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(1942.639mil,70.866mil) on Bottom Layer And Text "R1" (1918.307mil,62.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(1942.639mil,70.866mil) on Bottom Layer And Track (1827.638mil,103.866mil)(1967.638mil,103.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(1942.639mil,70.866mil) on Bottom Layer And Track (1827.638mil,36.866mil)(1967.638mil,36.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-1(1942.639mil,70.866mil) on Bottom Layer And Track (1880.639mil,45.866mil)(1914.639mil,45.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R1-1(1942.639mil,70.866mil) on Bottom Layer And Track (1880.639mil,95.866mil)(1914.639mil,95.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R1-1(1942.639mil,70.866mil) on Bottom Layer And Track (1967.638mil,36.866mil)(1967.638mil,103.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(2721.147mil,547.244mil) on Bottom Layer And Track (2606.146mil,513.244mil)(2746.146mil,513.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(2721.147mil,547.244mil) on Bottom Layer And Track (2606.146mil,580.244mil)(2746.146mil,580.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R11-1(2721.147mil,547.244mil) on Bottom Layer And Track (2659.147mil,522.244mil)(2693.147mil,522.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R11-1(2721.147mil,547.244mil) on Bottom Layer And Track (2659.147mil,572.244mil)(2693.147mil,572.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R11-1(2721.147mil,547.244mil) on Bottom Layer And Track (2746.146mil,513.244mil)(2746.146mil,580.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.996mil < 10mil) Between Pad R1-2(1852.639mil,70.866mil) on Bottom Layer And Text "R1" (1918.307mil,62.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R1-2(1852.639mil,70.866mil) on Bottom Layer And Track (1827.638mil,103.866mil)(1827.638mil,36.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(1852.639mil,70.866mil) on Bottom Layer And Track (1827.638mil,103.866mil)(1967.638mil,103.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(1852.639mil,70.866mil) on Bottom Layer And Track (1827.638mil,36.866mil)(1967.638mil,36.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(1852.639mil,70.866mil) on Bottom Layer And Track (1880.639mil,45.866mil)(1914.639mil,45.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R1-2(1852.639mil,70.866mil) on Bottom Layer And Track (1880.639mil,95.866mil)(1914.639mil,95.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R13-1(1899.331mil,2354.331mil) on Top Layer And Track (1773.331mil,2315.331mil)(1935.331mil,2315.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R13-1(1899.331mil,2354.331mil) on Top Layer And Track (1773.331mil,2393.331mil)(1935.331mil,2393.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R13-1(1899.331mil,2354.331mil) on Top Layer And Track (1935.331mil,2315.331mil)(1935.331mil,2393.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R13-2(1809.331mil,2354.331mil) on Top Layer And Track (1773.331mil,2315.331mil)(1773.331mil,2393.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R13-2(1809.331mil,2354.331mil) on Top Layer And Track (1773.331mil,2315.331mil)(1935.331mil,2315.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R13-2(1809.331mil,2354.331mil) on Top Layer And Track (1773.331mil,2393.331mil)(1935.331mil,2393.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(2621.773mil,757.874mil) on Top Layer And Track (2506.772mil,724.874mil)(2646.772mil,724.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-1(2621.773mil,757.874mil) on Top Layer And Track (2506.772mil,791.874mil)(2646.772mil,791.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-1(2621.773mil,757.874mil) on Top Layer And Track (2559.773mil,732.874mil)(2593.773mil,732.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R15-1(2621.773mil,757.874mil) on Top Layer And Track (2559.773mil,782.874mil)(2593.773mil,782.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R15-1(2621.773mil,757.874mil) on Top Layer And Track (2646.772mil,724.874mil)(2646.772mil,791.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R15-2(2531.773mil,757.874mil) on Top Layer And Track (2506.772mil,724.874mil)(2506.772mil,791.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(2531.773mil,757.874mil) on Top Layer And Track (2506.772mil,724.874mil)(2646.772mil,724.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R15-2(2531.773mil,757.874mil) on Top Layer And Track (2506.772mil,791.874mil)(2646.772mil,791.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(2531.773mil,757.874mil) on Top Layer And Track (2559.773mil,732.874mil)(2593.773mil,732.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R15-2(2531.773mil,757.874mil) on Top Layer And Track (2559.773mil,782.874mil)(2593.773mil,782.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R16-2(2531.773mil,836.614mil) on Top Layer And Track (2506.772mil,803.614mil)(2506.772mil,870.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(2531.773mil,836.614mil) on Top Layer And Track (2506.772mil,803.614mil)(2646.772mil,803.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R16-2(2531.773mil,836.614mil) on Top Layer And Track (2506.772mil,870.614mil)(2646.772mil,870.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(2531.773mil,836.614mil) on Top Layer And Track (2559.773mil,811.614mil)(2593.773mil,811.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R16-2(2531.773mil,836.614mil) on Top Layer And Track (2559.773mil,861.614mil)(2593.773mil,861.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R17-2(2365.157mil,345.75mil) on Top Layer And Track (2331.157mil,320.748mil)(2331.157mil,460.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R17-2(2365.157mil,345.75mil) on Top Layer And Track (2331.157mil,320.748mil)(2398.157mil,320.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(2365.157mil,345.75mil) on Top Layer And Track (2340.157mil,373.75mil)(2340.157mil,407.749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R17-2(2365.157mil,345.75mil) on Top Layer And Track (2390.157mil,373.75mil)(2390.157mil,407.75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(2365.157mil,345.75mil) on Top Layer And Track (2398.157mil,320.748mil)(2398.157mil,460.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-2(2365.157mil,345.75mil) on Top Layer And Track (988.189mil,354.331mil)(4137.795mil,354.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-1(2458.661mil,345.746mil) on Top Layer And Track (2425.661mil,320.748mil)(2425.661mil,460.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R19-1(2458.661mil,345.746mil) on Top Layer And Track (2425.661mil,320.748mil)(2492.661mil,320.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(2458.661mil,345.746mil) on Top Layer And Track (2433.661mil,407.746mil)(2433.661mil,373.746mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R19-1(2458.661mil,345.746mil) on Top Layer And Track (2483.662mil,373.746mil)(2483.662mil,407.746mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R19-1(2458.661mil,345.746mil) on Top Layer And Track (2492.661mil,320.748mil)(2492.661mil,460.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(2458.661mil,345.746mil) on Top Layer And Track (988.189mil,354.331mil)(4137.795mil,354.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R2-1(2256.18mil,2602.362mil) on Bottom Layer And Track (2231.181mil,2569.362mil)(2231.181mil,2636.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(2256.18mil,2602.362mil) on Bottom Layer And Track (2231.181mil,2569.362mil)(2371.181mil,2569.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(2256.18mil,2602.362mil) on Bottom Layer And Track (2231.181mil,2636.362mil)(2371.181mil,2636.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2256.18mil,2602.362mil) on Bottom Layer And Track (2284.18mil,2577.362mil)(2318.18mil,2577.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R2-1(2256.18mil,2602.362mil) on Bottom Layer And Track (2284.18mil,2627.362mil)(2318.18mil,2627.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R21-1(2080.434mil,658.465mil) on Bottom Layer And Track (1965.433mil,624.465mil)(2105.433mil,624.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(2080.434mil,658.465mil) on Bottom Layer And Track (1965.433mil,691.465mil)(2105.433mil,691.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R21-1(2080.434mil,658.465mil) on Bottom Layer And Track (2018.435mil,633.465mil)(2052.434mil,633.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R21-1(2080.434mil,658.465mil) on Bottom Layer And Track (2018.435mil,683.465mil)(2052.435mil,683.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R21-1(2080.434mil,658.465mil) on Bottom Layer And Track (2105.433mil,624.465mil)(2105.433mil,691.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R22-2(2390.471mil,863.189mil) on Top Layer And Track (2275.472mil,829.189mil)(2415.472mil,829.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(2390.471mil,863.189mil) on Top Layer And Track (2275.472mil,896.189mil)(2415.472mil,896.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R22-2(2390.471mil,863.189mil) on Top Layer And Track (2328.471mil,838.189mil)(2362.471mil,838.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R22-2(2390.471mil,863.189mil) on Top Layer And Track (2328.471mil,888.189mil)(2362.471mil,888.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R22-2(2390.471mil,863.189mil) on Top Layer And Track (2415.472mil,829.189mil)(2415.472mil,896.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R24-1(4411.417mil,2500mil) on Top Layer And Track (4330.709mil,2468.504mil)(4377.953mil,2468.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R24-1(4411.417mil,2500mil) on Top Layer And Track (4330.709mil,2531.496mil)(4377.953mil,2531.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R24-2(4297.244mil,2500mil) on Top Layer And Track (4330.709mil,2468.504mil)(4377.953mil,2468.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R24-2(4297.244mil,2500mil) on Top Layer And Track (4330.709mil,2531.496mil)(4377.953mil,2531.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R27-2(4297.244mil,2401.575mil) on Top Layer And Track (4330.709mil,2370.079mil)(4377.953mil,2370.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R27-2(4297.244mil,2401.575mil) on Top Layer And Track (4330.709mil,2433.071mil)(4377.953mil,2433.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad R28-2(4297.244mil,2303.15mil) on Top Layer And Track (4330.709mil,2271.654mil)(4377.953mil,2271.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(2092.246mil,70.866mil) on Bottom Layer And Text "R3" (2068.898mil,79.724mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(2092.246mil,70.866mil) on Bottom Layer And Track (1977.245mil,103.866mil)(2117.245mil,103.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(2092.246mil,70.866mil) on Bottom Layer And Track (1977.245mil,36.866mil)(2117.245mil,36.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-1(2092.246mil,70.866mil) on Bottom Layer And Track (2030.246mil,45.866mil)(2064.246mil,45.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R3-1(2092.246mil,70.866mil) on Bottom Layer And Track (2030.246mil,95.866mil)(2064.246mil,95.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R3-1(2092.246mil,70.866mil) on Bottom Layer And Track (2117.245mil,36.866mil)(2117.245mil,103.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.979mil < 10mil) Between Pad R3-2(2002.246mil,70.866mil) on Bottom Layer And Text "R3" (2068.898mil,79.724mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(2002.246mil,70.866mil) on Bottom Layer And Track (1977.245mil,103.866mil)(2117.245mil,103.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R3-2(2002.246mil,70.866mil) on Bottom Layer And Track (1977.245mil,36.866mil)(1977.245mil,103.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(2002.246mil,70.866mil) on Bottom Layer And Track (1977.245mil,36.866mil)(2117.245mil,36.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(2002.246mil,70.866mil) on Bottom Layer And Track (2030.246mil,45.866mil)(2064.246mil,45.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R3-2(2002.246mil,70.866mil) on Bottom Layer And Track (2030.246mil,95.866mil)(2064.246mil,95.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R37-1(865.868mil,2478.345mil) on Bottom Layer And Track (750.866mil,2444.345mil)(890.866mil,2444.345mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R37-1(865.868mil,2478.345mil) on Bottom Layer And Track (750.866mil,2511.345mil)(890.866mil,2511.345mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R37-1(865.868mil,2478.345mil) on Bottom Layer And Track (803.868mil,2453.345mil)(837.868mil,2453.345mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R37-1(865.868mil,2478.345mil) on Bottom Layer And Track (803.868mil,2503.345mil)(837.868mil,2503.345mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R37-1(865.868mil,2478.345mil) on Bottom Layer And Track (890.866mil,2444.345mil)(890.866mil,2511.345mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R38-1(92.52mil,1834.92mil) on Top Layer And Track (117.52mil,1862.92mil)(117.52mil,1896.92mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R38-1(92.52mil,1834.92mil) on Top Layer And Track (126.52mil,1809.921mil)(126.52mil,1949.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R38-1(92.52mil,1834.92mil) on Top Layer And Track (59.52mil,1809.921mil)(126.52mil,1809.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R38-1(92.52mil,1834.92mil) on Top Layer And Track (59.52mil,1809.921mil)(59.52mil,1949.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R38-1(92.52mil,1834.92mil) on Top Layer And Track (67.52mil,1862.92mil)(67.52mil,1896.92mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(2951.498mil,2424.213mil) on Bottom Layer And Track (2836.496mil,2390.213mil)(2976.496mil,2390.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(2951.498mil,2424.213mil) on Bottom Layer And Track (2836.496mil,2457.213mil)(2976.496mil,2457.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-1(2951.498mil,2424.213mil) on Bottom Layer And Track (2889.498mil,2399.213mil)(2923.498mil,2399.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.683mil < 10mil) Between Pad R5-1(2951.498mil,2424.213mil) on Bottom Layer And Track (2889.498mil,2449.213mil)(2923.498mil,2449.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.683mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.813mil < 10mil) Between Pad R5-1(2951.498mil,2424.213mil) on Bottom Layer And Track (2976.496mil,2390.213mil)(2976.496mil,2457.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R5-2(2861.498mil,2424.213mil) on Bottom Layer And Track (2836.496mil,2390.213mil)(2836.496mil,2457.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(2861.498mil,2424.213mil) on Bottom Layer And Track (2836.496mil,2390.213mil)(2976.496mil,2390.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(2861.498mil,2424.213mil) on Bottom Layer And Track (2836.496mil,2457.213mil)(2976.496mil,2457.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(2861.498mil,2424.213mil) on Bottom Layer And Track (2889.498mil,2399.213mil)(2923.498mil,2399.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R5-2(2861.498mil,2424.213mil) on Bottom Layer And Track (2889.498mil,2449.213mil)(2923.498mil,2449.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(2049.487mil,2354.331mil) on Top Layer And Track (2077.487mil,2329.331mil)(2111.487mil,2329.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R6-1(2049.487mil,2354.331mil) on Top Layer And Track (2077.487mil,2379.331mil)(2111.487mil,2379.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.817mil < 10mil) Between Pad R8-2(1372.324mil,1838.583mil) on Top Layer And Track (1347.322mil,1805.583mil)(1347.322mil,1872.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(1372.324mil,1838.583mil) on Top Layer And Track (1347.322mil,1805.583mil)(1487.322mil,1805.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(1372.324mil,1838.583mil) on Top Layer And Track (1347.322mil,1872.583mil)(1487.322mil,1872.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(1372.324mil,1838.583mil) on Top Layer And Track (1400.324mil,1813.583mil)(1434.324mil,1813.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.315mil < 10mil) Between Pad R8-2(1372.324mil,1838.583mil) on Top Layer And Track (1400.324mil,1863.583mil)(1434.324mil,1863.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.872mil < 10mil) Between Pad U1-2(1643.504mil,2018.701mil) on Top Layer And Track (1568.11mil,2063.977mil)(1768.897mil,2063.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.872mil < 10mil) Between Pad U1-3(1693.504mil,2018.701mil) on Top Layer And Track (1568.11mil,2063.977mil)(1768.897mil,2063.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.872mil < 10mil) Between Pad U1-4(1743.504mil,2018.701mil) on Top Layer And Track (1568.11mil,2063.977mil)(1768.897mil,2063.977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.415mil < 10mil) Between Pad U1-6(1693.504mil,2241.142mil) on Top Layer And Track (1568.11mil,2195.866mil)(1768.897mil,2195.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.415mil < 10mil) Between Pad U1-7(1643.504mil,2241.142mil) on Top Layer And Track (1568.11mil,2195.866mil)(1768.897mil,2195.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.072mil < 10mil) Between Pad U2-3(2370.079mil,543.307mil) on Top Layer And Text "R17" (2322.835mil,468.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.872mil < 10mil) Between Pad U2-3(2370.079mil,543.307mil) on Top Layer And Track (2244.685mil,588.583mil)(2445.472mil,588.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-4(2420.079mil,543.307mil) on Top Layer And Text "R17" (2322.835mil,468.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.872mil < 10mil) Between Pad U2-4(2420.079mil,543.307mil) on Top Layer And Track (2244.685mil,588.583mil)(2445.472mil,588.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.415mil < 10mil) Between Pad U2-6(2370.079mil,765.748mil) on Top Layer And Track (2244.685mil,720.472mil)(2445.472mil,720.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.415mil < 10mil) Between Pad U2-7(2320.079mil,765.748mil) on Top Layer And Track (2244.685mil,720.472mil)(2445.472mil,720.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.415mil < 10mil) Between Pad U2-8(2270.079mil,765.748mil) on Top Layer And Track (2244.685mil,720.472mil)(2445.472mil,720.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad U3-2(3919.291mil,2413.386mil) on Top Layer And Track (3843.504mil,2457.677mil)(4245.079mil,2457.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-2(3919.291mil,2413.386mil) on Top Layer And Track (988.189mil,2401.575mil)(4137.795mil,2401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad U3-3(3969.291mil,2413.386mil) on Top Layer And Track (3843.504mil,2457.677mil)(4245.079mil,2457.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-3(3969.291mil,2413.386mil) on Top Layer And Track (988.189mil,2401.575mil)(4137.795mil,2401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad U3-4(4019.291mil,2413.386mil) on Top Layer And Track (3843.504mil,2457.677mil)(4245.079mil,2457.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-4(4019.291mil,2413.386mil) on Top Layer And Track (988.189mil,2401.575mil)(4137.795mil,2401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad U3-5(4069.291mil,2413.386mil) on Top Layer And Track (3843.504mil,2457.677mil)(4245.079mil,2457.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-5(4069.291mil,2413.386mil) on Top Layer And Track (988.189mil,2401.575mil)(4137.795mil,2401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad U3-6(4119.292mil,2413.386mil) on Top Layer And Track (3843.504mil,2457.677mil)(4245.079mil,2457.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.693mil < 10mil) Between Pad U3-6(4119.292mil,2413.386mil) on Top Layer And Track (4137.795mil,354.331mil)(4137.795mil,2401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-6(4119.292mil,2413.386mil) on Top Layer And Track (988.189mil,2401.575mil)(4137.795mil,2401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.493mil < 10mil) Between Pad U4-2(2003.543mil,542.323mil) on Top Layer And Text "R20" (1893.701mil,464.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.493mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.872mil < 10mil) Between Pad U4-2(2003.543mil,542.323mil) on Top Layer And Track (1928.149mil,587.598mil)(2128.937mil,587.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.872mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U5-3(391.732mil,1881.889mil) on Top Layer And Track (450.787mil,1840.551mil)(450.787mil,2104.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U5-4(620.079mil,1972.441mil) on Top Layer And Track (561.024mil,1840.551mil)(561.024mil,2104.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.459mil < 10mil) Between Pad VIT4-VIT1(1185.04mil,974.409mil) on Multi-Layer And Text "QEA" (998.383mil,1063.565mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.591mil < 10mil) Between Pad X1-1(1027.559mil,1535.039mil) on Multi-Layer And Track (1028.559mil,1456.039mil)(1028.559mil,1487.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.494mil < 10mil) Between Pad X1-1(1027.559mil,1535.039mil) on Multi-Layer And Track (988.189mil,354.331mil)(988.189mil,2401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.494mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.469mil < 10mil) Between Pad X1-2(1027.559mil,1335.039mil) on Multi-Layer And Track (1028.559mil,1385.04mil)(1028.559mil,1415.04mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.494mil < 10mil) Between Pad X1-2(1027.559mil,1335.039mil) on Multi-Layer And Track (988.189mil,354.331mil)(988.189mil,2401.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.494mil]
Rule Violations :343

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1874.213mil,768.701mil) on Top Overlay And Text "U4" (1917.323mil,732.874mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.174mil < 10mil) Between Arc (2232.677mil,543.307mil) on Top Overlay And Text "C34" (2133.858mil,479.331mil) on Top Overlay Silk Text to Silk Clearance [9.174mil]
   Violation between Silk To Silk Clearance Constraint: (6.716mil < 10mil) Between Text "5V" (4145.669mil,224.606mil) on Top Overlay And Track (4140.016mil,55.512mil)(4140.016mil,856.693mil) on Top Overlay Silk Text to Silk Clearance [6.716mil]
   Violation between Silk To Silk Clearance Constraint: (7.874mil < 10mil) Between Text "B+" (4145.669mil,324.606mil) on Top Overlay And Track (4137.795mil,354.331mil)(4137.795mil,2401.575mil) on Top Overlay Silk Text to Silk Clearance [7.874mil]
   Violation between Silk To Silk Clearance Constraint: (6.716mil < 10mil) Between Text "B+" (4145.669mil,324.606mil) on Top Overlay And Track (4140.016mil,55.512mil)(4140.016mil,856.693mil) on Top Overlay Silk Text to Silk Clearance [6.716mil]
   Violation between Silk To Silk Clearance Constraint: (7.874mil < 10mil) Between Text "B+" (4145.669mil,324.606mil) on Top Overlay And Track (988.189mil,354.331mil)(4137.795mil,354.331mil) on Top Overlay Silk Text to Silk Clearance [7.874mil]
   Violation between Silk To Silk Clearance Constraint: (9.429mil < 10mil) Between Text "C18" (393.701mil,1500mil) on Bottom Overlay And Track (155.512mil,1483.071mil)(523.299mil,1483.071mil) on Bottom Overlay Silk Text to Silk Clearance [9.429mil]
   Violation between Silk To Silk Clearance Constraint: (4.844mil < 10mil) Between Text "C38" (4783.465mil,444.882mil) on Bottom Overlay And Track (4664.488mil,498.567mil)(4664.488mil,431.567mil) on Bottom Overlay Silk Text to Silk Clearance [4.844mil]
   Violation between Silk To Silk Clearance Constraint: (8.796mil < 10mil) Between Text "ON" (2869.095mil,501.969mil) on Top Overlay And Track (2794.488mil,495.673mil)(2933.858mil,495.673mil) on Top Overlay Silk Text to Silk Clearance [8.796mil]
   Violation between Silk To Silk Clearance Constraint: (5.76mil < 10mil) Between Text "R21" (2078.74mil,704.724mil) on Bottom Overlay And Track (1965.433mil,691.465mil)(2105.433mil,691.465mil) on Bottom Overlay Silk Text to Silk Clearance [5.76mil]
   Violation between Silk To Silk Clearance Constraint: (6.127mil < 10mil) Between Text "R8" (1406.496mil,1751.968mil) on Top Overlay And Track (1347.322mil,1805.583mil)(1487.322mil,1805.583mil) on Top Overlay Silk Text to Silk Clearance [6.127mil]
Rule Violations :11

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule'))
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT SIP Component IC10-BTS7960B (2846.457mil,1200.787mil) on Top Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT SIP Component IC11-BTS7960B (3862.205mil,1712.599mil) on Top Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT SIP Component IC17-BTS7960B (2846.457mil,1850.394mil) on Top Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT SIP Component IC18-BTS7960B (3862.205mil,1062.992mil) on Top Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component C14-33uF/35V (3523.622mil,2165.354mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component C15-33uF/35V (3527.559mil,1397.638mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component C16-1uF (3361.22mil,220.472mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component C17-1uF (3403.543mil,701.772mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component C29-1uF (3084.646mil,556.102mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component C36-33uF/35V (2838.583mil,2165.354mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component C39-33uF/35V (2838.583mil,1515.748mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component R34-82k (3207.677mil,220.472mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component R35-4.7k (3360.51mil,293.307mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component R48-1k (2338.583mil,1771.654mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component R49-1k (2338.583mil,1123.048mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component R50-1k (3409.449mil,1639.764mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SMT Small Component R51-1k (3354.331mil,980.315mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SOIC Component IC13-ACPL-C87A-500E (3402.559mil,531.496mil) on Bottom Layer 
   Violation between Room Definition: Between Room MC33886_PowerModule (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MC33886_PowerModule')) And SOIC Component IC19-Si8660BA-B-IS1 (2094.488mil,1358.268mil) on Top Layer 
Rule Violations :19

Processing Rule : Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO'))
   Violation between Room Definition: Between Component IC20-LTV-357T (3950.787mil,1873.032mil) on Bottom Layer And Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) 
   Violation between Room Definition: Between Component Q1-BCP54TA (4287.402mil,1822.835mil) on Bottom Layer And Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component C13-1uF (1362.205mil,561.024mil) on Bottom Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component DIO1-Diode SMD (4696.85mil,1862.205mil) on Bottom Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component DO1-LED (4314.961mil,2078.74mil) on Top Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component LED1-LED 0805 (1956.693mil,2090.551mil) on Bottom Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component LED2-LED 0805 (1833.646mil,2090.551mil) on Bottom Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component R24-3.3k (4354.331mil,2500mil) on Top Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component R25-820R (1959.087mil,2250.173mil) on Bottom Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component R26-820R (1838.583mil,2250.173mil) on Bottom Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component R27-3.3k (4354.331mil,2401.575mil) on Top Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component R28-560R (4354.331mil,2303.15mil) on Top Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component R29-2.2k (4314.961mil,1862.205mil) on Top Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component R31-820R (3749.016mil,1867.403mil) on Bottom Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SMT Small Component R53-270R (4123.032mil,1997.047mil) on Bottom Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SOIC Component IC7-SN74HC245NSR (1371.063mil,565.433mil) on Top Layer 
   Violation between Room Definition: Between Room DI_DO_AI_AO (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('DI_DO_AI_AO')) And SOIC Component U3-IC_Toshiba_TLP291-4_eec (4044.291mil,2539.37mil) on Top Layer 
Rule Violations :17

Processing Rule : Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface'))
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SMT Small Component C35-Cap Semi (4330.709mil,161.417mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SMT Small Component C38-Cap Semi (4594.488mil,464.567mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SMT Small Component R39-3.3k (4125.984mil,839.961mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SMT Small Component R40-120R (4216.535mil,839.961mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SMT Small Component R41-3.3k (3889.764mil,740.158mil) on Top Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SMT Small Component R42-3.3k (4594.488mil,122.047mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SMT Small Component R43-120R (4165.354mil,405.512mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SMT Small Component R44-3.3k (4165.354mil,232.284mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SMT Small Component R45-3.3k (4165.354mil,578.74mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SMT Small Component R46-120R (4618.11mil,787.402mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SMT Small Component R47-3.3k (4437.008mil,787.402mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SOIC Component IC14-MAX485 (3901.575mil,814.961mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SOIC Component IC15-MAX485 (4594.488mil,295.276mil) on Bottom Layer 
   Violation between Room Definition: Between Room QEA_Interface (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('QEA_Interface')) And SOIC Component IC16-MAX485 (4594.488mil,618.11mil) on Bottom Layer 
Rule Violations :14

Processing Rule : Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply'))
   Violation between Room Definition: Between Component PS2-AS2-5-24 (205.906mil,472.441mil) on Top Layer And Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) 
   Violation between Room Definition: Between Component U5-LM1117-3.3V (505.906mil,1972.441mil) on Top Layer And Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component C18-330uF/25V (356.299mil,1413.386mil) on Bottom Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component C19-100uF/35V (351.378mil,812.008mil) on Bottom Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component C27-470uF/35V (2862.205mil,866.142mil) on Bottom Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component C30-100uF/25V (228.347mil,1977.362mil) on Top Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component C31-1uF (230.315mil,1977.362mil) on Bottom Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component C32-330uF/25V (771.654mil,1990.748mil) on Top Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component C33-1uF (771.654mil,1990.748mil) on Bottom Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component C34-Cap Semi (2186.023mil,599.409mil) on Top Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component D1-Diode SMD (230.315mil,196.85mil) on Top Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component D3-Green (92.52mil,1998.032mil) on Top Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component F1-0154004.DR (3199.319mil,143.701mil) on Top Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component F2-2A (561.024mil,196.85mil) on Top Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component L3-=Value (2187.008mil,770.669mil) on Top Layer 
   Violation between Room Definition: Between Room Power_Supply (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Power_Supply')) And SMT Small Component R38-820R (92.52mil,1879.921mil) on Top Layer 
Rule Violations :16

Processing Rule : Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6'))
   Violation between Room Definition: Between LCC Component IC8-STM32F405RGT6 (1503.937mil,1389.764mil) on Top Layer And Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And Small Component C20-JP2 (633.858mil,2460.63mil) on Top Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And Small Component VIT3-1 (3901.575mil,529.921mil) on Top Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And Small Component VIT4-1 (1185.04mil,974.409mil) on Top Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And Small Component VIT5-1 (1185.04mil,2204.724mil) on Top Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And Small Component VIT6-1 (3901.575mil,2204.724mil) on Top Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And Small Component X1-8Mhz (1027.559mil,1435.039mil) on Bottom Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And SMT Small Component C21-1uF (848.252mil,1247.898mil) on Bottom Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And SMT Small Component C22-Cap Semi (882.284mil,1503.937mil) on Bottom Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And SMT Small Component C23-Cap Semi (881.284mil,1365.158mil) on Bottom Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And SMT Small Component C24-Cap Semi (1464.567mil,1395.669mil) on Bottom Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And SMT Small Component C25-Cap Semi (1543.307mil,1395.669mil) on Bottom Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And SMT Small Component C26-0.1uF (820.866mil,2558.07mil) on Bottom Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And SMT Small Component C40-Cap Semi (1557.087mil,1517.716mil) on Bottom Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And SMT Small Component C8-Cap Semi (1582.677mil,1279.528mil) on Bottom Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And SMT Small Component L1-=Value (850.394mil,1165.354mil) on Bottom Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And SMT Small Component R37-0805 (820.866mil,2478.345mil) on Bottom Layer 
   Violation between Room Definition: Between Room MCU_STM32L433RCT6 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('MCU_STM32L433RCT6')) And SMT Small Component Reset1-SW (820.866mil,2518.7mil) on Top Layer 
Rule Violations :18

Processing Rule : Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal'))
   Violation between Room Definition: Between DIP Component J1-QEA (4274.016mil,256.299mil) on Top Layer And Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) 
   Violation between Room Definition: Between DIP Component JP1-JP 2x20 2.54 (1722.441mil,207.481mil) on Top Layer And Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) 
   Violation between Room Definition: Between DIP Component JP2-JP 2x6 2.54 (3794.095mil,207.48mil) on Top Layer And Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) 
   Violation between Room Definition: Between DIP Component S3-=partNo (299.213mil,2511.811mil) on Top Layer And Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) 
   Violation between Room Definition: Between Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) And SIP Component H1-CAN_1 (1700.804mil,2512.811mil) on Top Layer 
   Violation between Room Definition: Between Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) And SIP Component H2-RS485_3 (2254.939mil,2512.811mil) on Top Layer 
   Violation between Room Definition: Between Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) And SIP Component H3-L_SW (4520.685mil,2597.425mil) on Top Layer 
   Violation between Room Definition: Between Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) And SIP Component H4-ICSP (3363.204mil,2512.811mil) on Top Layer 
   Violation between Room Definition: Between Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) And SIP Component H5-BRAKE (4524.622mil,2018.685mil) on Top Layer 
   Violation between Room Definition: Between Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) And SIP Component H6-CAN_1 (1146.67mil,2512.811mil) on Top Layer 
   Violation between Room Definition: Between Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) And SIP Component H7-MOTOR (4622.047mil,1073.228mil) on Top Layer 
   Violation between Room Definition: Between Room Terminal (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Terminal')) And SIP Component H8-RS485_3 (2810.056mil,2512.811mil) on Top Layer 
Rule Violations :12

Processing Rule : Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication'))
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And Small Component S1-=partNo (2864.173mil,306.693mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component C1-1uF (1762.795mil,661.417mil) on Bottom Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component C2-1uF (2122.047mil,2133.858mil) on Bottom Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component C28-10uF (3481.299mil,512.795mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component C3-1uF (1149.606mil,1917.323mil) on Bottom Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component C4-105 (2539.37mil,733.976mil) on Bottom Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component C5-10uF (3556.102mil,512.52mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component IC21-78M05 (3282.48mil,519.685mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R10-120R (1673.228mil,2354.331mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R1-0805 (1897.638mil,70.866mil) on Bottom Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R11-3.3k (2676.146mil,547.244mil) on Bottom Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R12-3.3k (2676.146mil,468.504mil) on Bottom Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R13-3.3k (1854.331mil,2354.331mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R14-10k (1496.063mil,2129.921mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R15-3.3k (2576.772mil,757.874mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R16-3.3k (2576.772mil,836.614mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R2-0805 (2301.181mil,2602.362mil) on Bottom Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R3-0805 (2047.245mil,70.866mil) on Bottom Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R4-0805 (1793.307mil,413.386mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R5-0805 (2906.496mil,2424.213mil) on Bottom Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R6-0805 (2094.488mil,2354.331mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R7-3.3k (1417.322mil,1917.323mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R8-3.3k (1417.322mil,1838.583mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SMT Small Component R9-3.3k (1669.291mil,2133.858mil) on Bottom Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SOIC Component IC1-MAX3485 (1761.811mil,657.48mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SOIC Component IC2-MAX3485 (2122.047mil,2133.858mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SOIC Component IC3-24Cxx (1149.606mil,1917.323mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SOIC Component IC4-HPA02222DR (2625.984mil,511.811mil) on Top Layer 
   Violation between Room Definition: Between Room Communication (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Communication')) And SOIC Component U1-SN65HVD230D (1668.504mil,2129.921mil) on Top Layer 
Rule Violations :29

Processing Rule : Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense'))
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component C10-1uF (3288.386mil,1145.669mil) on Bottom Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component C11-1nF (2460.63mil,390.311mil) on Bottom Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component C12-10nF (3194.488mil,1146.457mil) on Bottom Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component C37-1nF (1949.803mil,413.386mil) on Bottom Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component C41-1nF (2170.142mil,390.921mil) on Bottom Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component C6-1uF (3214.843mil,1633.858mil) on Bottom Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component C7-1nF (2364.173mil,390.311mil) on Bottom Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component C9-10nF (3187.992mil,1874.016mil) on Bottom Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component R17-100k (2365.157mil,390.748mil) on Top Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component R18-100k (2274.606mil,390.748mil) on Top Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component R19-100k (2458.661mil,390.748mil) on Top Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component R20-100k (1948.819mil,414.37mil) on Top Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component R21-100k (2035.433mil,658.465mil) on Bottom Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component R22-100k (2345.472mil,863.189mil) on Top Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component R23-100k (2091.535mil,390.748mil) on Bottom Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SMT Small Component R36-100k (2028.543mil,864.173mil) on Top Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SOIC Component IC5-ACS712ELCTR-05A-T (3188.976mil,1876.968mil) on Top Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SOIC Component IC6-ACS712ELCTR-05A-T (3188.976mil,1220.473mil) on Top Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SOIC Component U2-LM2904 (2345.079mil,654.528mil) on Top Layer 
   Violation between Room Definition: Between Room Current_Sense (Bounding Region = (6062.98mil, 1102.36mil, 7322.82mil, 1476.375mil) (InComponentClass('Current_Sense')) And SOIC Component U4-LM2904 (2028.543mil,653.543mil) on Top Layer 
Rule Violations :20

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01