--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf SOURCE.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX
  Logical resource: XLXI_23/u0/u0/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX180
  Logical resource: XLXI_23/u0/u0/CLKFX180
  Location pin: DCM_X0Y2.CLKFX180
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: XLXI_23/u0/u0/CLKIN
  Logical resource: XLXI_23/u0/u0/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: XLXI_23/u0/u0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 60 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 55572570 paths analyzed, 3957 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.245ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_4 (SLICE_X8Y10.A2), 762715 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_4 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.340ns (Levels of Logic = 12)
  Clock Path Skew:      0.130ns (0.577 - 0.447)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 to XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CMUX    Tshcko                0.518   XLXI_65/XLXI_3/XLXI_2/XLXI_33/DI[31]_GND_133_o_equal_1_o<31>1
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A3      net (fanout=12)       1.491   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A       Tilo                  0.259   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd6
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X15Y17.B2      net (fanout=23)       1.749   XLXI_65/S1SEL<0>
    SLICE_X15Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O28
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O281
    SLICE_X23Y13.C2      net (fanout=20)       2.065   XLXI_65/XLXI_3/S1_O<5>
    SLICE_X23Y13.C       Tilo                  0.259   N148
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mxor_Din[1]_Din[18]_XOR_228_o_xo<0>
    SLICE_X25Y10.C6      net (fanout=22)       0.643   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[1]_Din[18]_XOR_228_o
    SLICE_X25Y10.C       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_10
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.C1      net (fanout=1)        1.022   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.CMUX    Tilo                  0.403   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_GND_152_o_sub_34_OUT<3>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_3
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_2_f7
    SLICE_X14Y9.B3       net (fanout=33)       1.386   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_Din[31]_Mux_34_o
    SLICE_X14Y9.B        Tilo                  0.254   N110
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[18]_GND_152_o_MUX_510_o11
    SLICE_X16Y9.A4       net (fanout=7)        0.526   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[18]_GND_152_o_MUX_510_o
    SLICE_X16Y9.A        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_44_OUT<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[20]_Din[20]_mux_50_OUT151
    SLICE_X16Y10.D3      net (fanout=4)        0.546   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<8>
    SLICE_X16Y10.D       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
    SLICE_X16Y10.A3      net (fanout=1)        0.350   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
    SLICE_X16Y10.A       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>37
    SLICE_X15Y10.A1      net (fanout=2)        0.753   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>37
    SLICE_X15Y10.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<6>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38_1
    SLICE_X12Y9.D3       net (fanout=1)        1.028   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38
    SLICE_X12Y9.D        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT1421
    SLICE_X8Y10.A2       net (fanout=15)       1.022   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT142
    SLICE_X8Y10.CLK      Tas                   0.349   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<7>
                                                       XLXI_65/XLXI_3/XLXI_120/Mmux_LUT_PRE27
                                                       XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_4
    -------------------------------------------------  ---------------------------
    Total                                     16.340ns (3.759ns logic, 12.581ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_4 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.294ns (Levels of Logic = 12)
  Clock Path Skew:      0.130ns (0.577 - 0.447)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 to XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CMUX    Tshcko                0.518   XLXI_65/XLXI_3/XLXI_2/XLXI_33/DI[31]_GND_133_o_equal_1_o<31>1
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A3      net (fanout=12)       1.491   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A       Tilo                  0.259   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd6
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X15Y17.B2      net (fanout=23)       1.749   XLXI_65/S1SEL<0>
    SLICE_X15Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O28
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O281
    SLICE_X23Y13.C2      net (fanout=20)       2.065   XLXI_65/XLXI_3/S1_O<5>
    SLICE_X23Y13.C       Tilo                  0.259   N148
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mxor_Din[1]_Din[18]_XOR_228_o_xo<0>
    SLICE_X25Y10.C6      net (fanout=22)       0.643   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[1]_Din[18]_XOR_228_o
    SLICE_X25Y10.C       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_10
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.C1      net (fanout=1)        1.022   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.CMUX    Tilo                  0.403   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_GND_152_o_sub_34_OUT<3>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_3
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_2_f7
    SLICE_X14Y9.B3       net (fanout=33)       1.386   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_Din[31]_Mux_34_o
    SLICE_X14Y9.B        Tilo                  0.254   N110
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[18]_GND_152_o_MUX_510_o11
    SLICE_X16Y9.A4       net (fanout=7)        0.526   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[18]_GND_152_o_MUX_510_o
    SLICE_X16Y9.A        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_44_OUT<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[20]_Din[20]_mux_50_OUT151
    SLICE_X17Y10.D3      net (fanout=4)        0.595   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<8>
    SLICE_X17Y10.D       Tilo                  0.259   N378
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34_SW2
    SLICE_X15Y10.B1      net (fanout=1)        0.725   N378
    SLICE_X15Y10.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<6>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34
    SLICE_X15Y10.A5      net (fanout=2)        0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34
    SLICE_X15Y10.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<6>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38_1
    SLICE_X12Y9.D3       net (fanout=1)        1.028   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38
    SLICE_X12Y9.D        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT1421
    SLICE_X8Y10.A2       net (fanout=15)       1.022   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT142
    SLICE_X8Y10.CLK      Tas                   0.349   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<7>
                                                       XLXI_65/XLXI_3/XLXI_120/Mmux_LUT_PRE27
                                                       XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_4
    -------------------------------------------------  ---------------------------
    Total                                     16.294ns (3.807ns logic, 12.487ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_4 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.284ns (Levels of Logic = 11)
  Clock Path Skew:      0.130ns (0.577 - 0.447)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 to XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CMUX    Tshcko                0.518   XLXI_65/XLXI_3/XLXI_2/XLXI_33/DI[31]_GND_133_o_equal_1_o<31>1
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A3      net (fanout=12)       1.491   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A       Tilo                  0.259   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd6
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X36Y21.C4      net (fanout=23)       1.529   XLXI_65/S1SEL<0>
    SLICE_X36Y21.C       Tilo                  0.235   XLXI_65/XLXI_3/S1_O<26>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O201
    SLICE_X20Y11.C1      net (fanout=11)       3.266   XLXI_65/XLXI_3/S1_O<27>
    SLICE_X20Y11.C       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_81
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_81
    SLICE_X20Y10.C2      net (fanout=1)        0.935   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_81
    SLICE_X20Y10.CMUX    Tilo                  0.403   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_GND_152_o_sub_34_OUT<3>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_3
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_2_f7
    SLICE_X14Y9.B3       net (fanout=33)       1.386   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_Din[31]_Mux_34_o
    SLICE_X14Y9.B        Tilo                  0.254   N110
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[18]_GND_152_o_MUX_510_o11
    SLICE_X16Y9.A4       net (fanout=7)        0.526   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[18]_GND_152_o_MUX_510_o
    SLICE_X16Y9.A        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_44_OUT<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[20]_Din[20]_mux_50_OUT151
    SLICE_X16Y10.D3      net (fanout=4)        0.546   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<8>
    SLICE_X16Y10.D       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
    SLICE_X16Y10.A3      net (fanout=1)        0.350   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
    SLICE_X16Y10.A       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>37
    SLICE_X15Y10.A1      net (fanout=2)        0.753   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>37
    SLICE_X15Y10.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<6>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38_1
    SLICE_X12Y9.D3       net (fanout=1)        1.028   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38
    SLICE_X12Y9.D        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT1421
    SLICE_X8Y10.A2       net (fanout=15)       1.022   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT142
    SLICE_X8Y10.CLK      Tas                   0.349   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<7>
                                                       XLXI_65/XLXI_3/XLXI_120/Mmux_LUT_PRE27
                                                       XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_4
    -------------------------------------------------  ---------------------------
    Total                                     16.284ns (3.452ns logic, 12.832ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG_11 (SLICE_X3Y9.D2), 748853 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG_11 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.283ns (Levels of Logic = 11)
  Clock Path Skew:      0.172ns (0.619 - 0.447)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 to XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CMUX    Tshcko                0.518   XLXI_65/XLXI_3/XLXI_2/XLXI_33/DI[31]_GND_133_o_equal_1_o<31>1
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A3      net (fanout=12)       1.491   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A       Tilo                  0.259   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd6
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X15Y17.B2      net (fanout=23)       1.749   XLXI_65/S1SEL<0>
    SLICE_X15Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O28
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O281
    SLICE_X23Y13.C2      net (fanout=20)       2.065   XLXI_65/XLXI_3/S1_O<5>
    SLICE_X23Y13.C       Tilo                  0.259   N148
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mxor_Din[1]_Din[18]_XOR_228_o_xo<0>
    SLICE_X25Y10.C6      net (fanout=22)       0.643   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[1]_Din[18]_XOR_228_o
    SLICE_X25Y10.C       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_10
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.C1      net (fanout=1)        1.022   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.CMUX    Tilo                  0.403   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_GND_152_o_sub_34_OUT<3>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_3
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_2_f7
    SLICE_X14Y9.B3       net (fanout=33)       1.386   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_Din[31]_Mux_34_o
    SLICE_X14Y9.B        Tilo                  0.254   N110
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[18]_GND_152_o_MUX_510_o11
    SLICE_X16Y9.A4       net (fanout=7)        0.526   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[18]_GND_152_o_MUX_510_o
    SLICE_X16Y9.A        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_44_OUT<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[20]_Din[20]_mux_50_OUT151
    SLICE_X17Y10.D3      net (fanout=4)        0.595   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<8>
    SLICE_X17Y10.D       Tilo                  0.259   N378
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34_SW2
    SLICE_X15Y10.B1      net (fanout=1)        0.725   N378
    SLICE_X15Y10.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<6>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34
    SLICE_X4Y8.A5        net (fanout=2)        1.034   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34
    SLICE_X4Y8.A         Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<21>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38
    SLICE_X3Y9.D2        net (fanout=50)       1.475   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>3
    SLICE_X3Y9.CLK       Tas                   0.373   XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG<11>
                                                       XLXI_65/XLXI_3/XLXI_120/Mmux_DOUT_PRE33
                                                       XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG_11
    -------------------------------------------------  ---------------------------
    Total                                     16.283ns (3.572ns logic, 12.711ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG_11 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.227ns (Levels of Logic = 10)
  Clock Path Skew:      0.172ns (0.619 - 0.447)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 to XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CMUX    Tshcko                0.518   XLXI_65/XLXI_3/XLXI_2/XLXI_33/DI[31]_GND_133_o_equal_1_o<31>1
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A3      net (fanout=12)       1.491   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A       Tilo                  0.259   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd6
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X36Y21.C4      net (fanout=23)       1.529   XLXI_65/S1SEL<0>
    SLICE_X36Y21.C       Tilo                  0.235   XLXI_65/XLXI_3/S1_O<26>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O201
    SLICE_X20Y11.C1      net (fanout=11)       3.266   XLXI_65/XLXI_3/S1_O<27>
    SLICE_X20Y11.C       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_81
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_81
    SLICE_X20Y10.C2      net (fanout=1)        0.935   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_81
    SLICE_X20Y10.CMUX    Tilo                  0.403   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_GND_152_o_sub_34_OUT<3>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_3
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_2_f7
    SLICE_X14Y9.B3       net (fanout=33)       1.386   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_Din[31]_Mux_34_o
    SLICE_X14Y9.B        Tilo                  0.254   N110
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[18]_GND_152_o_MUX_510_o11
    SLICE_X16Y9.A4       net (fanout=7)        0.526   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[18]_GND_152_o_MUX_510_o
    SLICE_X16Y9.A        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_44_OUT<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[20]_Din[20]_mux_50_OUT151
    SLICE_X17Y10.D3      net (fanout=4)        0.595   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<8>
    SLICE_X17Y10.D       Tilo                  0.259   N378
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34_SW2
    SLICE_X15Y10.B1      net (fanout=1)        0.725   N378
    SLICE_X15Y10.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<6>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34
    SLICE_X4Y8.A5        net (fanout=2)        1.034   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34
    SLICE_X4Y8.A         Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<21>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38
    SLICE_X3Y9.D2        net (fanout=50)       1.475   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>3
    SLICE_X3Y9.CLK       Tas                   0.373   XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG<11>
                                                       XLXI_65/XLXI_3/XLXI_120/Mmux_DOUT_PRE33
                                                       XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG_11
    -------------------------------------------------  ---------------------------
    Total                                     16.227ns (3.265ns logic, 12.962ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG_11 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.166ns (Levels of Logic = 11)
  Clock Path Skew:      0.172ns (0.619 - 0.447)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 to XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CMUX    Tshcko                0.518   XLXI_65/XLXI_3/XLXI_2/XLXI_33/DI[31]_GND_133_o_equal_1_o<31>1
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A3      net (fanout=12)       1.491   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A       Tilo                  0.259   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd6
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X15Y17.B2      net (fanout=23)       1.749   XLXI_65/S1SEL<0>
    SLICE_X15Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O28
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O281
    SLICE_X23Y13.C2      net (fanout=20)       2.065   XLXI_65/XLXI_3/S1_O<5>
    SLICE_X23Y13.C       Tilo                  0.259   N148
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mxor_Din[1]_Din[18]_XOR_228_o_xo<0>
    SLICE_X25Y10.C6      net (fanout=22)       0.643   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[1]_Din[18]_XOR_228_o
    SLICE_X25Y10.C       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_10
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.C1      net (fanout=1)        1.022   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.CMUX    Tilo                  0.403   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_GND_152_o_sub_34_OUT<3>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_3
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_2_f7
    SLICE_X16Y8.B4       net (fanout=33)       1.250   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_Din[31]_Mux_34_o
    SLICE_X16Y8.B        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[16]_GND_152_o_MUX_512_o
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[16]_GND_152_o_MUX_512_o11
    SLICE_X16Y10.C4      net (fanout=5)        0.615   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[16]_GND_152_o_MUX_512_o
    SLICE_X16Y10.C       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[20]_Din[20]_mux_50_OUT121
    SLICE_X17Y10.D1      net (fanout=4)        0.544   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<5>
    SLICE_X17Y10.D       Tilo                  0.259   N378
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34_SW2
    SLICE_X15Y10.B1      net (fanout=1)        0.725   N378
    SLICE_X15Y10.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<6>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34
    SLICE_X4Y8.A5        net (fanout=2)        1.034   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34
    SLICE_X4Y8.A         Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<21>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38
    SLICE_X3Y9.D2        net (fanout=50)       1.475   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>3
    SLICE_X3Y9.CLK       Tas                   0.373   XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG<11>
                                                       XLXI_65/XLXI_3/XLXI_120/Mmux_DOUT_PRE33
                                                       XLXI_65/XLXI_3/XLXI_120/OUT_REG/REG_11
    -------------------------------------------------  ---------------------------
    Total                                     16.166ns (3.553ns logic, 12.613ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_12 (SLICE_X10Y12.B3), 762715 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_12 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.221ns (Levels of Logic = 12)
  Clock Path Skew:      0.125ns (0.572 - 0.447)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 to XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CMUX    Tshcko                0.518   XLXI_65/XLXI_3/XLXI_2/XLXI_33/DI[31]_GND_133_o_equal_1_o<31>1
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A3      net (fanout=12)       1.491   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A       Tilo                  0.259   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd6
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X15Y17.B2      net (fanout=23)       1.749   XLXI_65/S1SEL<0>
    SLICE_X15Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O28
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O281
    SLICE_X23Y13.C2      net (fanout=20)       2.065   XLXI_65/XLXI_3/S1_O<5>
    SLICE_X23Y13.C       Tilo                  0.259   N148
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mxor_Din[1]_Din[18]_XOR_228_o_xo<0>
    SLICE_X25Y10.C6      net (fanout=22)       0.643   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[1]_Din[18]_XOR_228_o
    SLICE_X25Y10.C       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_10
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.C1      net (fanout=1)        1.022   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.CMUX    Tilo                  0.403   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_GND_152_o_sub_34_OUT<3>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_3
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_2_f7
    SLICE_X14Y9.B3       net (fanout=33)       1.386   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_Din[31]_Mux_34_o
    SLICE_X14Y9.B        Tilo                  0.254   N110
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[18]_GND_152_o_MUX_510_o11
    SLICE_X16Y9.A4       net (fanout=7)        0.526   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[18]_GND_152_o_MUX_510_o
    SLICE_X16Y9.A        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_44_OUT<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[20]_Din[20]_mux_50_OUT151
    SLICE_X16Y10.D3      net (fanout=4)        0.546   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<8>
    SLICE_X16Y10.D       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
    SLICE_X16Y10.A3      net (fanout=1)        0.350   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
    SLICE_X16Y10.A       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>37
    SLICE_X15Y10.A1      net (fanout=2)        0.753   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>37
    SLICE_X15Y10.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<6>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38_1
    SLICE_X12Y9.D3       net (fanout=1)        1.028   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38
    SLICE_X12Y9.D        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT1421
    SLICE_X10Y12.B3      net (fanout=15)       0.913   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT142
    SLICE_X10Y12.CLK     Tas                   0.339   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<12>
                                                       XLXI_65/XLXI_3/XLXI_120/Mmux_LUT_PRE4
                                                       XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_12
    -------------------------------------------------  ---------------------------
    Total                                     16.221ns (3.749ns logic, 12.472ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_12 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.175ns (Levels of Logic = 12)
  Clock Path Skew:      0.125ns (0.572 - 0.447)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 to XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CMUX    Tshcko                0.518   XLXI_65/XLXI_3/XLXI_2/XLXI_33/DI[31]_GND_133_o_equal_1_o<31>1
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A3      net (fanout=12)       1.491   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A       Tilo                  0.259   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd6
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X15Y17.B2      net (fanout=23)       1.749   XLXI_65/S1SEL<0>
    SLICE_X15Y17.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_68/Mmux_O28
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O281
    SLICE_X23Y13.C2      net (fanout=20)       2.065   XLXI_65/XLXI_3/S1_O<5>
    SLICE_X23Y13.C       Tilo                  0.259   N148
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mxor_Din[1]_Din[18]_XOR_228_o_xo<0>
    SLICE_X25Y10.C6      net (fanout=22)       0.643   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[1]_Din[18]_XOR_228_o
    SLICE_X25Y10.C       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_10
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.C1      net (fanout=1)        1.022   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_7
    SLICE_X20Y10.CMUX    Tilo                  0.403   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_GND_152_o_sub_34_OUT<3>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_3
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_2_f7
    SLICE_X14Y9.B3       net (fanout=33)       1.386   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_Din[31]_Mux_34_o
    SLICE_X14Y9.B        Tilo                  0.254   N110
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[18]_GND_152_o_MUX_510_o11
    SLICE_X16Y9.A4       net (fanout=7)        0.526   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[18]_GND_152_o_MUX_510_o
    SLICE_X16Y9.A        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_44_OUT<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[20]_Din[20]_mux_50_OUT151
    SLICE_X17Y10.D3      net (fanout=4)        0.595   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<8>
    SLICE_X17Y10.D       Tilo                  0.259   N378
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34_SW2
    SLICE_X15Y10.B1      net (fanout=1)        0.725   N378
    SLICE_X15Y10.B       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<6>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34
    SLICE_X15Y10.A5      net (fanout=2)        0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>34
    SLICE_X15Y10.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<6>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38_1
    SLICE_X12Y9.D3       net (fanout=1)        1.028   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38
    SLICE_X12Y9.D        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT1421
    SLICE_X10Y12.B3      net (fanout=15)       0.913   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT142
    SLICE_X10Y12.CLK     Tas                   0.339   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<12>
                                                       XLXI_65/XLXI_3/XLXI_120/Mmux_LUT_PRE4
                                                       XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_12
    -------------------------------------------------  ---------------------------
    Total                                     16.175ns (3.797ns logic, 12.378ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_12 (FF)
  Requirement:          16.666ns
  Data Path Delay:      16.165ns (Levels of Logic = 11)
  Clock Path Skew:      0.125ns (0.572 - 0.447)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20 to XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CMUX    Tshcko                0.518   XLXI_65/XLXI_3/XLXI_2/XLXI_33/DI[31]_GND_133_o_equal_1_o<31>1
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A3      net (fanout=12)       1.491   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd20
    SLICE_X27Y15.A       Tilo                  0.259   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd6
                                                       XLXI_65/XLXI_1/ctrl/next_state_next_state[5]_next_state[5]_OR_398_o
    SLICE_X36Y21.C4      net (fanout=23)       1.529   XLXI_65/S1SEL<0>
    SLICE_X36Y21.C       Tilo                  0.235   XLXI_65/XLXI_3/S1_O<26>
                                                       XLXI_65/XLXI_3/XLXI_3/Mmux_O201
    SLICE_X20Y11.C1      net (fanout=11)       3.266   XLXI_65/XLXI_3/S1_O<27>
    SLICE_X20Y11.C       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_81
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_81
    SLICE_X20Y10.C2      net (fanout=1)        0.935   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_81
    SLICE_X20Y10.CMUX    Tilo                  0.403   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_GND_152_o_sub_34_OUT<3>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_3
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_GND_152_o_Din[31]_Mux_34_o_2_f7
    SLICE_X14Y9.B3       net (fanout=33)       1.386   XLXI_65/XLXI_3/XLXI_120/edac_dec/GND_152_o_Din[31]_Mux_34_o
    SLICE_X14Y9.B        Tilo                  0.254   N110
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[18]_GND_152_o_MUX_510_o11
    SLICE_X16Y9.A4       net (fanout=7)        0.526   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[18]_GND_152_o_MUX_510_o
    SLICE_X16Y9.A        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_44_OUT<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_Din[20]_Din[20]_mux_50_OUT151
    SLICE_X16Y10.D3      net (fanout=4)        0.546   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<8>
    SLICE_X16Y10.D       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
    SLICE_X16Y10.A3      net (fanout=1)        0.350   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
    SLICE_X16Y10.A       Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>35
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>37
    SLICE_X15Y10.A1      net (fanout=2)        0.753   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>37
    SLICE_X15Y10.A       Tilo                  0.259   XLXI_65/XLXI_3/XLXI_120/edac_dec/Din[20]_Din[20]_mux_50_OUT<6>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38_1
    SLICE_X12Y9.D3       net (fanout=1)        1.028   XLXI_65/XLXI_3/XLXI_120/edac_dec/_n0359<0>38
    SLICE_X12Y9.D        Tilo                  0.235   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<10>
                                                       XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT1421
    SLICE_X10Y12.B3      net (fanout=15)       0.913   XLXI_65/XLXI_3/XLXI_120/edac_dec/Mmux_LUT_OUT142
    SLICE_X10Y12.CLK     Tas                   0.339   XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG<12>
                                                       XLXI_65/XLXI_3/XLXI_120/Mmux_LUT_PRE4
                                                       XLXI_65/XLXI_3/XLXI_120/LUT_WE_REG/REG_12
    -------------------------------------------------  ---------------------------
    Total                                     16.165ns (3.442ns logic, 12.723ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 60 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_22/REG_29 (SLICE_X34Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_22/REG_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.093 - 0.097)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21 to XLXI_65/XLXI_3/XLXI_22/REG_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.CQ      Tcko                  0.200   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
    SLICE_X34Y19.CE      net (fanout=23)       0.192   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
    SLICE_X34Y19.CLK     Tckce       (-Th)     0.108   XLXI_65/XLXI_3/XLXI_22/REG<29>
                                                       XLXI_65/XLXI_3/XLXI_22/REG_29
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.092ns logic, 0.192ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_22/REG_26 (SLICE_X38Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_22/REG_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.106 - 0.097)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21 to XLXI_65/XLXI_3/XLXI_22/REG_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.CQ      Tcko                  0.200   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
    SLICE_X38Y20.CE      net (fanout=23)       0.208   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
    SLICE_X38Y20.CLK     Tckce       (-Th)     0.108   XLXI_65/XLXI_3/XLXI_22/REG<26>
                                                       XLXI_65/XLXI_3/XLXI_22/REG_26
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.092ns logic, 0.208ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_65/XLXI_3/XLXI_22/REG_28 (SLICE_X34Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21 (FF)
  Destination:          XLXI_65/XLXI_3/XLXI_22/REG_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.093 - 0.097)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21 to XLXI_65/XLXI_3/XLXI_22/REG_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.CQ      Tcko                  0.200   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
                                                       XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
    SLICE_X34Y19.CE      net (fanout=23)       0.192   XLXI_65/XLXI_1/ctrl/next_state_FSM_FFd21
    SLICE_X34Y19.CLK     Tckce       (-Th)     0.104   XLXI_65/XLXI_3/XLXI_22/REG<29>
                                                       XLXI_65/XLXI_3/XLXI_22/REG_28
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.096ns logic, 0.192ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 60 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sdClkFb_i_BUFGP/BUFG/I0
  Logical resource: sdClkFb_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: sdClkFb_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 15.409ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_65/XLXI_3/XLXI_120/LUT_IN<28>/CLK
  Logical resource: XLXI_65/XLXI_3/XLXI_120/lut_instance/Mram_memory_array17/CLK
  Location pin: SLICE_X6Y7.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------
Slack: 15.409ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_65/XLXI_3/XLXI_120/LUT_IN<28>/CLK
  Logical resource: XLXI_65/XLXI_3/XLXI_120/lut_instance/Mram_memory_array18/CLK
  Location pin: SLICE_X6Y7.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkP_s" TS_fpgaClk_i *         5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP "XLXI_23_u0_genClkP_s" TS_fpgaClk_i *
        5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 14.417ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK0
  Logical resource: XLXI_23/u0/u1/u1/CK0
  Location pin: OLOGIC_X23Y34.CLK0
  Clock network: XLXI_23/u0/genClkP_s_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkN_s" TS_fpgaClk_i *         5 PHASE 8.33333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP "XLXI_23_u0_genClkN_s" TS_fpgaClk_i *
        5 PHASE 8.33333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 14.626ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK1
  Logical resource: XLXI_23/u0/u1/u1/CK1
  Location pin: OLOGIC_X23Y34.CLK1
  Clock network: XLXI_23/u0/genClkN_s_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpgaClk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpgaClk_i                   |     83.333ns|     32.000ns|     13.330ns|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkP_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkN_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |   16.245|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 55572570 paths, 0 nets, and 6776 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul  1 20:36:26 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 443 MB



