// Seed: 1009487460
module module_0;
  wire id_1;
  assign id_1 = 1 ? 1 : 1'b0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wire id_3,
    input uwire id_4,
    input uwire id_5,
    output logic id_6,
    input supply0 id_7,
    input wor id_8,
    input wire id_9,
    input supply1 id_10,
    output wor id_11,
    input tri0 id_12,
    output uwire id_13,
    input logic id_14,
    output wand id_15,
    input tri1 id_16,
    input tri id_17
);
  tri id_19 = 1 + id_9;
  assign id_13 = id_4;
  always id_6 <= #1 id_14;
  module_0();
endmodule
