library ieee;
use ieee.std_logic_1164.all;

entity mem_ctrl is port(
	clk, rst : in std_logic;