#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 20 18:22:41 2017
# Process ID: 13241
# Current directory: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1
# Command line: vivado -log Main_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Main_wrapper.tcl -notrace
# Log file: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper.vdi
# Journal file: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Main_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/frederik/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.062 ; gain = 4.008 ; free physical = 376 ; free virtual = 1862
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_HallSensorEmulation_0_0/Main_HallSensorEmulation_0_0.dcp' for cell 'Main_i/HallSensorEmulation_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_blcd_driver_0_0/Main_blcd_driver_0_0.dcp' for cell 'Main_i/blcd_driver_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.dcp' for cell 'Main_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_pwm_8bit_0_0/Main_pwm_8bit_0_0.dcp' for cell 'Main_i/pwm_8bit_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_unity_ctrl_0_0/Main_unity_ctrl_0_0.dcp' for cell 'Main_i/unity_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_xlconstant_0_0/Main_xlconstant_0_0.dcp' for cell 'Main_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.xdc] for cell 'Main_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.xdc] for cell 'Main_i/processing_system7_0/inst'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1384.875 ; gain = 295.812 ; free physical = 230 ; free virtual = 1599
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1436.789 ; gain = 51.914 ; free physical = 220 ; free virtual = 1591
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 28b868836

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1874.281 ; gain = 0.000 ; free physical = 176 ; free virtual = 1220
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 82 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23348f2fd

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1874.281 ; gain = 0.000 ; free physical = 174 ; free virtual = 1219
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 18 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 138a87a53

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1874.281 ; gain = 0.000 ; free physical = 173 ; free virtual = 1219
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 100 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst to drive 416 load(s) on clock net Main_i/unity_ctrl_0/U0/unity_clk
INFO: [Opt 31-194] Inserted BUFG Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst to drive 63 load(s) on clock net Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 114a69f2b

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1874.281 ; gain = 0.000 ; free physical = 173 ; free virtual = 1220
INFO: [Opt 31-389] Phase BUFG optimization created 2 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 114a69f2b

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1874.281 ; gain = 0.000 ; free physical = 173 ; free virtual = 1220
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1874.281 ; gain = 0.000 ; free physical = 173 ; free virtual = 1220
Ending Logic Optimization Task | Checksum: 114a69f2b

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1874.281 ; gain = 0.000 ; free physical = 173 ; free virtual = 1220

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: ae972bd6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 237 ; free virtual = 1209
Ending Power Optimization Task | Checksum: ae972bd6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2093.359 ; gain = 219.078 ; free physical = 241 ; free virtual = 1214
39 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2093.359 ; gain = 708.484 ; free physical = 238 ; free virtual = 1214
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 226 ; free virtual = 1213
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_opt.dcp' has been generated.
Command: report_drc -file Main_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 143 ; free virtual = 1202
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5d45f696

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 143 ; free virtual = 1202
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 144 ; free virtual = 1203

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11e06a52f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 131 ; free virtual = 1202

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14e7f8c16

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 142 ; free virtual = 1198

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14e7f8c16

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 142 ; free virtual = 1198
Phase 1 Placer Initialization | Checksum: 14e7f8c16

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 142 ; free virtual = 1197

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14cd2eeda

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 131 ; free virtual = 1191

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14cd2eeda

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 131 ; free virtual = 1191

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 166787334

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 128 ; free virtual = 1191

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b31bdaec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 128 ; free virtual = 1192

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b31bdaec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 128 ; free virtual = 1192

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 9c731358

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 128 ; free virtual = 1192

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: d8ea0772

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 125 ; free virtual = 1190

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1508f71e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 124 ; free virtual = 1190

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: d59ed86c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 124 ; free virtual = 1190

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: d59ed86c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 123 ; free virtual = 1190

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: f45aceee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 122 ; free virtual = 1191
Phase 3 Detail Placement | Checksum: f45aceee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 122 ; free virtual = 1191

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 162b09325

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 162b09325

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 120 ; free virtual = 1189
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.583. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a51b1ae6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 132 ; free virtual = 1189
Phase 4.1 Post Commit Optimization | Checksum: 1a51b1ae6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 132 ; free virtual = 1189

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a51b1ae6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 131 ; free virtual = 1189

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a51b1ae6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 131 ; free virtual = 1189

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 261d863fe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 131 ; free virtual = 1189
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 261d863fe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 131 ; free virtual = 1189
Ending Placer Task | Checksum: 1ae4bc491

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 134 ; free virtual = 1192
58 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 134 ; free virtual = 1193
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 116 ; free virtual = 1190
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 135 ; free virtual = 1187
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 137 ; free virtual = 1192
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 137 ; free virtual = 1192
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d9b57bab ConstDB: 0 ShapeSum: d49648e6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c2844f3e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 157 ; free virtual = 1130

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c2844f3e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 139 ; free virtual = 1133

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c2844f3e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 120 ; free virtual = 1117

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c2844f3e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 120 ; free virtual = 1117
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ab97c750

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 121 ; free virtual = 1108
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.493 | TNS=-124.617| WHS=-0.325 | THS=-30.550|

Phase 2 Router Initialization | Checksum: 1a71c79f1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2093.359 ; gain = 0.000 ; free physical = 119 ; free virtual = 1108

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cfb54243

Time (s): cpu = 00:00:28 ; elapsed = 00:01:33 . Memory (MB): peak = 2098.344 ; gain = 4.984 ; free physical = 133 ; free virtual = 1100

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 20 18:37:43 2017
# Process ID: 14500
# Current directory: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1
# Command line: vivado -log Main_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Main_wrapper.tcl -notrace
# Log file: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper.vdi
# Journal file: /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Main_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/frederik/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.074 ; gain = 4.008 ; free physical = 3296 ; free virtual = 5353
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_HallSensorEmulation_0_0/Main_HallSensorEmulation_0_0.dcp' for cell 'Main_i/HallSensorEmulation_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_blcd_driver_0_0/Main_blcd_driver_0_0.dcp' for cell 'Main_i/blcd_driver_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.dcp' for cell 'Main_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_pwm_8bit_0_0/Main_pwm_8bit_0_0.dcp' for cell 'Main_i/pwm_8bit_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_unity_ctrl_0_0/Main_unity_ctrl_0_0.dcp' for cell 'Main_i/unity_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_xlconstant_0_0/Main_xlconstant_0_0.dcp' for cell 'Main_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.xdc] for cell 'Main_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/sources_1/bd/Main/ip/Main_processing_system7_0_0/Main_processing_system7_0_0.xdc] for cell 'Main_i/processing_system7_0/inst'
Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.srcs/constrs_1/new/constaints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1384.887 ; gain = 295.812 ; free physical = 3040 ; free virtual = 5098
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1436.801 ; gain = 51.914 ; free physical = 3032 ; free virtual = 5090
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 28b868836

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1874.293 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4724
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 82 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23348f2fd

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1874.293 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4724
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 18 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 138a87a53

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1874.293 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4724
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 100 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Main_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst to drive 416 load(s) on clock net Main_i/unity_ctrl_0/U0/unity_clk
INFO: [Opt 31-194] Inserted BUFG Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst to drive 63 load(s) on clock net Main_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 114a69f2b

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1874.293 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4724
INFO: [Opt 31-389] Phase BUFG optimization created 2 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 114a69f2b

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1874.293 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4724
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1874.293 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4724
Ending Logic Optimization Task | Checksum: 114a69f2b

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1874.293 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4724

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: ae972bd6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2636 ; free virtual = 4713
Ending Power Optimization Task | Checksum: ae972bd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2095.371 ; gain = 221.078 ; free physical = 2640 ; free virtual = 4717
39 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2095.371 ; gain = 710.484 ; free physical = 2640 ; free virtual = 4717
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2638 ; free virtual = 4717
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_opt.dcp' has been generated.
Command: report_drc -file Main_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2628 ; free virtual = 4706
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5d45f696

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2628 ; free virtual = 4706
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2630 ; free virtual = 4708

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11e06a52f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2618 ; free virtual = 4700

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14e7f8c16

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2614 ; free virtual = 4697

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14e7f8c16

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2614 ; free virtual = 4697
Phase 1 Placer Initialization | Checksum: 14e7f8c16

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2614 ; free virtual = 4697

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14cd2eeda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2603 ; free virtual = 4687

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14cd2eeda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2603 ; free virtual = 4687

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 166787334

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2604 ; free virtual = 4688

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b31bdaec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2604 ; free virtual = 4688

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b31bdaec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2604 ; free virtual = 4688

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 9c731358

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2604 ; free virtual = 4688

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: d8ea0772

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2602 ; free virtual = 4686

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1508f71e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2602 ; free virtual = 4686

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: d59ed86c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2602 ; free virtual = 4686

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: d59ed86c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2602 ; free virtual = 4686

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: f45aceee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2602 ; free virtual = 4687
Phase 3 Detail Placement | Checksum: f45aceee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2602 ; free virtual = 4687

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 162b09325

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 162b09325

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2601 ; free virtual = 4685
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.583. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a51b1ae6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2606 ; free virtual = 4691
Phase 4.1 Post Commit Optimization | Checksum: 1a51b1ae6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2606 ; free virtual = 4691

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a51b1ae6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2607 ; free virtual = 4691

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a51b1ae6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2607 ; free virtual = 4691

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 261d863fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2607 ; free virtual = 4691
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 261d863fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2607 ; free virtual = 4691
Ending Placer Task | Checksum: 1ae4bc491

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2609 ; free virtual = 4694
58 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2609 ; free virtual = 4694
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2604 ; free virtual = 4693
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2603 ; free virtual = 4689
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2607 ; free virtual = 4692
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2607 ; free virtual = 4692
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg225'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d9b57bab ConstDB: 0 ShapeSum: d49648e6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c2844f3e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2528 ; free virtual = 4614

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c2844f3e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2528 ; free virtual = 4614

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c2844f3e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2513 ; free virtual = 4599

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c2844f3e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2513 ; free virtual = 4599
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ab97c750

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2507 ; free virtual = 4594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.493 | TNS=-124.617| WHS=-0.325 | THS=-30.550|

Phase 2 Router Initialization | Checksum: 1a71c79f1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2095.371 ; gain = 0.000 ; free physical = 2506 ; free virtual = 4593

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cfb54243

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2097.355 ; gain = 1.984 ; free physical = 2489 ; free virtual = 4576

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.136 | TNS=-157.779| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9c045f2c

Time (s): cpu = 00:02:34 ; elapsed = 00:01:43 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2459 ; free virtual = 4549

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.374 | TNS=-162.377| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19ddd54fa

Time (s): cpu = 00:03:42 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2459 ; free virtual = 4550
Phase 4 Rip-up And Reroute | Checksum: 19ddd54fa

Time (s): cpu = 00:03:42 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2459 ; free virtual = 4550

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1aaf808bf

Time (s): cpu = 00:03:42 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2460 ; free virtual = 4550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.136 | TNS=-157.779| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 192ed52d1

Time (s): cpu = 00:03:42 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2460 ; free virtual = 4550

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 192ed52d1

Time (s): cpu = 00:03:42 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2460 ; free virtual = 4550
Phase 5 Delay and Skew Optimization | Checksum: 192ed52d1

Time (s): cpu = 00:03:42 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2460 ; free virtual = 4550

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a1d971af

Time (s): cpu = 00:03:43 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2460 ; free virtual = 4550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.136 | TNS=-157.779| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21c159950

Time (s): cpu = 00:03:43 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2460 ; free virtual = 4550
Phase 6 Post Hold Fix | Checksum: 21c159950

Time (s): cpu = 00:03:43 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2460 ; free virtual = 4550

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.631334 %
  Global Horizontal Routing Utilization  = 0.903263 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1601656d6

Time (s): cpu = 00:03:43 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2459 ; free virtual = 4550

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1601656d6

Time (s): cpu = 00:03:43 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2459 ; free virtual = 4549

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ce5b5eec

Time (s): cpu = 00:03:43 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2459 ; free virtual = 4549

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.136 | TNS=-157.779| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ce5b5eec

Time (s): cpu = 00:03:43 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2459 ; free virtual = 4549
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:43 ; elapsed = 00:02:45 . Memory (MB): peak = 2120.355 ; gain = 24.984 ; free physical = 2493 ; free virtual = 4583

Routing Is Done.
71 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:47 ; elapsed = 00:02:47 . Memory (MB): peak = 2154.336 ; gain = 58.965 ; free physical = 2493 ; free virtual = 4583
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2162.164 ; gain = 0.000 ; free physical = 2491 ; free virtual = 4586
INFO: [Common 17-1381] The checkpoint '/home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_routed.dcp' has been generated.
Command: report_drc -file Main_wrapper_drc_routed.rpt -pb Main_wrapper_drc_routed.pb -rpx Main_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file Main_wrapper_methodology_drc_routed.rpt -rpx Main_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/frederik/Documents/Rob_Electronics/FinalProject/FinalProject.runs/impl_1/Main_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file Main_wrapper_power_routed.rpt -pb Main_wrapper_power_summary_routed.pb -rpx Main_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 18:41:55 2017...
