INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 16:55:00 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.148ns  (required time - arrival time)
  Source:                 fork_42/generateBlocks[1].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_tmp/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 2.161ns (27.563%)  route 5.679ns (72.437%))
  Logic Levels:           20  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 5.402 - 4.000 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7109, unset)         1.440     1.440    fork_42/generateBlocks[1].regblock/clk
    SLICE_X78Y195        FDPE                                         r  fork_42/generateBlocks[1].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDPE (Prop_fdpe_C_Q)         0.308     1.748 f  fork_42/generateBlocks[1].regblock/reg_value_reg/Q
                         net (fo=40, routed)          0.581     2.329    Buffer_36/oehb1/reg_value_24
    SLICE_X79Y196        LUT5 (Prop_lut5_I1_O)        0.053     2.382 r  Buffer_36/oehb1/end_out[0]_INST_0_i_1/O
                         net (fo=164, routed)         0.684     3.066    phi_45/tehb1/addrQ_0_reg[1]
    SLICE_X79Y200        LUT4 (Prop_lut4_I2_O)        0.053     3.119 r  phi_45/tehb1/end_out[16]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.119    add_56/dataInArray[0][13]
    SLICE_X79Y200        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     3.432 r  add_56/end_out[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.432    add_56/end_out[16]_INST_0_i_1_n_0
    SLICE_X79Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.490 r  add_56/end_out[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    add_56/end_out[20]_INST_0_i_1_n_0
    SLICE_X79Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.548 r  add_56/end_out[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.548    add_56/end_out[24]_INST_0_i_1_n_0
    SLICE_X79Y203        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.768 f  add_56/end_out[28]_INST_0_i_1/O[1]
                         net (fo=5, routed)           0.686     4.454    add_56/add_56_dataOutArray_0[26]
    SLICE_X78Y199        LUT2 (Prop_lut2_I0_O)        0.152     4.606 r  add_56/Memory_reg_0_15_0_5_i_6/O
                         net (fo=1, routed)           0.000     4.606    icmp_57/data_reg_reg[0][1]
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     4.916 f  icmp_57/Memory_reg_0_15_0_5_i_2/CO[3]
                         net (fo=38, routed)          0.595     5.512    Buffer_42/fifo/dataOutArray[0][0]
    SLICE_X77Y198        LUT6 (Prop_lut6_I5_O)        0.053     5.565 r  Buffer_42/fifo/i__i_2__7/O
                         net (fo=1, routed)           0.127     5.692    store_1/join_write/allPValidAndGate/D_ce0
    SLICE_X77Y198        LUT3 (Prop_lut3_I2_O)        0.053     5.745 r  store_1/join_write/allPValidAndGate/i_/O
                         net (fo=69, routed)          0.263     6.008    store_1/join_write/Empty_reg
    SLICE_X77Y199        LUT3 (Prop_lut3_I2_O)        0.053     6.061 r  store_1/join_write/i__i_4/O
                         net (fo=1, routed)           0.442     6.503    Buffer_42/fifo/reg_value_reg_4
    SLICE_X70Y200        LUT6 (Prop_lut6_I5_O)        0.053     6.556 r  Buffer_42/fifo/i__i_1__8/O
                         net (fo=5, routed)           0.158     6.715    branch_19/j/branchReady
    SLICE_X70Y200        LUT4 (Prop_lut4_I3_O)        0.053     6.768 r  branch_19/j//i_/O
                         net (fo=5, routed)           0.160     6.928    Buffer_42/fifo/q2_reg
    SLICE_X70Y200        LUT3 (Prop_lut3_I0_O)        0.053     6.981 r  Buffer_42/fifo/q0_reg_i_1__1/O
                         net (fo=59, routed)          0.319     7.300    mul_54/join/oehb_ready
    SLICE_X69Y200        LUT4 (Prop_lut4_I3_O)        0.053     7.353 r  mul_54/join/loadCompleted_2_i_3/O
                         net (fo=20, routed)          0.442     7.794    c_LSQ_tmp/loadQ/loadCompleted_2_reg_0
    SLICE_X66Y198        LUT4 (Prop_lut4_I3_O)        0.053     7.847 r  c_LSQ_tmp/loadQ/head[3]_i_20/O
                         net (fo=1, routed)           0.212     8.059    c_LSQ_tmp/loadQ/loadCompleting_2
    SLICE_X66Y198        LUT6 (Prop_lut6_I0_O)        0.053     8.112 r  c_LSQ_tmp/loadQ/head[3]_i_17/O
                         net (fo=1, routed)           0.138     8.250    c_LSQ_tmp/loadQ/head[3]_i_17_n_0
    SLICE_X66Y198        LUT6 (Prop_lut6_I0_O)        0.053     8.303 f  c_LSQ_tmp/loadQ/head[3]_i_8/O
                         net (fo=1, routed)           0.386     8.690    c_LSQ_tmp/loadQ/head[3]_i_8_n_0
    SLICE_X65Y201        LUT6 (Prop_lut6_I0_O)        0.053     8.743 r  c_LSQ_tmp/loadQ/head[3]_i_3/O
                         net (fo=1, routed)           0.128     8.871    c_LSQ_tmp/loadQ/head[3]_i_3_n_0
    SLICE_X65Y201        LUT6 (Prop_lut6_I0_O)        0.053     8.924 r  c_LSQ_tmp/loadQ/head[3]_i_1/O
                         net (fo=4, routed)           0.356     9.280    c_LSQ_tmp/loadQ/_T_98230
    SLICE_X63Y201        FDRE                                         r  c_LSQ_tmp/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=7109, unset)         1.402     5.402    c_LSQ_tmp/loadQ/clk
    SLICE_X63Y201        FDRE                                         r  c_LSQ_tmp/loadQ/head_reg[0]/C
                         clock pessimism              0.010     5.412    
                         clock uncertainty           -0.035     5.377    
    SLICE_X63Y201        FDRE (Setup_fdre_C_CE)      -0.244     5.133    c_LSQ_tmp/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          5.133    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 -4.148    




