sa1   DT   chiplink_tx_data[31]
sa1   DT   chiplink_tx_data[30]
sa1   DT   chiplink_tx_data[4]
sa1   DT   chiplink_tx_data[3]
sa0   DT   chiplink_tx_data[2]
sa1   DT   chiplink_tx_data[2]
sa1   DT   chiplink_tx_data[1]
sa1   DT   clk4div_out
sa0   DT   clk4div_out
sa0   DT   I_0.Y
sa1   --   I_0.A
sa0   DT   osc_out
sa1   DT   osc_out
sa1   DT   I_0.Y
sa0   --   I_0.A
sa0   DT   spi_flash_clk
sa1   DT   spi_flash_clk
sa0   DT   spi_flash_cs[1]
sa0   DT   spi_flash_cs[0]
sa1   DT   spi_flash_cs[0]
sa1   DT   spi_mosi
sa0   DT   spi_mosi
sa0   DT   uart_tx
sa1   DT   chiplink_tx_clk
sa1   DT   U66604.X
sa1   --   U66604.A
sa0   DT   U66604.X
sa0   --   U66604.A
sa0   DT   chiplink_tx_clk
sa0   DT   chiplink_tx_rst
sa1   DT   chiplink_tx_rst
sa0   DT   chiplink_tx_send
sa1   DT   chiplink_tx_send
sa0   DT   chiplink_tx_data[29]
sa1   DT   chiplink_tx_data[29]
sa0   DT   chiplink_tx_data[28]
sa1   DT   chiplink_tx_data[28]
sa1   DT   chiplink_tx_data[27]
sa1   DT   chiplink_tx_data[26]
sa1   DT   chiplink_tx_data[25]
sa0   DT   chiplink_tx_data[24]
sa1   DT   chiplink_tx_data[24]
sa0   DT   chiplink_tx_data[23]
sa1   DT   chiplink_tx_data[23]
sa1   DT   chiplink_tx_data[22]
sa1   DT   chiplink_tx_data[21]
sa1   DT   chiplink_tx_data[20]
sa0   DT   chiplink_tx_data[19]
sa1   DT   chiplink_tx_data[19]
sa0   DT   chiplink_tx_data[18]
sa1   DT   chiplink_tx_data[18]
sa1   DT   chiplink_tx_data[17]
sa1   DT   chiplink_tx_data[16]
sa1   DT   chiplink_tx_data[15]
sa0   DT   chiplink_tx_data[14]
sa1   DT   chiplink_tx_data[14]
sa0   DT   chiplink_tx_data[13]
sa1   DT   chiplink_tx_data[13]
sa1   DT   chiplink_tx_data[12]
sa1   DT   chiplink_tx_data[11]
sa1   DT   chiplink_tx_data[10]
sa0   DT   chiplink_tx_data[9]
sa1   DT   chiplink_tx_data[9]
sa0   DT   chiplink_tx_data[8]
sa1   DT   chiplink_tx_data[8]
sa1   DT   chiplink_tx_data[7]
sa1   DT   chiplink_tx_data[6]
sa1   DT   chiplink_tx_data[5]
sa0   DT   chiplink_tx_data[0]
sa1   DT   chiplink_tx_data[0]
sa1   DT   U59202.X
sa1   --   U59202.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_0_.Q
sa0   DT   U59202.X
sa0   --   U59202.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_0_.Q
sa1   DT   U59203.X
sa1   --   U59203.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_15_.Q
sa1   DT   U59206.X
sa1   --   U59206.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_12_.Q
sa1   DT   U59210.X
sa1   --   U59210.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_8_.Q
sa0   DT   U59210.X
sa0   --   U59210.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_8_.Q
sa0   DT   U59226.X
sa0   --   U59226.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_23_.Q
sa1   DT   U59226.X
sa1   --   U59226.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_23_.Q
sa1   DT   U59229.X
sa1   --   U59229.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_20_.Q
sa0   DT   U59230.X
sa0   --   U59230.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_19_.Q
sa1   DT   U59230.X
sa1   --   U59230.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_19_.Q
sa0   DT   U59231.X
sa0   --   U59231.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_18_.Q
sa1   DT   U59231.X
sa1   --   U59231.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_18_.Q
sa1   DT   U59232.X
sa1   --   U59232.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_17_.Q
sa1   DT   U59252.Y
sa0   --   U59252.A
sa0   DT   U59252.Y
sa1   --   U59252.A
sa0   DT   U59123.Y
sa1   --   U59123.A
sa1   --   U58662.X
sa0   DT   U59191.X
sa0   --   U59191.A
sa0   --   U59192.Y
sa1   DT   U59191.X
sa1   --   U59191.A
sa1   --   U59192.Y
sa0   --   U59192.B1
sa0   DT   U59183.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncResetReg_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncResetReg_q_reg.Q
sa1   DT   U59201.X
sa1   --   U59201.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_398_reg.Q
sa0   DT   U59201.X
sa0   --   U59201.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_398_reg.Q
sa1   DT   U59218.X
sa1   --   U59218.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_31_.Q
sa1   DT   U59219.X
sa1   --   U59219.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_30_.Q
sa1   DT   U59220.X
sa1   --   U59220.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_29_.Q
sa0   DT   U59220.X
sa0   --   U59220.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_29_.Q
sa1   DT   U59221.X
sa1   --   U59221.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_28_.Q
sa0   DT   U59221.X
sa0   --   U59221.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_28_.Q
sa1   DT   U59222.X
sa1   --   U59222.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_27_.Q
sa1   DT   U59223.X
sa1   --   U59223.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_26_.Q
sa1   DT   U59224.X
sa1   --   U59224.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_25_.Q
sa1   DT   U59225.X
sa1   --   U59225.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_24_.Q
sa0   DT   U59225.X
sa0   --   U59225.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_24_.Q
sa1   DT   U59227.X
sa1   --   U59227.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_22_.Q
sa1   DT   U59228.X
sa1   --   U59228.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_21_.Q
sa1   DT   U59233.X
sa1   --   U59233.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_16_.Q
sa1   DT   U59204.X
sa1   --   U59204.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_14_.Q
sa0   DT   U59204.X
sa0   --   U59204.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_14_.Q
sa1   DT   U59205.X
sa1   --   U59205.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_13_.Q
sa0   DT   U59205.X
sa0   --   U59205.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_13_.Q
sa1   DT   U59207.X
sa1   --   U59207.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_11_.Q
sa1   DT   U59208.X
sa1   --   U59208.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_10_.Q
sa1   DT   U59209.X
sa1   --   U59209.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_9_.Q
sa0   DT   U59209.X
sa0   --   U59209.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_9_.Q
sa1   DT   U59211.X
sa1   --   U59211.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_7_.Q
sa1   DT   U59212.X
sa1   --   U59212.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_6_.Q
sa1   DT   U59213.X
sa1   --   U59213.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_5_.Q
sa1   DT   U59214.X
sa1   --   U59214.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_4_.Q
sa1   DT   U59215.X
sa1   --   U59215.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_3_.Q
sa1   DT   U59216.X
sa1   --   U59216.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_2_.Q
sa0   DT   U59216.X
sa0   --   U59216.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_2_.Q
sa1   DT   U59217.X
sa1   --   U59217.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_1_.Q
sa1   DT   U59247.X
sa1   --   U59247.A
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_s_out_reg.Q
sa0   DT   U59247.X
sa0   --   U59247.A
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_s_out_reg.Q
sa1   DT   U59249.X
sa1   --   U59249.A
sa1   --   u0_rcg_div4_core_reg.Q
sa0   DT   U59249.X
sa0   --   U59249.A
sa0   --   u0_rcg_div4_core_reg.Q
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_4_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_4_.CLK
sa1   DT   U82910.Y
sa0   --   U82910.B
sa0   --   U82910.A
sa0   --   U82910.C
sa0   --   U82908.Y
sa1   --   U82908.B1
sa0   --   U82906.Y
sa0   --   U82909.Y
sa1   --   U82907.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_4_.D
sa1   PT   U82906.A
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_3_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_3_.CLK
sa1   DT   U84657.Y
sa0   --   U84657.B
sa0   --   U84657.A
sa0   --   U84657.C
sa0   --   U84655.Y
sa1   --   U84655.B1
sa0   --   U84653.Y
sa0   --   U84656.Y
sa1   --   U84654.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_3_.D
sa1   PT   U84653.A
sa0   PT   U67012.Y
sa1   DT   U73774.Y
sa0   --   U73774.A
sa0   DT   U73774.Y
sa1   --   U73774.A
sa0   DT   U73773.Y
sa1   DT   U73773.B
sa1   DT   U73773.Y
sa0   --   U73773.B
sa0   --   U73773.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_psel_i_reg_1_.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_psel_i_reg_1_.CLK
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_psel_i_reg_1_.Q
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_psel_i_reg_1_.Q
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_psel_i_reg_1_.RESET_B
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_psel_i_reg_1_.CLK
sa1   DT   U88933.B1
sa1   --   U88933.B2
sa1   DT   U88933.A1
sa1   --   U88933.A2
sa0   DT   U88933.Y
sa0   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_psel_i_reg_1_.D
sa1   DT   U88933.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_psel_i_reg_1_.D
sa0   DT   U70769.X
sa0   --   U70769.B1
sa0   --   U55847.Y
sa1   --   U55847.A
sa0   DT   U70769.A1
sa1   DT   U70769.X
sa0   DT   U51403.Y
sa1   --   U51403.A
sa0   DT   U61534.Y
sa1   DT   U61534.A
sa1   DT   U61534.B
sa0   DT   U51505.Y
sa1   --   U51505.A
sa1   --   U51505.B
sa1   DT   U51505.Y
sa0   DT   U51505.B
sa1   DT   u0_soc_top_u0_spi_flash_cmd_state_reg_2_.Q
sa0   DT   u0_soc_top_u0_spi_flash_cmd_state_reg_2_.Q
sa0   DT   U97951.A1
sa0   --   U97951.A2
sa0   --   U97949.Y
sa0   --   U97950.Y
sa0   DT   U97951.Y
sa1   --   U97951.B1
sa0   --   u0_soc_top_u0_spi_flash_cmd_state_reg_2_.D
sa1   DT   U97951.Y
sa1   --   u0_soc_top_u0_spi_flash_cmd_state_reg_2_.D
sa0   PT   U97951.B1
sa0   DT   U97949.A2_N
sa0   --   U97949.A1_N
sa1   DT   U97949.A1_N
sa0   DT   U97949.B2
sa1   DT   U97949.Y
sa1   --   U97951.A1
sa1   DT   U97949.B2
sa1   --   U97949.B1
sa0   DT   U70765.Y
sa1   DT   U70765.B
sa1   DT   U70765.Y
sa0   --   U70765.B
sa0   --   U70765.A
sa1   DT   U67326.Y
sa1   DT   U67326.B_N
sa0   DT   U67326.Y
sa1   --   U67326.A
sa0   --   U67326.B_N
sa0   DT   u0_soc_top_u0_spi_flash_spi_state_reg_0_.Q
sa1   DT   u0_soc_top_u0_spi_flash_spi_state_reg_0_.Q
sa0   DT   U97934.C
sa0   DT   U97934.Y
sa1   --   U97934.A
sa1   --   U97934.B
sa1   --   U97934.C
sa1   --   U97934.D
sa1   --   U97933.Y
sa0   --   U97933.B
sa0   --   U97933.A
sa0   --   u0_soc_top_u0_spi_flash_spi_state_reg_0_.D
sa1   DT   U97934.Y
sa1   --   u0_soc_top_u0_spi_flash_spi_state_reg_0_.D
sa0   DT   U97934.A
sa0   DT   U97934.B
sa1   DT   u0_soc_top_u0_spi_flash_spi_state_reg_1_.Q
sa0   DT   u0_soc_top_u0_spi_flash_spi_state_reg_1_.Q
sa0   PT   U97936.C1
sa0   DT   U97936.A1
sa0   --   U97936.A2
sa0   DT   U97936.Y
sa1   --   U97936.B1
sa1   --   U97936.C1
sa1   --   U97935.Y
sa0   --   u0_soc_top_u0_spi_flash_spi_state_reg_1_.D
sa1   DT   U97936.A2
sa1   DT   U97936.Y
sa1   --   u0_soc_top_u0_spi_flash_spi_state_reg_1_.D
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_PREADY_reg.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_PREADY_reg.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_PREADY_reg.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_PREADY_reg.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_PREADY_reg.RESET_B
sa1   DT   U67327.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_PREADY_reg.D
sa1   DT   U67327.B_N
sa0   DT   U67327.Y
sa1   --   U67327.A
sa0   --   U67327.B_N
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_PREADY_reg.D
sa0   DT   U97935.Y
sa1   --   U97935.A
sa1   --   U97935.B
sa0   --   U97936.B1
sa0   DT   U97935.A
sa0   DT   U97935.B
sa0   DT   U97931.Y
sa1   --   U97931.C
sa1   --   U97931.A
sa1   --   U97931.B
sa1   DT   U97931.Y
sa0   DT   U97931.A
sa0   DT   U97931.B
sa0   DT   u0_soc_top_u0_spi_flash_cmd_state_reg_1_.Q
sa1   DT   u0_soc_top_u0_spi_flash_cmd_state_reg_1_.Q
sa0   PT   U97948.B
sa0   DT   U97948.Y
sa1   --   U97948.A
sa1   --   U97948.B
sa1   --   U97947.Y
sa0   --   u0_soc_top_u0_spi_flash_cmd_state_reg_1_.D
sa1   DT   U97948.Y
sa1   --   u0_soc_top_u0_spi_flash_cmd_state_reg_1_.D
sa0   DT   U97947.Y
sa1   --   U97947.B1
sa1   --   U97946.Y
sa0   --   U97948.A
sa0   DT   U97947.A3
sa0   --   U97947.A1
sa0   --   U97947.A2
sa1   DT   U97947.A2
sa1   DT   U97947.A1
sa0   DT   U97942.Y
sa1   --   U97942.C
sa1   --   U97942.A
sa1   --   U97942.B
sa1   --   U97939.Y
sa1   --   U60269.Y
sa0   --   U60269.B1
sa0   --   U97940.Y
sa1   --   U97940.A
sa1   --   U97940.B
sa1   --   U97940.C
sa1   --   U97940.D
sa0   DT   U97939.A
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_28_.CLK
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_28_.Q
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_28_.RESET_B
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_28_.CLK
sa1   DT   U70525.A2
sa1   --   U70525.A1
sa0   DT   U70525.Y
sa0   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_28_.D
sa1   DT   U68578.Y
sa1   DT   U68576.B1
sa1   --   U68576.B2
sa1   --   U54468.Y
sa0   --   U54468.A
sa0   DT   U68576.Y
sa0   --   U68578.A
sa0   DT   U95411.Y
sa1   PT   U95397.Y
sa1   DT   U95410.Y
sa0   --   U95410.B
sa0   --   U95410.A
sa0   --   U95409.Y
sa1   --   U95411.C
sa1   DT   U95409.A
sa1   PT   U66818.S
sa0   DT   U66818.A0
sa1   DT   U66818.Y
sa0   PT   U52729.Y
sa1   --   U52729.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_7_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_7_.Q
sa1   PT   U95396.Y
sa0   --   U95396.B
sa0   --   U95396.A
sa0   --   U95395.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_7_.D
sa1   PT   U95395.B
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_66_.CLK
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_66_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_66_.CLK
sa0   DT   U95415.A0
sa0   DT   U95415.A1
sa0   DT   U95415.X
sa0   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_66_.D
sa1   PT   U95415.S
sa1   DT   U48437.Y
sa0   --   U48437.A
sa1   DT   U103893.A2
sa1   --   U103893.A1
sa1   --   U54458.Y
sa0   --   U54458.A
sa1   DT   U103893.X
sa1   --   U70525.B1
sa0   PT   U48436.Y
sa1   --   U48436.A
sa1   PT   U57575.B
sa1   PT   U57575.X
sa1   PT   U48167.Y
sa0   --   U48167.A
sa1   PT   U90607.B
sa0   PT   U90607.Y
sa0   DT   U60269.A1
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_29_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_29_.CLK
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_29_.Q
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_29_.RESET_B
sa1   DT   U103896.A2
sa1   --   U103896.A1
sa0   DT   U103896.Y
sa0   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_29_.D
sa1   DT   U68614.Y
sa0   DT   U68612.Y
sa0   --   U68614.A
sa1   DT   U68612.B1
sa1   --   U68612.B2
sa1   --   U55537.Y
sa0   --   U55537.A
sa0   DT   U95422.Y
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_17_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_17_.CLK
sa1   DT   U78091.Y
sa0   --   U78091.B
sa0   --   U78091.A
sa0   --   U78091.C
sa0   --   U78089.Y
sa1   --   U78089.B1
sa0   --   U78087.Y
sa0   --   U78090.Y
sa1   --   U78088.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_17_.D
sa1   PT   U78087.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_16_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_16_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_16_.CLK
sa1   DT   U78205.Y
sa0   --   U78205.B
sa0   --   U78205.A
sa0   --   U78205.C
sa0   --   U78203.Y
sa1   --   U78203.B1
sa0   --   U78201.Y
sa0   --   U78204.Y
sa1   --   U78202.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_16_.D
sa1   PT   U78201.A
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_12_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_12_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_12_.CLK
sa1   DT   U80803.Y
sa0   --   U80803.B
sa0   --   U80803.A
sa0   --   U80803.C
sa0   --   U80801.Y
sa1   --   U80801.B1
sa0   --   U80799.Y
sa0   --   U80802.Y
sa1   --   U80800.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_12_.D
sa1   PT   U80799.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_9_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_9_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_9_.CLK
sa1   DT   U78861.Y
sa0   --   U78861.B
sa0   --   U78861.A
sa0   --   U78861.C
sa0   --   U78859.Y
sa1   --   U78859.B1
sa0   --   U78857.Y
sa0   --   U78860.Y
sa1   --   U78858.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_9_.D
sa1   PT   U78857.A
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_5_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_5_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_5_.CLK
sa1   DT   U76840.Y
sa0   --   U76840.B
sa0   --   U76840.A
sa0   --   U76840.C
sa0   --   U76837.Y
sa1   --   U76837.B1
sa0   --   U76834.Y
sa0   --   U76839.Y
sa1   --   U76836.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_5_.D
sa1   PT   U76834.A
sa0   DT   U53916.Y
sa1   --   U53916.A
sa1   DT   U76839.B
sa1   PT   U76839.A
sa1   PT   U47120.Y
sa0   --   U47120.B
sa0   --   U47120.A
sa0   --   U76838.Y
sa0   DT   U47120.Y
sa1   DT   U76838.Y
sa0   --   U76838.B
sa0   --   U76838.A
sa1   --   U47120.B
sa1   PT   U76838.A
sa1   PT   U47834.Y
sa0   --   U47834.A
sa0   DT   U47834.Y
sa1   --   U47834.A
sa0   DT   U53717.Y
sa1   --   U53717.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_7_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_7_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_7_.CLK
sa1   DT   U76905.Y
sa0   --   U76905.B
sa0   --   U76905.A
sa0   --   U76905.C
sa0   --   U76903.Y
sa1   --   U76903.B1
sa0   --   U76901.Y
sa0   --   U76904.Y
sa1   --   U76902.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_7_.D
sa1   PT   U76901.A
sa1   DT   U76904.B
sa1   PT   U76904.A
sa1   DT   U78860.B
sa1   PT   U78860.A
sa0   DT   U62431.Y
sa1   DT   U62431.A
sa1   DT   U62431.B
sa1   DT   U62431.Y
sa0   --   U62431.B
sa0   --   U62431.A
sa1   DT   U48613.Y
sa0   --   U48613.A
sa0   DT   U48613.Y
sa1   --   U48613.A
sa0   DT   U62380.Y
sa1   --   U62380.A
sa1   DT   U62380.Y
sa0   --   U62380.A
sa0   DT   U61694.Y
sa1   --   U61694.A
sa1   --   U61694.B
sa1   DT   U61694.Y
sa1   DT   U51121.X
sa1   DT   U51121.B1
sa0   DT   U51121.X
sa0   --   U51121.B1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_4_.Q
sa1   DT   U90360.Y
sa0   --   U90360.B1
sa0   --   U90359.Y
sa1   --   U90359.A
sa1   --   U90359.B
sa1   --   U90355.Y
sa1   --   U90358.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_4_.D
sa1   DT   U57577.Y
sa0   DT   U57577.B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_6_.Q
sa1   DT   U90328.Y
sa0   --   U90328.C1
sa0   --   U90328.B1
sa0   --   U90327.Y
sa0   --   U90326.Y
sa1   --   U90326.B1
sa1   --   U90325.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_6_.D
sa1   DT   U90326.A2
sa0   PT   U90325.A2
sa0   DT   U90325.B1
sa0   DT   U68705.X
sa0   --   U68705.A
sa0   --   U68705.B
sa0   --   U68705.C
sa0   --   U68705.D
sa0   --   U68701.Y
sa0   --   U68702.Y
sa0   --   U68703.Y
sa0   --   U68704.Y
sa1   PT   U68701.A
sa1   DT   U90318.Y
sa0   --   U90318.B
sa0   --   U90318.A
sa0   --   U90318.C
sa0   --   U90316.Y
sa0   --   U60807.X
sa0   --   U90317.Y
sa0   PT   U60807.A2
sa1   PT   U85501.S
sa0   DT   U85501.A0
sa1   DT   U85501.Y
sa0   DT   U48704.Y
sa1   --   U48704.A
sa1   DT   U66784.X
sa1   DT   U66784.A0
sa1   DT   U66756.Y
sa0   --   U66756.A
sa0   DT   U50646.Y
sa1   --   U50646.A
sa0   --   U60807.B1
sa1   PT   U90317.A
sa1   DT   U68702.B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_44_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_44_.CLK
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_44_.CLK
sa1   DT   U90322.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_44_.D
sa1   DT   U90322.A0
sa1   DT   U90322.A1
sa1   PT   U90322.S
sa1   PT   U68703.A
sa1   PT   U68704.A
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_9_.Q
sa1   DT   U90286.Y
sa0   --   U90286.B
sa0   --   U90286.A
sa0   --   U90285.Y
sa1   --   U90285.B1
sa0   --   U90283.Y
sa1   --   U90284.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_9_.D
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_11_.Q
sa1   DT   U90277.Y
sa0   --   U90277.B
sa0   --   U90277.A
sa0   --   U90276.Y
sa1   --   U90276.B1
sa0   --   U90274.Y
sa1   --   U90275.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_11_.D
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_10_.Q
sa1   DT   U90248.Y
sa0   --   U90248.B
sa0   --   U90248.A
sa0   --   U90247.Y
sa1   --   U90247.B1
sa0   --   U90244.Y
sa1   --   U90246.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_10_.D
sa1   DT   U90247.A2
sa1   DT   U90181.Y
sa0   --   U90181.D
sa0   --   U90181.C
sa0   --   U90181.B
sa0   --   U90181.A
sa0   --   U90180.Y
sa0   --   U90179.Y
sa0   --   U90178.Y
sa0   --   U90177.Y
sa1   PT   U90177.A
sa1   DT   U90172.Y
sa0   --   U90172.D
sa0   --   U90172.C
sa0   --   U90172.B
sa0   --   U90172.A
sa0   --   U90171.Y
sa0   --   U90170.Y
sa0   --   U90168.Y
sa0   --   U90167.Y
sa1   DT   U90167.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_5_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_5_.Q
sa1   PT   U90164.Y
sa0   --   U90164.B
sa0   --   U90164.A
sa0   --   U90163.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_5_.D
sa1   PT   U90163.B
sa0   DT   U85451.A0
sa1   PT   U85451.S
sa1   DT   U85451.Y
sa0   DT   U48703.Y
sa1   --   U48703.A
sa1   DT   U66785.X
sa1   DT   U66785.A0
sa1   PT   U90168.A
sa1   PT   U57804.Y
sa0   PT   U90170.A_N
sa1   PT   U90169.B
sa0   PT   U90169.Y
sa1   DT   U90178.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_48_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_48_.Q
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_48_.CLK
sa1   DT   U90176.A0
sa1   DT   U90176.A1
sa1   DT   U90176.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_48_.D
sa1   PT   U90176.S
sa1   PT   U90179.A
sa1   PT   U90180.A
sa1   PT   U90246.A1
sa1   DT   U90246.B2
sa1   DT   U90276.A2
sa1   DT   U90263.Y
sa0   --   U90263.D
sa0   --   U90263.C
sa0   --   U90263.B
sa0   --   U90263.A
sa0   --   U90262.Y
sa0   --   U90261.Y
sa0   --   U90260.Y
sa0   --   U90259.Y
sa1   PT   U90259.A
sa1   DT   U90254.Y
sa0   --   U90254.B
sa0   --   U90254.A
sa0   --   U90254.C
sa0   --   U90252.Y
sa0   --   U90251.X
sa0   --   U90253.Y
sa0   PT   U90251.A2
sa1   PT   U85440.S
sa0   DT   U85440.A0
sa1   DT   U85440.Y
sa0   DT   U48706.Y
sa1   --   U48706.A
sa0   DT   U50663.Y
sa1   --   U50663.A
sa0   --   U90251.B1
sa1   PT   U90253.A
sa1   DT   U90260.B
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_49_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_49_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_49_.CLK
sa1   DT   U90258.A0
sa1   DT   U90258.A1
sa1   DT   U90258.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_49_.D
sa1   PT   U90258.S
sa1   PT   U90261.A
sa1   PT   U90262.A
sa1   DT   U90275.B2
sa1   PT   U90275.A1
sa1   PT   U90285.A1
sa0   DT   U68574.Y
sa1   --   U68574.A
sa1   --   U68574.B
sa1   --   U68572.Y
sa1   --   U68573.Y
sa0   PT   U68572.B1
sa0   DT   U53152.Y
sa1   --   U53152.A
sa0   --   U68572.A1
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_47_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_47_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_47_.CLK
sa1   DT   U95266.A0
sa1   DT   U95266.A1
sa1   DT   U95266.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_47_.D
sa1   PT   U95266.S
sa1   DT   U95262.Y
sa0   --   U95262.B
sa0   --   U95262.A
sa0   --   U95262.C
sa0   --   U95260.Y
sa0   --   U61593.X
sa0   --   U95261.Y
sa0   PT   U61593.A2
sa1   PT   U85466.S
sa0   DT   U85466.A0
sa1   DT   U85466.Y
sa0   DT   U48699.Y
sa1   --   U48699.A
sa1   DT   U66790.X
sa1   DT   U66790.A0
sa0   DT   U50702.Y
sa1   --   U50702.A
sa0   --   U61593.B1
sa1   PT   U95261.A
sa0   PT   U68573.A2
sa0   PT   U68573.B1
sa1   DT   U90284.A2_N
sa0   DT   U90284.B1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_7_.Q
sa1   DT   U90313.Y
sa0   --   U90313.C1
sa0   --   U90313.B1
sa0   --   U90312.Y
sa0   --   U90308.Y
sa1   --   U90308.B1
sa1   --   U90307.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_7_.D
sa1   DT   U90308.A1
sa0   DT   U90307.B1
sa0   PT   U90307.A2
sa0   DT   U68729.X
sa0   --   U68729.A
sa0   --   U68729.B
sa0   --   U68729.C
sa0   --   U68729.D
sa0   --   U68725.Y
sa0   --   U68726.Y
sa0   --   U68727.Y
sa0   --   U68728.Y
sa1   PT   U68725.A
sa1   DT   U90301.Y
sa0   --   U90301.D
sa0   --   U90301.C
sa0   --   U90301.B
sa0   --   U90301.A
sa0   --   U90300.Y
sa0   --   U90299.Y
sa0   --   U90298.Y
sa0   --   U90297.Y
sa1   DT   U90297.B
sa1   PT   U85490.S
sa0   DT   U85490.A0
sa1   DT   U85490.Y
sa0   DT   U66755.X
sa0   DT   U66755.A0
sa0   PT   U90299.A_N
sa1   PT   U90300.A
sa1   DT   U68726.B
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_45_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_45_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_45_.CLK
sa1   DT   U90305.A0
sa1   DT   U90305.A1
sa1   DT   U90305.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_45_.D
sa1   PT   U90305.S
sa1   PT   U68727.A
sa1   PT   U68728.A
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_5_.Q
sa1   DT   U90344.Y
sa0   --   U90344.C1
sa0   --   U90344.B1
sa0   --   U90343.Y
sa0   --   U90342.Y
sa1   --   U90342.B1
sa1   --   U90341.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_5_.D
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_3_.Q
sa1   DT   U70596.Y
sa0   --   U70596.B1
sa0   --   U90377.Y
sa1   --   U90377.A
sa1   --   U90377.B
sa1   --   U90375.Y
sa1   --   U90376.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_3_.D
sa0   PT   U90375.A2
sa0   DT   U68713.Y
sa1   --   U68713.A
sa1   --   U68713.B
sa1   --   U68711.Y
sa1   --   U68712.Y
sa0   PT   U68711.B1
sa0   DT   U68711.A1
sa0   DT   U54155.Y
sa1   --   U54155.A
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_41_.Q
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_41_.CLK
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_41_.CLK
sa0   DT   U90374.A0
sa0   DT   U90374.A1
sa1   DT   U90374.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_41_.D
sa1   PT   U90374.S
sa0   DT   U49564.X
sa0   --   U49564.C
sa0   --   U49564.A
sa0   --   U49564.B
sa0   --   U90370.Y
sa0   --   U60806.X
sa0   --   U90369.Y
sa0   PT   U60806.A2
sa0   DT   U85105.A0
sa1   DT   U85105.Y
sa1   PT   U85105.S
sa0   DT   U48702.Y
sa1   --   U48702.A
sa1   DT   U66787.X
sa1   DT   U66787.A0
sa0   DT   U50747.Y
sa1   --   U50747.A
sa0   --   U60806.B1
sa1   PT   U90370.A
sa0   PT   U68712.A2
sa0   PT   U68712.B1
sa1   PT   U59367.Y
sa0   --   U59367.A
sa0   DT   U59367.Y
sa1   --   U59367.A
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_2_.Q
sa1   DT   U90384.Y
sa0   --   U90384.C1
sa0   --   U90384.B1
sa0   --   U49568.Y
sa0   --   U90383.X
sa0   --   U90383.B1
sa0   --   U90382.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_2_.D
sa0   PT   U90383.A2
sa1   DT   U70715.Y
sa0   --   U70715.D
sa0   --   U70715.C
sa0   --   U70715.B
sa0   --   U70715.A
sa0   --   U70714.Y
sa0   --   U70713.Y
sa0   --   U70712.Y
sa0   --   U70711.Y
sa1   PT   U70711.A
sa1   DT   U49216.Y
sa0   --   U49216.A
sa1   DT   U70712.B
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_40_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_40_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_40_.CLK
sa1   DT   U74060.A0
sa1   DT   U74060.A1
sa1   DT   U74060.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_40_.D
sa1   PT   U74060.S
sa1   PT   U70713.A
sa1   PT   U70714.A
sa1   DT   U90382.A
sa0   DT   U49568.A1_N
sa1   DT   U49568.B1
sa0   DT   U50506.Y
sa1   --   U50506.A
sa1   DT   U90376.A1_N
sa0   DT   U90376.B1
sa1   DT   U90342.A2
sa0   PT   U90341.A2
sa0   DT   U90341.B1
sa0   DT   U68699.X
sa0   --   U68699.A
sa0   --   U68699.B
sa0   --   U68699.C
sa0   --   U68699.D
sa0   --   U68695.Y
sa0   --   U68696.Y
sa0   --   U68697.Y
sa0   --   U68698.Y
sa1   PT   U68695.A
sa1   DT   U90333.Y
sa0   --   U90333.B
sa0   --   U90333.A
sa0   --   U90333.C
sa0   --   U90331.Y
sa0   --   U61591.X
sa0   --   U90332.Y
sa0   PT   U61591.A2
sa1   PT   U85513.S
sa0   DT   U85513.A0
sa1   DT   U85513.Y
sa0   DT   U48700.Y
sa1   --   U48700.A
sa1   DT   U66789.A0
sa1   DT   U66789.X
sa0   DT   U50667.Y
sa1   --   U50667.A
sa0   --   U61591.B1
sa1   PT   U90332.A
sa1   PT   U68696.A
sa1   PT   U68697.A
sa1   DT   U68698.B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_43_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_43_.CLK
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_43_.CLK
sa1   PT   U90335.S
sa1   DT   U90335.A0
sa1   DT   U90335.A1
sa1   DT   U90335.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_43_.D
sa0   DT   U90355.B1
sa0   PT   U90355.A2
sa0   DT   U68719.X
sa0   --   U68719.A
sa0   --   U68719.B
sa0   --   U68719.C
sa0   --   U68719.D
sa0   --   U68715.Y
sa0   --   U68716.Y
sa0   --   U68717.Y
sa0   --   U68718.Y
sa1   PT   U68715.A
sa1   DT   U90350.Y
sa0   --   U90350.D
sa0   --   U90350.C
sa0   --   U90350.B
sa0   --   U90350.A
sa0   --   U90349.Y
sa0   --   U90348.Y
sa0   --   U90347.Y
sa0   --   U60808.Y
sa1   DT   U60808.B
sa1   PT   U85523.S
sa0   DT   U85523.A0
sa1   DT   U85523.Y
sa0   DT   U48705.Y
sa1   --   U48705.A
sa1   DT   U66783.X
sa1   DT   U66783.A0
sa0   PT   U90348.A_N
sa1   PT   U90349.A
sa1   DT   U68716.B
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_42_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_42_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_42_.CLK
sa1   DT   U90354.A0
sa1   DT   U90354.A1
sa1   DT   U90354.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_42_.D
sa1   PT   U90354.S
sa1   PT   U68717.A
sa1   PT   U68718.A
sa1   DT   U90358.A2_N
sa1   DT   U68860.Y
sa0   --   U68860.B
sa0   --   U68860.A
sa0   --   U68860.C
sa0   DT   U68860.Y
sa0   DT   U48032.Y
sa1   --   U48032.A
sa1   DT   U48032.Y
sa0   --   U48032.A
sa0   DT   U68859.Y
sa1   --   U68859.A
sa1   DT   U68859.Y
sa0   --   U68859.A
sa0   DT   u0_soc_top_u0_spi_flash_cmd_state_reg_0_.Q
sa1   DT   u0_soc_top_u0_spi_flash_cmd_state_reg_0_.Q
sa1   DT   U97945.A2
sa1   --   U97945.A1
sa1   --   U97944.Y
sa1   --   U97938.Y
sa0   DT   U97945.X
sa0   --   U97945.B1
sa0   --   u0_soc_top_u0_spi_flash_cmd_state_reg_0_.D
sa1   DT   U97945.X
sa1   --   u0_soc_top_u0_spi_flash_cmd_state_reg_0_.D
sa1   PT   U97945.B1
sa0   DT   U97938.A2
sa0   --   U97938.A1
sa1   DT   U97938.A1
sa0   DT   U97938.B2
sa0   --   U97938.B1
sa0   --   U48216.Y
sa1   --   U48216.A
sa1   DT   U97938.B2
sa0   DT   U97938.Y
sa0   --   U97945.A1
sa0   DT   U97937.A3
sa0   --   U97937.A1
sa0   --   U97937.A2
sa1   DT   U97937.A3
sa0   DT   U97937.Y
sa1   --   U97937.B1
sa1   DT   U97937.Y
sa0   DT   U97937.B1
sa0   DT   U61541.Y
sa1   --   U61541.A
sa1   DT   U48216.Y
sa0   --   U48216.A
sa1   --   U97938.B1
sa0   DT   U97944.A2
sa0   DT   U97944.B1
sa0   DT   U67629.Y
sa1   DT   U67629.A
sa1   DT   U57430.Y
sa0   DT   U57430.B
sa0   DT   U67627.Y
sa1   DT   U67627.B
sa1   DT   U67627.A
sa1   DT   U67626.Y
sa0   DT   U67626.Y
sa1   --   U67626.A
sa1   --   U67626.B
sa0   DT   U67626.A
sa0   DT   U67626.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_5_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_5_.Q
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_5_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_5_.RESET_B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_5_.CLK
sa1   DT   U90601.Y
sa0   --   U90601.B
sa0   --   U90601.A
sa0   --   U90600.Y
sa0   --   U90599.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_5_.D
sa0   DT   U90601.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_5_.D
sa1   PT   U90599.A
sa1   DT   U90599.Y
sa0   --   U90599.B
sa0   --   U90599.A
sa1   --   U90601.A
sa1   DT   U90599.B
sa1   PT   U61726.A1
sa0   DT   U61726.X
sa0   DT   U61726.B1
sa0   DT   U61726.A1
sa0   --   U61726.A2
sa1   PT   U61726.X
sa1   --   U61726.B1
sa1   PT   U61726.A2
sa0   DT   U67625.Y
sa1   DT   U67625.Y
sa0   --   U67625.B
sa0   --   U67625.A
sa1   DT   U67625.A
sa1   DT   U67625.B
sa1   DT   U67624.Y
sa0   DT   U67624.Y
sa1   --   U67624.A
sa1   --   U67624.B
sa0   DT   U67624.A
sa0   DT   U67624.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_3_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_3_.Q
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_3_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_3_.RESET_B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_3_.CLK
sa0   DT   U90594.Y
sa1   --   U90594.B1
sa1   --   U90593.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_3_.D
sa1   DT   U90594.A1
sa1   DT   U90594.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_3_.D
sa1   DT   U90594.A2
sa0   PT   U90594.A1
sa0   --   U90594.A2
sa0   PT   U90592.Y
sa1   --   U90592.A
sa1   --   U90592.B
sa1   --   U58181.X
sa1   DT   U90592.Y
sa0   DT   U90592.B
sa0   DT   U58181.X
sa0   --   U58181.A
sa0   --   U58181.B
sa0   --   U90592.A
sa1   PT   U58181.B
sa1   PT   U58181.A
sa0   DT   U67623.Y
sa1   DT   U67623.B
sa1   DT   U67623.A
sa1   DT   U67623.Y
sa0   --   U67623.B
sa0   --   U67623.A
sa0   DT   U67622.A
sa1   DT   U67622.Y
sa0   DT   U67622.B
sa0   DT   U67622.Y
sa1   --   U67622.A
sa1   --   U67622.B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_0_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_0_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_0_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_0_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_0_.Q
sa1   DT   U90581.A2
sa1   --   U90581.A1
sa0   DT   U90581.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_0_.D
sa0   DT   U90581.A2
sa1   DT   U90581.Y
sa0   --   U90581.C1
sa0   --   U90581.B1
sa0   --   U90580.Y
sa0   --   U90578.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_0_.D
sa0   DT   U90581.A1
sa0   DT   U67628.Y
sa1   DT   U67628.B
sa1   DT   U67628.Y
sa0   --   U67628.B
sa0   --   U67628.A
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_pos_edge_reg.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_pos_edge_reg.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_pos_edge_reg.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_pos_edge_reg.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_pos_edge_reg.RESET_B
sa0   DT   U97172.B2
sa1   DT   U97172.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_pos_edge_reg.D
sa1   DT   U97172.A1
sa1   --   U97172.A2
sa1   --   U97170.Y
sa0   DT   U97172.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_pos_edge_reg.D
sa0   DT   U97170.B1
sa0   DT   U97170.Y
sa1   --   U97170.B1
sa0   --   U97172.A1
sa0   DT   U97170.A1
sa0   --   U97170.A2
sa1   DT   U97170.A2
sa1   PT   U97170.A1
sa0   DT   U48177.Y
sa1   --   U48177.A
sa1   DT   U48177.Y
sa0   --   U48177.A
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_clk_out_reg.RESET_B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_clk_out_reg.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_clk_out_reg.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_clk_out_reg.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_clk_out_reg.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_clk_out_reg.Q
sa0   DT   U90671.B1
sa1   DT   U90671.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_clk_out_reg.D
sa1   DT   U90671.A1
sa1   --   U90671.A2
sa1   --   U90670.Y
sa0   --   U90670.B
sa0   --   U90670.A
sa0   DT   U90671.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_clk_out_reg.D
sa0   DT   U90671.B2
sa0   DT   U90670.Y
sa0   --   U90671.A2
sa1   DT   U90670.A
sa1   DT   U90670.B
sa0   DT   U90669.Y
sa1   --   U90669.C
sa1   --   U90669.A
sa1   --   U90669.B
sa0   DT   U90669.B
sa1   DT   U90669.Y
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_7_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_7_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_7_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_7_.SET_B
sa1   DT   U67661.A2_N
sa0   DT   U67661.B2
sa1   DT   U67661.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_7_.D
sa0   DT   U57435.Y
sa1   --   U57435.A
sa0   DT   U67654.B
sa1   DT   U67654.Y
sa0   DT   U67653.Y
sa1   --   U67653.A
sa1   --   U67653.B
sa0   --   U67654.A
sa1   DT   U67652.Y
sa0   --   U67652.B
sa0   --   U67652.A
sa0   DT   U67651.Y
sa1   --   U67651.A
sa1   --   U67651.B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_5_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_5_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_5_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_5_.SET_B
sa0   DT   U97754.A1
sa0   --   U97754.A2
sa0   --   U54129.Y
sa1   --   U54129.A
sa1   DT   U97754.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_5_.D
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_21_.Q
sa1   DT   U93075.Y
sa0   --   U93075.B1
sa0   --   U93074.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_21_.D
sa0   DT   U50589.Y
sa1   --   U50589.A
sa0   --   U93075.A2
sa1   DT   U91663.Y
sa0   --   U91663.B
sa0   --   U91663.A
sa0   --   U91662.Y
sa0   --   U60949.Y
sa1   DT   U60949.A2
sa1   --   U60949.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_21_.Q
sa1   DT   U103888.Y
sa0   --   U103888.B1
sa0   --   U62405.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_21_.D
sa0   DT   U103888.A1
sa0   DT   U68586.Y
sa1   --   U68586.A
sa1   --   U68586.B
sa1   --   U68584.Y
sa1   --   U68585.Y
sa0   PT   U68584.B1
sa0   DT   U54605.Y
sa1   --   U54605.A
sa0   --   U68584.A1
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_59_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_59_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_59_.CLK
sa1   DT   U95379.A0
sa1   DT   U95379.A1
sa1   DT   U95379.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_59_.D
sa1   PT   U95379.S
sa1   DT   U95375.Y
sa0   --   U95375.D
sa0   --   U95375.C
sa0   --   U95375.B
sa0   --   U95375.A
sa0   --   U95374.Y
sa0   --   U95373.Y
sa0   --   U95372.Y
sa0   --   U95371.Y
sa1   DT   U95371.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_6_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_6_.Q
sa1   PT   U95302.Y
sa0   --   U95302.B
sa0   --   U95302.A
sa0   --   U95301.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_6_.D
sa1   PT   U95301.B
sa1   DT   U50831.Y
sa0   --   U50831.A
sa1   PT   U66810.S
sa1   DT   U66810.A0
sa0   DT   U66810.Y
sa1   DT   U66779.A0
sa1   DT   U66779.X
sa1   PT   U95372.A
sa1   PT   U57805.Y
sa0   PT   U95373.A_N
sa0   PT   U95305.Y
sa1   PT   U95305.B
sa0   PT   U68585.A2
sa0   PT   U68585.B1
sa0   PT   U62405.B2
sa0   DT   U54582.Y
sa1   --   U54582.A
sa0   --   U62405.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_21_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_21_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_21_.CLK
sa1   DT   U103924.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_21_.D
sa1   DT   U103924.A1
sa1   PT   U103924.B2
sa0   DT   U57881.Y
sa1   --   U57881.A
sa1   DT   U57881.Y
sa0   --   U57881.A
sa0   DT   U68861.Y
sa1   DT   U68861.Y
sa0   --   U68861.B
sa0   --   U68861.A
sa1   DT   U68861.A
sa0   PT   U48471.Y
sa1   PT   U48471.B
sa1   PT   U88764.Y
sa0   --   U88764.B1
sa0   PT   U88764.A1
sa0   DT   U49290.Y
sa1   DT   U49290.A2
sa1   --   U49290.A1
sa1   DT   U50757.Y
sa0   --   U50757.D
sa0   --   U50757.C
sa0   --   U50757.B
sa0   --   U50757.A
sa0   --   U66922.Y
sa0   --   U66920.Y
sa0   --   U66918.Y
sa0   --   U51176.Y
sa1   PT   U51176.A
sa1   PT   U66918.A
sa1   PT   U66920.A
sa1   DT   U66922.B
sa1   PT   U66922.A
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_70_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_70_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_70_.CLK
sa1   DT   U72477.A0
sa1   DT   U72477.A1
sa1   DT   U72477.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_70_.D
sa1   PT   U72477.S
sa0   DT   U49292.Y
sa1   --   U49292.A
sa1   PT   U47400.Y
sa0   --   U47400.A
sa0   --   U88886.Y
sa1   PT   U49624.Y
sa0   --   U49624.A
sa0   --   U48456.X
sa0   PT   U48456.B
sa1   DT   U51130.Y
sa0   --   U51130.A
sa1   DT   U93074.B
sa1   DT   U57306.Y
sa0   --   U57306.A
sa0   DT   U57306.Y
sa1   --   U57306.A
sa1   DT   U57303.Y
sa0   --   U57303.A
sa0   DT   U57303.Y
sa1   --   U57303.A
sa1   DT   U67650.Y
sa0   --   U67650.B
sa0   --   U67650.A
sa0   DT   U67649.Y
sa1   --   U67649.A
sa1   --   U67649.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_3_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_3_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_3_.SET_B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_3_.CLK
sa1   DT   U67659.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_3_.D
sa1   DT   U67659.A2_N
sa0   DT   U67659.B1
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_19_.Q
sa1   DT   U93087.Y
sa0   --   U93087.B1
sa0   --   U93086.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_19_.D
sa0   DT   U50549.Y
sa1   --   U50549.A
sa0   --   U93087.A2
sa1   DT   U91696.Y
sa0   --   U91696.B
sa0   --   U91696.A
sa0   --   U91695.Y
sa0   --   U91694.Y
sa1   DT   U91694.A2
sa1   --   U91694.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_19_.Q
sa1   DT   U103885.Y
sa0   --   U103885.B1
sa0   --   U103884.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_19_.D
sa0   DT   U103885.A1
sa0   DT   U66931.Y
sa1   --   U66931.A
sa1   --   U66931.B
sa1   --   U66928.Y
sa1   --   U66930.Y
sa0   PT   U66928.A2
sa1   DT   U95353.Y
sa0   --   U95353.D
sa0   --   U95353.C
sa0   --   U95353.B
sa0   --   U95353.A
sa0   --   U95352.Y
sa0   --   U95351.Y
sa0   --   U95350.Y
sa0   --   U95349.Y
sa0   PT   U95349.A_N
sa1   DT   U50853.Y
sa0   --   U50853.A
sa1   PT   U66806.S
sa1   DT   U66806.A0
sa0   DT   U66806.Y
sa1   DT   U66774.X
sa1   DT   U66774.A0
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_19_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_19_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_19_.CLK
sa1   DT   U81951.Y
sa0   --   U81951.B
sa0   --   U81951.A
sa0   --   U81951.C
sa0   --   U81949.Y
sa1   --   U81949.B1
sa0   --   U81947.Y
sa0   --   U81950.Y
sa1   --   U81948.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_19_.D
sa1   PT   U81947.A
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_15_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_15_.CLK
sa1   DT   U78106.Y
sa0   --   U78106.B
sa0   --   U78106.A
sa0   --   U78106.C
sa0   --   U78104.Y
sa1   --   U78104.B1
sa0   --   U78102.Y
sa0   --   U78105.Y
sa1   --   U78103.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_15_.D
sa1   PT   U78102.A
sa0   DT   U48161.Y
sa1   --   U48161.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_14_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_14_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_14_.CLK
sa1   DT   U79248.Y
sa0   --   U79248.B
sa0   --   U79248.A
sa0   --   U79248.C
sa0   --   U79246.Y
sa1   --   U79246.B1
sa0   --   U79244.Y
sa0   --   U79247.Y
sa1   --   U79245.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_14_.D
sa1   PT   U79244.A
sa1   DT   U79247.B
sa1   PT   U79247.A
sa1   DT   U78105.B
sa1   PT   U78105.A
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_40_.Q
sa0   PT   U91311.A2
sa1   DT   U91311.Y
sa0   --   U91311.B1
sa0   --   U91310.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_40_.D
sa0   DT   U91307.Y
sa1   --   U91307.B1
sa0   --   U91311.A1
sa1   DT   U91307.A2
sa0   DT   U91300.Y
sa1   --   U91300.A
sa0   PT   U50385.Y
sa1   DT   U50385.Y
sa0   --   U50385.B
sa0   --   U50385.A
sa0   DT   U57349.Y
sa1   --   U57349.A
sa1   DT   U57349.Y
sa0   --   U57349.A
sa1   DT   U90703.Y
sa0   --   U90703.B
sa0   --   U90703.A
sa1   DT   U90703.A
sa1   DT   U57422.X
sa1   DT   U57422.A
sa0   DT   U57422.X
sa0   --   U57422.C
sa0   --   U57422.A
sa0   --   U57422.B
sa0   --   U68865.Y
sa1   --   U68865.B1
sa0   DT   U68864.Y
sa1   DT   U68864.B
sa1   DT   U68865.A2
sa0   DT   U57348.Y
sa1   --   U57348.A
sa0   DT   U91299.A2
sa1   DT   U91299.Y
sa0   --   U91299.C1
sa0   --   U91299.B1
sa0   DT   U61538.Y
sa1   DT   U60923.X
sa1   --   U60923.A
sa1   DT   U58540.Y
sa0   PT   U58195.Y
sa1   --   U58195.A
sa0   --   U58540.B
sa1   PT   U57421.Y
sa0   DT   U56112.Y
sa1   --   U56112.A
sa1   DT   U56112.Y
sa0   --   U56112.A
sa0   PT   U90706.Y
sa0   --   U57421.B1
sa1   PT   U90705.Y
sa1   --   U90706.B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_neg_edge_reg.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_neg_edge_reg.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_neg_edge_reg.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_neg_edge_reg.RESET_B
sa1   DT   U97169.B2
sa1   DT   U97169.A1
sa0   DT   U97169.Y
sa1   --   U97169.C1
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_neg_edge_reg.D
sa0   DT   U97165.Y
sa0   DT   U97163.B
sa1   DT   U97163.Y
sa1   --   U97165.A
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_1_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_1_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_1_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_1_.SET_B
sa1   DT   U67657.A2_N
sa0   DT   U67657.B1
sa1   DT   U67657.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_1_.D
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_17_.Q
sa1   DT   U93083.Y
sa0   --   U93083.B1
sa0   --   U93082.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_17_.D
sa0   DT   U50625.Y
sa1   --   U50625.A
sa0   --   U93083.A2
sa1   DT   U91605.Y
sa0   --   U91605.B
sa0   --   U91605.A
sa0   --   U91604.Y
sa0   --   U60827.Y
sa1   DT   U60827.A2
sa1   --   U60827.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_17_.Q
sa1   DT   U103881.Y
sa0   --   U103881.B1
sa0   --   U62423.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_17_.D
sa0   DT   U103881.A1
sa0   DT   U68312.Y
sa1   --   U68312.A
sa1   --   U68312.B
sa1   --   U68310.Y
sa1   --   U68311.Y
sa0   PT   U68310.A2
sa0   PT   U68310.B1
sa1   DT   U95331.Y
sa0   --   U95331.D
sa0   --   U95331.C
sa0   --   U95331.B
sa0   --   U95331.A
sa0   --   U95330.Y
sa0   --   U95329.Y
sa0   --   U95328.Y
sa0   --   U95327.Y
sa0   PT   U95328.A_N
sa1   DT   U94151.Y
sa0   --   U94151.A
sa1   PT   U66811.S
sa1   DT   U66811.A0
sa0   DT   U66811.Y
sa1   DT   U57307.X
sa1   DT   U57307.A0
sa1   DT   U95329.B
sa1   PT   U95330.A
sa0   PT   U68311.A2
sa0   DT   U51938.Y
sa1   --   U51938.A
sa0   --   U68311.B2
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_55_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_55_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_55_.CLK
sa1   DT   U95333.A0
sa1   DT   U95333.A1
sa1   DT   U95333.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_55_.D
sa1   PT   U95333.S
sa0   PT   U62423.B2
sa0   DT   U51958.Y
sa1   --   U51958.A
sa0   --   U62423.A2
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_17_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_17_.CLK
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_17_.CLK
sa1   DT   U103920.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_17_.D
sa1   DT   U103920.A1
sa1   PT   U103920.B2
sa1   DT   U93082.B
sa0   DT   U61543.Y
sa1   --   U61543.A
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_0_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_0_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_0_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_0_.SET_B
sa1   DT   U67655.A2_N
sa1   DT   U67655.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_0_.D
sa0   DT   U67655.B1
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_16_.Q
sa1   DT   U93081.Y
sa0   --   U93081.B1
sa0   --   U93080.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_16_.D
sa0   DT   U50598.Y
sa1   --   U50598.A
sa0   --   U93081.A2
sa1   DT   U91577.Y
sa0   --   U91577.B
sa0   --   U91577.A
sa0   --   U91576.Y
sa0   --   U60834.Y
sa1   DT   U60834.A2
sa1   --   U60834.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_16_.Q
sa1   DT   U103880.Y
sa0   --   U103880.B1
sa0   --   U103879.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_16_.D
sa0   DT   U103880.A1
sa0   DT   U68606.Y
sa1   --   U68606.A
sa1   --   U68606.B
sa1   --   U68604.Y
sa1   --   U68605.Y
sa0   PT   U68604.A2
sa0   PT   U68604.B1
sa1   DT   U95320.Y
sa0   --   U95320.D
sa0   --   U95320.C
sa0   --   U95320.B
sa0   --   U95320.A
sa0   --   U95319.Y
sa0   --   U95318.Y
sa0   --   U95317.Y
sa0   --   U95316.Y
sa1   DT   U95316.B
sa1   DT   U50684.Y
sa0   --   U50684.A
sa1   PT   U66801.S
sa1   DT   U66801.A0
sa0   DT   U66801.Y
sa1   DT   U66777.X
sa1   DT   U66777.A0
sa0   PT   U95318.A_N
sa1   PT   U95319.A
sa0   PT   U68605.B1
sa0   DT   U55687.Y
sa1   --   U55687.A
sa0   --   U68605.A1
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_54_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_54_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_54_.CLK
sa1   DT   U95322.A0
sa1   DT   U95322.A1
sa1   DT   U95322.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_54_.D
sa1   PT   U95322.S
sa0   PT   U103879.B2
sa0   DT   U55710.Y
sa1   --   U55710.A
sa0   --   U103879.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_16_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_16_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_16_.CLK
sa1   DT   U103919.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_16_.D
sa1   DT   U103919.A1
sa1   PT   U103919.B2
sa1   DT   U93080.B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_4_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_4_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_4_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_4_.SET_B
sa1   DT   U97752.A2
sa1   --   U97752.A1
sa1   DT   U97752.X
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_4_.D
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_20_.Q
sa1   DT   U93073.Y
sa0   --   U93073.B1
sa0   --   U93072.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_20_.D
sa0   DT   U62411.Y
sa1   --   U62411.A
sa0   --   U93073.A2
sa1   DT   U91762.Y
sa0   --   U91762.B
sa0   --   U91762.A
sa0   --   U91761.Y
sa0   --   U91760.Y
sa1   DT   U91760.A2
sa1   --   U91760.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_20_.Q
sa1   DT   U103887.Y
sa0   --   U103887.B1
sa0   --   U103886.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_20_.D
sa0   DT   U103887.A1
sa0   DT   U68602.Y
sa1   --   U68602.A
sa1   --   U68602.B
sa1   --   U68600.Y
sa1   --   U68601.Y
sa0   PT   U68600.B1
sa0   PT   U68600.A2
sa1   DT   U95364.Y
sa0   --   U95364.D
sa0   --   U95364.C
sa0   --   U95364.B
sa0   --   U95364.A
sa0   --   U95363.Y
sa0   --   U95362.Y
sa0   --   U95361.Y
sa0   --   U95360.Y
sa0   PT   U95360.A_N
sa1   DT   U50837.Y
sa0   --   U50837.A
sa1   PT   U66809.S
sa1   DT   U66809.A0
sa0   DT   U66809.Y
sa1   DT   U66761.X
sa1   DT   U66761.A0
sa1   PT   U95361.A
sa1   DT   U95362.B
sa0   PT   U68601.A2
sa0   DT   U54560.Y
sa1   --   U54560.A
sa0   --   U68601.B2
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_58_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_58_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_58_.CLK
sa1   DT   U95366.A0
sa1   DT   U95366.A1
sa1   DT   U95366.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_58_.D
sa1   PT   U95366.S
sa0   PT   U103886.B2
sa0   DT   U54355.Y
sa1   --   U54355.A
sa0   --   U103886.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_20_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_20_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_20_.CLK
sa1   DT   U103923.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_20_.D
sa1   DT   U103923.A1
sa1   PT   U103923.B2
sa0   PT   U57118.Y
sa1   --   U57118.A
sa1   DT   U93072.B
sa0   DT   U55119.Y
sa1   --   U55119.A
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_2_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_2_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_2_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_2_.SET_B
sa0   DT   U97750.B2
sa0   --   U97750.B1
sa0   --   U54140.Y
sa1   --   U54140.A
sa1   DT   U97750.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_2_.D
sa1   DT   U67648.X
sa1   --   U67648.B
sa1   --   U67648.A
sa1   --   U67648.C
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_18_.Q
sa1   DT   U93085.Y
sa0   --   U93085.B1
sa0   --   U93084.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_18_.D
sa0   DT   U50630.Y
sa1   --   U50630.A
sa0   --   U93085.A2
sa1   DT   U91633.Y
sa0   --   U91633.B
sa0   --   U91633.A
sa0   --   U91632.Y
sa0   --   U91631.Y
sa1   DT   U91631.A2
sa1   --   U91631.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_18_.Q
sa1   DT   U103883.Y
sa0   --   U103883.B1
sa0   --   U103882.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_18_.D
sa0   DT   U103883.A1
sa0   DT   U68598.Y
sa1   --   U68598.A
sa1   --   U68598.B
sa1   --   U68596.Y
sa1   --   U68597.Y
sa0   PT   U68596.A2
sa1   DT   U95342.Y
sa0   --   U95342.D
sa0   --   U95342.C
sa0   --   U95342.B
sa0   --   U95342.A
sa0   --   U95341.Y
sa0   --   U95340.Y
sa0   --   U95339.Y
sa0   --   U95338.Y
sa1   DT   U95338.B
sa1   DT   U50857.Y
sa0   --   U50857.A
sa1   PT   U66814.S
sa1   DT   U66814.A0
sa0   DT   U66814.Y
sa1   DT   U66763.A0
sa1   DT   U66763.X
sa1   PT   U95339.A
sa0   PT   U95340.A_N
sa0   DT   U54308.Y
sa1   --   U54308.A
sa0   --   U68596.B2
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_56_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_56_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_56_.CLK
sa1   DT   U95346.A0
sa1   DT   U95346.A1
sa1   DT   U95346.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_56_.D
sa1   PT   U95346.S
sa0   PT   U68597.A2
sa0   PT   U68597.B1
sa0   PT   U103882.B2
sa0   DT   U61705.Y
sa1   --   U61705.A
sa0   --   U103882.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_18_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_18_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_18_.CLK
sa1   DT   U103921.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_18_.D
sa1   DT   U103921.A1
sa1   PT   U103921.B2
sa1   DT   U93084.B
sa0   DT   U61709.Y
sa1   --   U61709.A
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_6_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_6_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_6_.SET_B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_6_.CLK
sa0   DT   U97756.A1
sa0   --   U97756.A2
sa0   --   U61741.Y
sa1   --   U61741.A
sa1   DT   U97756.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_clgen_cnt_reg_6_.D
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_22_.Q
sa1   DT   U93077.Y
sa0   --   U93077.B1
sa0   --   U93076.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_22_.D
sa0   DT   U50568.Y
sa1   --   U50568.A
sa0   --   U93077.A2
sa1   DT   U91730.Y
sa0   --   U91730.B
sa0   --   U91730.A
sa0   --   U91729.Y
sa0   --   U60934.Y
sa1   DT   U60934.A2
sa1   --   U60934.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_22_.Q
sa1   DT   U103890.Y
sa0   --   U103890.B1
sa0   --   U103889.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_22_.D
sa0   DT   U103890.A1
sa0   DT   U68570.Y
sa1   --   U68570.A
sa1   --   U68570.B
sa1   --   U68568.Y
sa1   --   U68569.Y
sa0   PT   U68568.B1
sa0   PT   U68568.A2
sa1   DT   U95386.Y
sa0   --   U95386.D
sa0   --   U95386.C
sa0   --   U95386.B
sa0   --   U95386.A
sa0   --   U95385.Y
sa0   --   U95384.Y
sa0   --   U95383.Y
sa0   --   U95382.Y
sa1   DT   U95382.B
sa1   DT   U50845.Y
sa0   --   U50845.A
sa1   PT   U66815.S
sa1   DT   U66815.A0
sa0   DT   U66815.Y
sa1   DT   U66764.X
sa1   DT   U66764.A0
sa0   PT   U95384.A_N
sa1   PT   U95385.A
sa0   PT   U68569.B1
sa0   DT   U54627.Y
sa1   --   U54627.A
sa0   --   U68569.A1
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_60_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_60_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_60_.CLK
sa1   DT   U95388.A0
sa1   DT   U95388.A1
sa1   DT   U95388.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_60_.D
sa1   PT   U95388.S
sa0   PT   U103889.B2
sa0   DT   U54620.Y
sa1   --   U54620.A
sa0   --   U103889.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_22_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_22_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_22_.CLK
sa1   DT   U103925.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_22_.D
sa1   DT   U103925.A1
sa1   PT   U103925.B2
sa1   DT   U93076.B
sa0   DT   U67660.Y
sa1   DT   U97168.Y
sa0   --   U97168.B
sa0   --   U97168.A
sa0   --   U97167.Y
sa1   --   U97167.A
sa1   --   U97167.B
sa1   --   U97167.C
sa1   --   U97167.D
sa0   --   U97166.Y
sa1   --   U97166.A
sa1   --   U97166.B
sa1   --   U97166.C
sa1   --   U97166.D
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_23_.Q
sa1   DT   U93079.Y
sa0   --   U93079.B1
sa0   --   U93078.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_23_.D
sa0   DT   U50704.Y
sa1   --   U50704.A
sa0   --   U93079.A2
sa1   DT   U91549.Y
sa0   --   U91549.B
sa0   --   U91549.A
sa0   --   U91548.Y
sa0   --   U91547.Y
sa1   DT   U91547.A2
sa1   --   U91547.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_23_.Q
sa1   DT   U103892.Y
sa0   --   U103892.B1
sa0   --   U103891.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_23_.D
sa0   DT   U103892.A1
sa0   DT   U68594.Y
sa1   --   U68594.A
sa1   --   U68594.B
sa1   --   U68592.Y
sa1   --   U68593.Y
sa0   PT   U68592.A2
sa1   DT   U95403.Y
sa0   --   U95403.B
sa0   --   U95403.A
sa0   --   U95403.C
sa0   --   U95400.Y
sa0   --   U95398.Y
sa0   --   U95402.Y
sa1   PT   U95398.A
sa1   DT   U50758.Y
sa0   --   U50758.A
sa1   PT   U51045.S
sa1   DT   U51045.A0
sa0   DT   U51045.Y
sa1   DT   U47681.A0
sa1   DT   U47681.X
sa1   DT   U95401.Y
sa0   --   U95401.B
sa0   --   U95401.A
sa0   --   U57220.Y
sa1   --   U57220.A
sa1   --   U95402.B1
sa0   DT   U54447.Y
sa1   --   U54447.A
sa0   --   U68592.B2
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_61_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_61_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_61_.CLK
sa1   DT   U95407.A0
sa1   DT   U95407.A1
sa1   DT   U95407.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_61_.D
sa1   PT   U95407.S
sa0   PT   U68593.A2
sa0   PT   U68593.B1
sa0   PT   U103891.B2
sa0   DT   U54646.Y
sa1   --   U54646.A
sa0   --   U103891.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_23_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_23_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_23_.CLK
sa1   DT   U103926.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_23_.D
sa1   DT   U103926.A1
sa1   PT   U103926.B2
sa1   DT   U93078.B
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_9_.RESET_B
sa1   DT   U90666.Y
sa0   --   U90666.B
sa0   --   U90666.A
sa0   --   U90665.Y
sa0   --   U90664.Y
sa1   DT   U90664.A2
sa1   --   U90664.A1
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_9_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_9_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_9_.CLK
sa1   DT   U103914.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_9_.D
sa1   DT   U103914.A1
sa1   PT   U103914.B2
sa0   PT   U90704.Y
sa1   --   U90704.A
sa1   --   U90704.B
sa0   --   U90705.B1
sa0   PT   U91309.Y
sa1   PT   U91309.A
sa1   PT   U91309.B
sa1   PT   U61708.Y
sa0   --   U61708.B
sa0   --   U61708.A
sa0   --   U91302.Y
sa1   PT   U91302.C
sa0   PT   U90730.Y
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_5_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_5_.Q
sa1   DT   U90536.Y
sa0   --   U90536.B1
sa0   --   U90535.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_5_.D
sa0   DT   U50966.Y
sa1   --   U50966.A
sa0   --   U90536.A1
sa1   DT   U90534.Y
sa0   DT   U90533.Y
sa1   --   U90533.A
sa1   --   U90533.B
sa0   --   U90534.B2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_5_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_5_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_5_.CLK
sa1   DT   U103910.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_5_.D
sa1   DT   U103910.A1
sa1   PT   U103910.B2
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_3_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_3_.Q
sa1   DT   U90447.Y
sa0   --   U90447.B1
sa0   --   U90446.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_3_.D
sa0   DT   U50680.Y
sa1   --   U50680.A
sa0   --   U90447.A1
sa1   DT   U90445.Y
sa0   --   U90445.B
sa0   --   U90445.A
sa0   --   U90444.Y
sa0   --   U90443.Y
sa1   DT   U90443.A2
sa1   --   U90443.A1
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_3_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_3_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_3_.CLK
sa1   DT   U103908.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_3_.D
sa1   DT   U103908.A1
sa1   PT   U103908.B2
sa0   PT   U61169.Y
sa1   --   U61169.A
sa1   DT   U61169.Y
sa0   --   U61169.A
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_1_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_1_.Q
sa0   DT   U90414.A1
sa1   DT   U90414.Y
sa0   --   U90414.B1
sa0   --   U90413.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_1_.D
sa0   DT   U90412.Y
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_1_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_1_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_1_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_1_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_1_.CLK
sa0   DT   U90586.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_1_.D
sa1   DT   U90586.Y
sa0   --   U90586.B
sa0   --   U90586.A
sa0   --   U90585.Y
sa0   --   U90582.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_1_.D
sa0   DT   U90582.B2
sa0   --   U90582.B1
sa1   DT   U90582.A1
sa1   DT   U90582.Y
sa1   --   U90586.A
sa1   DT   U90582.B2
sa1   DT   U90582.B1
sa0   DT   U90579.Y
sa1   --   U90579.A
sa1   --   U90579.B
sa1   DT   U90579.Y
sa0   DT   U90579.A
sa1   DT   U90585.Y
sa0   --   U90585.B
sa0   --   U90585.A
sa1   --   U90586.B
sa1   DT   U90585.B
sa1   DT   U90585.A
sa0   DT   U90584.Y
sa0   DT   U90584.A_N
sa1   DT   U90584.Y
sa0   --   U90584.B
sa1   --   U90584.A_N
sa0   --   U90583.Y
sa1   DT   U90583.Y
sa0   --   U90583.B
sa0   --   U90583.A
sa1   --   U90584.B
sa1   DT   U90583.B
sa1   DT   U90583.A
sa1   DT   U51501.Y
sa0   --   U51501.A
sa0   DT   U51501.Y
sa1   --   U51501.A
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_0_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_0_.Q
sa0   DT   U90577.A1
sa1   DT   U90577.Y
sa0   --   U90577.B1
sa0   --   U90576.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_0_.D
sa0   DT   U90575.Y
sa1   DT   U52459.Y
sa0   --   U52459.A
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_2_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_2_.Q
sa1   DT   U90566.Y
sa0   --   U90566.B1
sa0   --   U90565.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_2_.D
sa0   DT   U50751.Y
sa1   --   U50751.A
sa0   --   U90566.A1
sa1   DT   U90564.Y
sa0   --   U90564.B
sa0   --   U90564.A
sa0   --   U90563.Y
sa0   --   U60948.Y
sa1   DT   U60948.A2
sa1   --   U60948.A1
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_2_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_2_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_2_.CLK
sa1   DT   U103907.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_2_.D
sa1   DT   U103907.A1
sa1   PT   U103907.B2
sa1   DT   U57347.Y
sa0   --   U57347.A
sa0   DT   U57347.Y
sa1   --   U57347.A
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_2_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_2_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_2_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_2_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_2_.Q
sa0   DT   U90591.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_2_.D
sa1   DT   U90591.Y
sa0   --   U90591.B
sa0   --   U90591.A
sa0   --   U90590.Y
sa0   --   U90589.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_2_.D
sa1   DT   U90589.Y
sa0   --   U90589.B
sa0   --   U90589.A
sa1   --   U90591.A
sa1   DT   U90589.B
sa1   DT   U90589.A
sa0   DT   U90588.Y
sa1   DT   U90588.B
sa1   DT   U90588.Y
sa0   --   U90588.B
sa0   --   U90588.A
sa0   --   U90587.Y
sa1   DT   U90587.Y
sa0   --   U90587.B
sa1   --   U90587.A_N
sa1   --   U90588.A
sa1   DT   U90587.B
sa0   DT   U90587.A_N
sa0   DT   U90590.B2
sa0   --   U90590.B1
sa1   DT   U90590.Y
sa1   --   U90591.B
sa1   DT   U90590.A1
sa1   DT   U90590.B2
sa1   DT   U90590.B1
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_4_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_4_.Q
sa1   DT   U90477.Y
sa0   --   U90477.B1
sa0   --   U90476.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_4_.D
sa0   DT   U50713.Y
sa1   --   U50713.A
sa0   --   U90477.A1
sa1   DT   U90475.Y
sa0   --   U90475.B
sa0   --   U90475.A
sa0   --   U90474.Y
sa0   --   U60872.Y
sa1   DT   U60872.A2
sa1   --   U60872.A1
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_4_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_4_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_4_.CLK
sa1   DT   U103909.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_4_.D
sa1   DT   U103909.A1
sa1   PT   U103909.B2
sa0   DT   U60865.Y
sa1   --   U60865.A
sa1   DT   U60865.Y
sa0   --   U60865.A
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_4_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_4_.Q
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_4_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_4_.RESET_B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_4_.CLK
sa1   DT   U90598.Y
sa0   --   U90598.B
sa0   --   U90598.A
sa0   --   U90597.Y
sa0   --   U90596.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_4_.D
sa0   DT   U90598.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_4_.D
sa1   DT   U90596.Y
sa0   --   U90596.B
sa0   --   U90596.A
sa1   --   U90598.A
sa1   DT   U90596.B
sa1   PT   U90596.A
sa1   PT   U90595.X
sa0   DT   U90595.B
sa0   DT   U90595.A
sa1   DT   U90595.B
sa0   DT   U90595.X
sa1   PT   U90595.A
sa1   DT   U90597.A1
sa0   DT   U90597.B2
sa0   --   U90597.B1
sa1   DT   U90597.Y
sa1   --   U90598.B
sa1   PT   U90597.B1
sa1   PT   U90597.B2
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_11_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_11_.Q
sa1   DT   U64553.Y
sa0   --   U64553.B1
sa0   --   U90637.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_11_.D
sa0   DT   U61739.Y
sa1   --   U61739.A
sa0   --   U64553.A1
sa1   DT   U90636.Y
sa0   --   U90636.B
sa0   --   U90636.A
sa0   --   U90635.Y
sa0   --   U60866.Y
sa1   DT   U60866.A2
sa1   --   U60866.A1
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_11_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_11_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_11_.CLK
sa1   DT   U90608.Y
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_11_.D
sa0   PT   U90608.B2
sa0   DT   U54834.Y
sa1   --   U54834.A
sa0   --   U90608.A1
sa1   DT   U90637.B
sa1   PT   U90729.Y
sa0   --   U90729.B
sa0   --   U90729.A
sa1   --   U90730.C
sa1   DT   U60886.Y
sa0   --   U60886.A
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_6_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_6_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_6_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_6_.Q
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_6_.CLK
sa0   DT   U90606.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_6_.D
sa1   DT   U90606.Y
sa0   --   U90606.B
sa0   --   U90606.A
sa0   --   U90605.Y
sa0   --   U90604.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_cnt_reg_6_.D
sa1   DT   U90604.A
sa1   DT   U90603.Y
sa0   --   U90603.B
sa0   --   U90603.A
sa0   --   U90602.Y
sa1   DT   U90602.B
sa0   DT   U90602.A_N
sa0   DT   U90605.A2
sa0   --   U90605.A1
sa1   DT   U90605.Y
sa1   --   U90606.B
sa1   DT   U90605.A2
sa1   DT   U90605.B2
sa1   DT   U90605.B1
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_6_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_6_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_6_.RESET_B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_6_.CLK
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_6_.RESET_B
sa1   DT   U90507.A2
sa1   --   U90507.A1
sa1   --   U62410.Y
sa0   --   U62410.A
sa0   DT   U90507.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_6_.D
sa0   DT   U90505.Y
sa1   DT   U90505.Y
sa0   --   U90505.B
sa0   --   U90505.A
sa0   --   U90504.X
sa0   --   U90504.B1
sa0   --   U60931.Y
sa1   DT   U60931.A2
sa1   --   U60931.A1
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_6_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_6_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_6_.CLK
sa1   DT   U103911.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_6_.D
sa1   DT   U103911.A1
sa1   PT   U103911.B2
sa1   DT   U90504.X
sa1   --   U90505.B
sa1   DT   U90504.B1
sa1   PT   U50166.Y
sa0   --   U50166.A
sa0   PT   U90724.Y
sa0   PT   U90723.B2
sa0   --   U90723.B1
sa1   PT   U90723.Y
sa1   --   U90724.B
sa1   PT   U91308.Y
sa0   --   U91308.B
sa0   --   U91308.A
sa1   DT   U91308.B
sa0   DT   U91308.Y
sa0   DT   U90790.Y
sa1   DT   U90790.B
sa1   DT   U90790.A
sa1   DT   U57723.X
sa1   DT   U57723.B
sa0   PT   U90742.Y
sa1   PT   U90741.X
sa1   --   U90742.B
sa1   PT   U90741.A2
sa1   --   U90741.A1
sa1   --   U51502.Y
sa0   --   U51502.A
sa1   DT   U50362.Y
sa0   --   U50362.A
sa0   DT   U90747.Y
sa1   DT   U90746.Y
sa1   --   U90747.B
sa0   DT   U90746.B2
sa0   --   U90746.B1
sa0   PT   U90789.A
sa1   DT   U90789.Y
sa0   PT   U90752.Y
sa1   PT   U90751.Y
sa1   --   U90752.B
sa0   PT   U90751.B2
sa0   --   U90751.B1
sa0   DT   U61254.Y
sa1   --   U61254.A
sa0   --   U90789.B
sa1   DT   U57246.Y
sa0   --   U57246.B1
sa0   --   U90755.Y
sa0   DT   U57246.A1
sa0   DT   U48084.Y
sa1   --   U48084.A
sa1   DT   U90755.S
sa1   DT   U90755.A0
sa1   DT   U91310.B
sa1   DT   U57162.X
sa1   --   U57162.A
sa1   DT   U68863.Y
sa0   --   U68863.B
sa0   --   U68863.A
sa0   --   U68863.C
sa0   --   U68862.Y
sa0   DT   U68863.Y
sa1   DT   U68863.A
sa0   DT   U50381.Y
sa1   DT   U50381.A
sa1   DT   U50585.Y
sa0   --   U50585.A
sa1   --   U50381.B
sa1   DT   U91265.Y
sa0   --   U91265.B
sa0   --   U91265.A
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_48_.Q
sa0   PT   U91922.A2
sa1   DT   U91922.Y
sa0   --   U91922.B1
sa0   --   U91921.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_48_.D
sa0   DT   U91919.Y
sa1   --   U91919.B1
sa0   --   U91922.A1
sa1   DT   U91919.A2
sa0   PT   U91920.Y
sa1   PT   U91920.B
sa0   DT   U61707.Y
sa1   DT   U61707.B
sa1   PT   U91848.Y
sa0   --   U91848.B
sa0   --   U91848.A
sa0   PT   U91417.Y
sa1   PT   U91417.A
sa1   PT   U91417.B
sa0   PT   U91409.B
sa0   PT   U91409.A
sa1   PT   U91409.Y
sa1   DT   U91921.B
sa0   PT   U91007.B
sa1   PT   U91007.Y
sa1   PT   U58198.Y
sa0   --   U58198.B
sa0   --   U58198.A
sa0   --   U91343.Y
sa1   PT   U91343.A
sa0   PT   U66746.Y
sa1   PT   U66746.A
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_psel_i_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_psel_i_reg_0_.RESET_B
sa1   PT   U89096.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_psel_i_reg_0_.D
sa0   PT   U89096.A2
sa0   PT   U89096.B2
sa0   DT   U55752.Y
sa1   --   U55752.A
sa0   PT   U50142.Y
sa1   --   U50142.A
sa0   --   U89096.B1
sa1   DT   U88920.Y
sa0   --   U88920.B
sa0   --   U88920.A
sa0   --   U88919.Y
sa0   --   U88918.Y
sa1   DT   U88918.A2
sa1   --   U88918.A1
sa1   --   U88917.Y
sa1   --   U88916.Y
sa0   PT   U88916.B
sa0   DT   U88913.Y
sa0   DT   U88904.X
sa0   DT   U88904.S
sa0   DT   U88903.Y
sa0   --   U88904.A1
sa1   DT   U88901.Y
sa0   --   U88901.B
sa0   --   U88901.A
sa0   --   U53119.Y
sa1   --   U53119.A
sa1   --   U88903.A
sa1   DT   U88894.A1
sa0   DT   U88894.Y
sa1   --   U88894.B1
sa1   PT   U66817.S
sa0   DT   U66817.A0
sa1   DT   U66817.Y
sa0   DT   U66775.X
sa1   DT   U66775.S
sa0   DT   U66775.A0
sa1   PT   U85427.S
sa1   DT   U85427.A0
sa0   DT   U85427.Y
sa1   DT   U66788.X
sa1   DT   U66788.A0
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_1_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_1_.Q
sa1   PT   U88897.Y
sa0   --   U88897.B
sa0   --   U88897.A
sa0   --   U88896.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_1_.D
sa1   PT   U88896.B
sa1   DT   U88910.Y
sa0   --   U88910.B
sa0   --   U88910.A
sa1   --   U88913.B
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_16_.CLK
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_16_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_16_.CLK
sa0   DT   U88908.A0
sa0   DT   U88908.A1
sa0   DT   U88908.X
sa0   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_16_.D
sa1   PT   U88908.S
sa0   DT   U88917.B
sa1   DT   U88919.A
sa1   DT   U88879.Y
sa1   PT   U88932.B
sa0   PT   U88932.Y
sa1   DT   U88932.Y
sa0   --   U88932.B
sa0   --   U88932.A
sa0   --   U88931.Y
sa1   PT   U88931.B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_penable_i_reg.Q
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_penable_i_reg.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_penable_i_reg.CLK
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_penable_i_reg.Q
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_penable_i_reg.RESET_B
sa1   DT   U88935.Y
sa0   --   U88935.B1
sa0   --   U88934.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_penable_i_reg.D
sa0   DT   U88935.A1
sa1   DT   U88935.A2
sa1   --   U88935.A1
sa0   DT   U88935.Y
sa0   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_penable_i_reg.D
sa1   DT   U66605.Y
sa0   --   U66605.B
sa0   --   U66605.A
sa0   DT   u0_soc_top_u0_uart_apb_Uregs_transmitter_stx_o_tmp_reg.Q
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_transmitter_stx_o_tmp_reg.SET_B
sa0   DT   U64577.Y
sa0   --   u0_soc_top_u0_uart_apb_Uregs_transmitter_stx_o_tmp_reg.D
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_0_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_1_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_3_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_2_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_8_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_9_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_11_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_10_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_13_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_12_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_15_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_14_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_5_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_4_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_7_.RESET_B
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_dl_reg_6_.RESET_B
sa0   DT   U63064.A2
sa1   DT   U63064.Y
sa0   --   U63064.B1
sa1   --   U64577.B1
sa0   DT   U55610.Y
sa1   --   U55610.A
sa1   PT   u0_soc_top_u0_uart_apb_Uregs_lcr_reg_6_.RESET_B
sa1   DT   u0_soc_top_u0_uart_apb_Uregs_lcr_reg_6_.Q
sa0   DT   U104079.A2
sa1   DT   U104079.Y
sa1   --   u0_soc_top_u0_uart_apb_Uregs_lcr_reg_6_.D
sa1   PT   U58600.Y
sa0   --   U58600.B
sa0   --   U58600.A
sa1   PT   U59897.A
sa0   PT   U59897.Y
sa0   PT   U55870.Y
sa1   --   U55870.A
sa1   PT   U62522.X
sa1   --   U62522.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_rpntr_gry_reg_1_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_rpntr_gry_reg_1_.Q
sa1   PT   U85096.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_rpntr_gry_reg_1_.D
sa0   PT   U85096.A1
sa0   PT   U85096.S
sa1   PT   U63967.X
sa1   --   U63967.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_rpntr_gry_reg_2_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_rpntr_gry_reg_2_.Q
sa1   PT   U85094.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_rpntr_gry_reg_2_.D
sa0   PT   U62408.Y
sa1   --   U62408.A
sa0   PT   U51475.Y
sa1   --   U51475.A
sa0   --   U85094.A1
sa0   PT   U85095.Y
sa0   PT   U55985.Y
sa1   --   U55985.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_widget_Repeater_full_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_widget_Repeater_full_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_widget_Repeater_full_reg.CLK
sa1   PT   U88101.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_widget_Repeater_full_reg.D
sa0   PT   U88101.B2
sa0   --   U88101.B1
sa0   PT   U88101.A2
sa0   --   U88101.A1
sa0   --   U88100.Y
sa1   PT   U88100.B
sa0   DT   chiplink_rx_clk
sa1   DT   chiplink_rx_clk
sa0   DT   U70665.Y
sa1   DT   U70665.C
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.RESET_B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_1_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.Q
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_1_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.Q
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_1_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_1_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_1_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_1_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_1_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.RESET_B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_3_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.RESET_B
sa1   DT   U59250.X
sa1   --   U59250.A
sa0   DT   U59250.X
sa0   --   U59250.A
sa1   DT   U67066.Y
sa0   DT   U67066.Y
sa1   --   U67066.A
sa1   --   U67066.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncResetReg_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncResetReg_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncResetReg_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncResetReg_q_reg.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncResetReg_q_reg.Q
sa1   PT   U62445.Y
sa0   --   U62445.A
sa0   --   chiplink_rx_rst
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncResetReg_q_reg.SET_B
sa0   DT   U62445.Y
sa1   --   U62445.A
sa1   --   chiplink_rx_rst
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncResetReg_q_reg.SET_B
sa0   DT   U59106.Y
sa1   --   U59106.A
sa1   PT   U62375.Y
sa0   --   U62375.A
sa0   DT   U62375.Y
sa1   --   U62375.A
sa0   PT   U59104.X
sa0   --   U59104.A
sa1   DT   U59104.X
sa1   --   U59104.A
sa0   PT   U48956.X
sa0   --   U48956.A
sa1   PT   U48956.X
sa1   --   U48956.A
sa1   DT   U58677.B
sa0   DT   U58677.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_maybe_full_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_maybe_full_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_maybe_full_reg.CLK
sa1   DT   U109185.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_maybe_full_reg.D
sa0   DT   U109185.A1
sa0   --   U109185.A2
sa0   --   U109183.Y
sa1   DT   U109183.B
sa0   DT   U107115.Y
sa1   DT   U107115.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_2_.CLK
sa1   DT   U109170.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_2_.D
sa0   PT   U109170.A2
sa0   PT   U109170.B2
sa0   DT   U109167.Y
sa1   --   U109167.A
sa0   --   U109170.A1
sa0   PT   U109161.Y
sa1   PT   U109161.A
sa1   PT   U67070.Y
sa0   --   U67070.A
sa0   DT   U109160.Y
sa1   --   U109160.A
sa1   DT   U109159.Y
sa0   DT   U109162.Y
sa1   --   U109162.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_0_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_0_.CLK
sa1   DT   U109166.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_0_.D
sa0   PT   U109166.A2
sa0   PT   U109166.B2
sa0   DT   U109166.B1
sa0   PT   U109164.Y
sa1   DT   U109164.A
sa1   PT   U109164.B
sa1   DT   U50160.Y
sa0   --   U50160.A
sa0   DT   U109157.Y
sa1   --   U109157.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_1_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_1_.CLK
sa1   DT   U109165.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_1_.D
sa0   PT   U109165.A2
sa0   DT   U109165.A1
sa0   PT   U109165.B2
sa0   DT   U107105.Y
sa1   --   U107105.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_2_.CLK
sa0   PT   U109179.B1
sa1   DT   U109179.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_2_.D
sa0   DT   U109179.A1
sa0   --   U109179.A2
sa0   DT   U109091.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_1_.CLK
sa0   PT   U109177.A
sa1   DT   U109177.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_1_.D
sa1   DT   U109176.A2
sa1   --   U109176.A1
sa0   DT   U109176.Y
sa0   --   U109177.B
sa1   DT   U109090.Y
sa0   PT   U107107.Y
sa1   --   U107107.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_0_.CLK
sa0   PT   U109178.B1
sa1   PT   U109178.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_0_.D
sa0   DT   U109178.A1
sa0   --   U109178.A2
sa0   DT   U107127.Y
sa0   PT   U107109.B
sa1   DT   U107109.Y
sa0   DT   U67074.Y
sa1   --   U67074.A
sa1   DT   U67073.A
sa1   PT   U67073.Y
sa0   --   U67073.A
sa0   --   U67073.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_send_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_send_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_send_reg.Q
sa1   DT   U70594.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_send_reg.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_1_reg.D
sa1   --   chiplink_rx_send
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_1_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_1_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_1_reg.Q
sa1   --   U70594.A
sa0   PT   U67072.Y
sa1   --   U67072.A
sa1   --   U67072.B
sa1   PT   U67071.X
sa1   --   U67071.D
sa1   --   U67071.C
sa1   --   U67071.B
sa1   --   U67071.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_3_.CLK
sa0   PT   U98306.A2
sa1   PT   U98306.Y
sa0   --   U98306.B1
sa0   --   U98305.Y
sa1   --   U98305.B1
sa1   --   U98304.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_3_.D
sa0   PT   U62374.Y
sa1   --   U62374.A
sa1   PT   U98298.Y
sa0   PT   U98298.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_2_.CLK
sa1   PT   U98303.Y
sa0   --   U98303.B
sa0   --   U98303.A
sa0   --   U98302.Y
sa1   --   U98302.B1
sa0   --   U98299.Y
sa1   --   U98299.B1
sa1   --   U98301.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_2_.D
sa1   PT   U98299.A2
sa1   PT   U98299.A1
sa0   PT   U70617.Y
sa1   PT   U70617.A
sa1   PT   U70616.Y
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_0_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_0_.Q
sa1   PT   U98297.Y
sa0   --   U98297.C1
sa0   --   U98297.B1
sa0   --   U98296.Y
sa0   --   U98293.Y
sa1   --   U98293.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_0_.D
sa1   PT   U98292.B1
sa0   PT   U98292.Y
sa0   --   U98297.A2
sa1   PT   U70607.Y
sa0   --   U70607.A
sa0   PT   U70606.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_data_reg_1_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_data_reg_1_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_reg_1_.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_data_reg_2_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_data_reg_2_.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_data_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_data_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_reg_2_.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_reg_2_.D
sa0   --   chiplink_rx_data[2]
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_reg_2_.CLK
sa1   PT   U70605.Y
sa1   --   U70606.C1
sa0   PT   U70605.B
sa1   PT   U98293.A1
sa1   PT   U98293.A3
sa0   PT   U70615.Y
sa1   --   U70615.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_data_reg_0_.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_data_reg_0_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_data_reg_0_.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_b2c_data_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_reg_0_.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_reg_0_.D
sa0   --   chiplink_rx_data[0]
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_reg_0_.CLK
sa0   PT   U70613.Y
sa1   --   U70613.A
sa1   PT   U70612.Y
sa0   PT   U61684.Y
sa1   --   U61684.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_1_.CLK
sa1   PT   U70619.A2
sa1   PT   U70619.X
sa1   --   U70619.C1
sa1   --   U70619.B1
sa1   --   U70618.Y
sa0   --   U70618.B1
sa1   --   U70614.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_1_.D
sa0   PT   U70614.C1
sa0   PT   U70618.A3
sa0   PT   U70618.A1
sa1   PT   U98305.A2
sa1   PT   U98305.A1
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_4_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_4_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_4_.Q
sa1   PT   U98309.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx__T_2_reg_4_.D
sa0   PT   U98307.Y
sa1   --   U98307.A
sa0   --   U98309.B1
sa1   PT   U98308.B1
sa0   PT   U98308.Y
sa0   --   U98309.B2
sa0   PT   U70624.Y
sa1   PT   U70624.A
sa0   DT   U70623.X
sa0   DT   U70623.A1
sa0   --   U70623.A2
sa0   DT   U70626.A2
sa0   --   U70626.A1
sa1   DT   U70626.Y
sa1   PT   U107121.Y
sa0   --   U107121.C1
sa0   --   U107121.B1
sa0   --   U107119.Y
sa1   --   U107119.A
sa1   --   U107119.B
sa1   --   U107119.C
sa1   --   U107119.D
sa0   PT   U107121.A2
sa0   DT   U107112.B1
sa1   DT   U107112.Y
sa0   DT   U107112.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_4_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_4_.CLK
sa0   PT   U109182.B1
sa1   DT   U109182.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_4_.D
sa0   DT   U109182.A1
sa0   --   U109182.A2
sa0   DT   U107111.Y
sa1   --   U107111.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_3_.CLK
sa0   PT   U109181.A
sa1   DT   U109181.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_reg_3_.D
sa1   DT   U109180.A2
sa1   --   U109180.A1
sa0   DT   U109180.Y
sa0   --   U109181.B
sa1   DT   U109092.Y
sa0   DT   U107110.Y
sa1   --   U107110.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_4_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_4_.CLK
sa1   DT   U109175.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_4_.D
sa0   PT   U109175.A2
sa0   DT   U109175.A1
sa0   PT   U109175.B2
sa0   DT   U107113.Y
sa1   --   U107113.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_3_.CLK
sa1   DT   U109172.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_fq_value_1_reg_3_.D
sa0   PT   U109172.A2
sa0   DT   U109172.A1
sa0   PT   U109172.B2
sa0   DT   U107114.B1
sa1   DT   U107114.Y
sa0   DT   U107114.A2
sa0   DT   U61326.Y
sa1   --   U61326.A
sa0   DT   U107116.A2
sa1   DT   U107116.Y
sa0   --   U107116.B1
sa0   DT   U107118.A2
sa1   DT   U107118.Y
sa0   --   U107118.B1
sa0   DT   U107106.Y
sa1   --   U107106.A
sa0   DT   U107117.Y
sa1   DT   U107117.A
sa0   DT   U107120.Y
sa1   DT   U107120.A
sa0   DT   U107124.Y
sa1   DT   U107124.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_Queue__T_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_Queue__T_1_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_Queue__T_1_reg.CLK
sa0   PT   U109208.B1
sa1   DT   U109208.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqd_Queue__T_1_reg.D
sa0   DT   U109208.A1
sa0   --   U109208.A2
sa0   DT   U57184.X
sa0   --   U57184.A
sa0   --   U57184.B
sa1   PT   U109184.B1
sa0   PT   U109184.Y
sa0   --   U109185.B1
sa0   PT   U57235.X
sa0   --   U57235.A
sa1   PT   U57235.X
sa1   --   U57235.A
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.RESET_B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_1_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_source_valid_sync_1_reg_0_q_reg.Q
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_AsyncValidSync_source_valid_sync_0_reg_0_q_reg.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_1_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_1_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_1_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_1_AsyncValidSync_source_valid_sync_2_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_AsyncValidSync_source_valid_sync_3_reg_0_q_reg.RESET_B
sa0   DT   U59107.Y
sa1   --   U59107.A
sa1   PT   U68934.Y
sa0   PT   U68933.Y
sa0   --   U68934.B
sa1   PT   U68933.B
sa1   PT   U68933.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_ridx_gray_reg_3_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_ridx_gray_reg_3_q_reg.D
sa1   PT   U68940.B
sa1   PT   U68941.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_0_reg_3_q_reg.Q
sa1   --   U68941.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_0_reg_3_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_1_reg_3_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_1_reg_3_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_2_reg_3_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_2_reg_3_q_reg.D
sa1   PT   U68943.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_0_reg_1_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_1_reg_1_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_0_reg_1_q_reg.Q
sa1   --   U68943.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_1_reg_1_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_2_reg_1_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_2_reg_1_q_reg.D
sa1   PT   U68938.X
sa1   PT   U68938.B1
sa1   PT   U50424.Y
sa0   --   U50424.A
sa0   PT   U71978.Y
sa1   PT   U60188.X
sa0   PT   U63293.Y
sa1   PT   U63293.A
sa1   PT   U58483.X
sa0   PT   U71440.B
sa1   PT   U71440.Y
sa1   --   U58483.B
sa0   PT   U47867.Y
sa1   --   U47867.A
sa1   PT   U73287.A
sa0   PT   U73287.Y
sa1   PT   U49992.Y
sa0   --   U49992.A
sa0   PT   U60044.Y
sa1   PT   U60044.A
sa1   PT   U72554.Y
sa0   --   U72554.A
sa0   --   U57189.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_widget_3_Repeater_full_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_widget_3_Repeater_full_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_widget_3_Repeater_full_reg.CLK
sa1   PT   U86805.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_widget_3_Repeater_full_reg.D
sa0   PT   U86805.A1
sa0   --   U86805.A2
sa0   PT   U53248.Y
sa1   --   U53248.A
sa1   PT   U86804.B1
sa0   PT   U86804.Y
sa0   --   U86805.B1
sa0   PT   U52630.Y
sa1   --   U52630.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_widget_2_Repeater_full_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_widget_2_Repeater_full_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_widget_2_Repeater_full_reg.CLK
sa1   PT   U70828.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_widget_2_Repeater_full_reg.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_atomics__T_10_0_state_reg_1_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_atomics__T_10_0_state_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_atomics__T_10_0_state_reg_1_.CLK
sa1   PT   U60805.B1
sa1   PT   U60805.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_atomics__T_10_0_state_reg_1_.D
sa1   PT   U60805.A2
sa1   --   U60805.A1
sa1   --   U60805.A3
sa1   --   U86880.Y
sa1   --   U86879.Y
sa1   --   U47658.Y
sa0   --   U47658.A
sa1   PT   U49893.Y
sa0   PT   U49893.B
sa1   PT   U57542.Y
sa0   PT   U57542.A
sa1   PT   U86762.A
sa0   PT   U86762.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_err_Queue__T_1_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_err_Queue__T_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_err_Queue__T_1_reg.CLK
sa1   PT   U87308.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_err_Queue__T_1_reg.D
sa1   PT   U87307.B1
sa0   PT   U87307.Y
sa0   --   U87308.A
sa1   PT   U87307.A2
sa1   --   U87307.A1
sa0   PT   U86773.A2
sa1   PT   U86773.Y
sa0   --   U86773.B1
sa0   PT   U57415.Y
sa1   --   U57415.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_widget_3_Repeater_1_full_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_widget_3_Repeater_1_full_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_widget_3_Repeater_1_full_reg.CLK
sa1   PT   U86775.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_widget_3_Repeater_1_full_reg.D
sa1   PT   U86775.A2
sa1   --   U86775.A1
sa0   PT   U86774.B1
sa1   PT   U86774.Y
sa1   --   U86775.B1
sa0   PT   U94156.Y
sa1   PT   U94156.B
sa0   PT   U52736.Y
sa1   --   U52736.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_sinkD_d__T_1_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_sinkD_d__T_1_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_sinkD_d__T_1_reg.Q
sa1   PT   U58521.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_sinkD_d__T_1_reg.D
sa1   PT   U58521.B
sa1   PT   U58521.C
sa1   PT   U51488.Y
sa0   --   U51488.A
sa0   PT   U70451.Y
sa1   PT   U70451.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_valid_reg_reg_0_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_valid_reg_reg_0_q_reg.D
sa1   PT   U104178.Y
sa0   --   U104178.A
sa1   PT   U57227.Y
sa0   --   U57227.B
sa0   --   U57227.A
sa0   --   U63287.Y
sa0   --   U75203.Y
sa0   PT   U63294.B1
sa1   PT   U63294.Y
sa1   --   U75203.A
sa1   PT   U63287.B
sa0   PT   U70827.B1
sa1   PT   U70827.Y
sa1   --   U70828.B1
sa1   PT   U50498.X
sa1   --   U57189.C
sa0   PT   U85681.X
sa0   --   U85681.A
sa0   PT   U68915.Y
sa1   PT   U68915.B
sa1   PT   U61561.Y
sa0   --   U61561.A
sa0   PT   U58609.Y
sa1   --   U58609.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_sinkA_Queue__T_1_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_sinkA_Queue__T_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_sinkA_Queue__T_1_reg.CLK
sa1   PT   U57074.B
sa1   PT   U57074.C
sa1   PT   U57074.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_sinkA_Queue__T_1_reg.D
sa0   PT   U62872.A_N
sa0   DT   U62872.Y
sa0   PT   U70431.Y
sa1   --   U70431.A
sa1   PT   U57110.Y
sa0   --   U57110.B
sa0   --   U57110.A
sa1   PT   U63006.Y
sa0   --   U63006.A
sa0   PT   U47803.X
sa0   --   U47803.A
sa0   PT   U63933.Y
sa1   PT   U63933.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue__T_1_1_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue__T_1_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue__T_1_1_reg.CLK
sa0   PT   U88077.B1
sa1   PT   U88077.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue__T_1_1_reg.D
sa0   PT   U88077.A1
sa0   --   U88077.A2
sa0   --   U88076.Y
sa0   PT   U50279.Y
sa1   --   U50279.A
sa1   PT   U61036.Y
sa0   --   U61036.A
sa0   --   U63966.Y
sa1   PT   U63965.Y
sa0   PT   U55965.Y
sa1   --   U55965.A
sa0   --   U63965.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue__T_1_0_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue__T_1_0_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue__T_1_0_reg.CLK
sa0   PT   U85731.B1
sa1   PT   U85731.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue__T_1_0_reg.D
sa0   PT   U85731.A3
sa0   --   U85731.A1
sa0   --   U85731.A2
sa0   PT   U50179.Y
sa1   --   U50179.A
sa0   PT   U85730.Y
sa1   PT   U85730.B
sa0   PT   U50309.Y
sa1   PT   U50309.B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.RESET_B
sa0   PT   U53730.Y
sa1   --   U53730.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_5__T_1_1_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_5__T_1_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_5__T_1_1_reg.CLK
sa1   PT   U88075.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_5__T_1_1_reg.D
sa0   PT   U88075.A1
sa0   --   U88075.A2
sa0   --   U88074.Y
sa0   DT   U60861.Y
sa1   --   U60861.A
sa1   PT   U60860.Y
sa0   --   U60860.A
sa0   PT   U47701.Y
sa0   PT   U57536.A
sa1   PT   U57536.Y
sa0   DT   U55748.Y
sa1   --   U55748.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_5__T_1_0_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_5__T_1_0_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_5__T_1_0_reg.CLK
sa0   PT   U85860.B1
sa1   PT   U85860.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_5__T_1_0_reg.D
sa0   PT   U85860.A1
sa0   --   U85860.A2
sa0   --   U62185.Y
sa1   --   U62185.A
sa0   DT   U85859.Y
sa1   --   U85859.A
sa1   --   U85859.B
sa1   PT   U57411.Y
sa0   PT   U57411.A
sa1   PT   U58134.Y
sa0   --   U58134.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_first_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_first_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_first_reg.CLK
sa1   PT   U98633.B
sa0   PT   U98633.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_first_reg.D
sa0   DT   U98628.Y
sa1   DT   U98628.B
sa1   DT   U98628.Y
sa0   --   U98628.B
sa0   --   U98628.A
sa0   --   U98626.Y
sa1   PT   U98626.B
sa1   DT   U71430.Y
sa0   --   U71430.B
sa1   --   U71430.A_N
sa1   DT   U71428.Y
sa0   DT   U71428.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_1_0_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_1_0_reg.Q
sa1   DT   U88061.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_1_0_reg.D
sa1   DT   U88061.B1
sa0   DT   U88061.X
sa0   --   U88061.B1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_1_0_reg.D
sa0   DT   U88060.Y
sa1   --   U88060.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_1_1_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_1_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_1_1_reg.CLK
sa1   PT   U58237.A
sa1   PT   U58237.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_1_1_reg.D
sa1   PT   U71433.Y
sa0   --   U71433.B
sa0   --   U71433.A
sa0   --   U71432.Y
sa0   PT   U57470.Y
sa0   DT   U57470.A_N
sa1   DT   U58133.A1
sa0   DT   U58133.Y
sa1   --   U58133.B1
sa1   --   U71431.Y
sa0   --   U71431.B1
sa0   DT   U71431.A2
sa0   DT   U70674.Y
sa1   DT   U70674.B
sa0   DT   U98627.Y
sa1   DT   U98627.A
sa1   DT   U98627.Y
sa0   --   U98627.B
sa0   --   U98627.A
sa1   DT   U70673.Y
sa0   --   U70673.B
sa0   --   U70673.A
sa0   DT   U55749.Y
sa1   --   U55749.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_8__T_1_0_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_8__T_1_0_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_8__T_1_0_reg.CLK
sa1   DT   U88071.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_8__T_1_0_reg.D
sa1   DT   U88071.A2
sa1   --   U88071.A1
sa1   PT   U88071.B1
sa1   DT   U50404.Y
sa0   --   U50404.A
sa0   DT   U88064.Y
sa1   DT   U88064.B
sa0   DT   U71429.Y
sa1   DT   U71429.B
sa1   PT   U95229.Y
sa0   PT   U95229.B
sa0   PT   U88072.Y
sa1   PT   U88072.B
sa1   PT   U58242.B
sa1   PT   U58242.X
sa1   DT   U88070.Y
sa0   --   U88070.B
sa0   --   U88070.A
sa0   DT   U61765.Y
sa1   DT   U61765.A
sa1   DT   U50316.Y
sa0   PT   U53711.Y
sa1   --   U53711.A
sa0   --   U50316.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_3__T_1_0_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_3__T_1_0_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_3__T_1_0_reg.CLK
sa0   PT   U88068.A3
sa0   --   U88068.A1
sa0   --   U88068.A2
sa0   PT   U88068.B1
sa1   PT   U88068.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_3__T_1_0_reg.D
sa0   PT   U47354.Y
sa1   PT   U47354.A
sa1   PT   U48373.Y
sa0   --   U48373.B
sa0   --   U48373.A
sa0   PT   U60120.Y
sa1   PT   U94915.Y
sa0   --   U94915.B
sa0   --   U94915.A
sa0   --   U47343.Y
sa1   --   U60120.A
sa1   PT   U47343.B1
sa1   PT   U75120.Y
sa0   --   U75120.A
sa0   PT   U75122.Y
sa0   PT   U74987.Y
sa1   PT   U74987.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_hints_Repeater_full_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_hints_Repeater_full_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_hints_Repeater_full_reg.CLK
sa1   PT   U60724.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_hints_Repeater_full_reg.D
sa1   PT   U70662.X
sa1   PT   U70660.Y
sa0   --   U70660.A
sa0   PT   U70659.Y
sa1   PT   U70659.C
sa1   PT   U97184.Y
sa0   PT   U97184.A2
sa0   PT   U97184.B2
sa1   PT   U70664.Y
sa0   PT   U70664.A
sa1   PT   U70663.A2
sa1   --   U70663.A1
sa0   PT   U70663.Y
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_widx_bin_reg_1_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_widx_bin_reg_1_q_reg.D
sa0   PT   U70661.Y
sa0   PT   U97182.Y
sa1   --   U97182.A
sa0   PT   U97181.A1
sa0   --   U97181.A2
sa1   PT   U97181.Y
sa0   PT   U97178.Y
sa1   --   U97178.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_widx_bin_reg_2_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_widx_bin_reg_2_q_reg.D
sa1   PT   U97179.Y
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_ridx_bin_reg_2_q_reg.Q
sa1   PT   U47507.Y
sa0   --   U47507.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_ridx_bin_reg_2_q_reg.D
sa0   PT   U58921.Y
sa1   --   U58921.A
sa0   PT   U60452.Y
sa1   --   U60452.A
sa1   PT   U75050.Y
sa0   --   U75050.B
sa0   --   U75050.A
sa0   --   U75050.C
sa0   --   U56225.Y
sa0   --   U56708.Y
sa1   --   U56708.A
sa1   --   U56708.B
sa0   --   U75052.X
sa0   --   U75052.B1
sa1   --   U56262.Y
sa0   --   U56262.B
sa0   --   U56262.A
sa1   --   U59712.Y
sa0   --   U76661.Y
sa0   --   U56714.Y
sa0   --   U47991.Y
sa1   PT   U71375.Y
sa0   PT   U71374.Y
sa1   --   U71374.A
sa1   --   U71374.B
sa0   --   U71375.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_ridx_bin_reg_1_q_reg.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_ridx_bin_reg_1_q_reg.Q_N
sa1   PT   U58678.X
sa1   --   U58678.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_ridx_bin_reg_1_q_reg.D
sa1   PT   U60130.Y
sa0   --   U60130.A
sa0   PT   U56732.Y
sa1   PT   U56732.A
sa1   PT   U75154.Y
sa0   --   U75154.A
sa0   --   U74684.Y
sa1   PT   U101583.Y
sa0   --   U101583.B
sa0   --   U101583.A
sa0   --   U101586.Y
sa1   --   U74684.A
sa1   PT   U101586.C
sa1   PT   U71372.Y
sa1   PT   U63093.Y
sa0   PT   U63318.Y
sa1   PT   U63318.B
sa0   PT   U59906.Y
sa0   PT   U63322.Y
sa1   --   U63322.A
sa1   --   U63322.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_err_a__T_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_err_a__T_1_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_err_a__T_1_reg.CLK
sa1   PT   U71075.B1
sa1   PT   U71075.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_err_a__T_1_reg.D
sa1   PT   U71075.A2
sa1   --   U71075.A1
sa1   --   U71074.Y
sa1   PT   U48343.Y
sa0   --   U48343.A
sa0   DT   U59189.X
sa0   --   U59189.A
sa1   DT   U100722.A
sa0   DT   U100722.Y
sa1   DT   U98658.Y
sa0   PT   U98658.A
sa0   PT   U100691.Y
sa1   --   U100691.A
sa1   --   U100691.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_maybe_full_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_maybe_full_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_maybe_full_reg.CLK
sa0   PT   U100721.B1
sa1   PT   U100721.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_maybe_full_reg.D
sa1   PT   U100693.Y
sa1   PT   U61497.Y
sa0   --   U61497.A
sa0   PT   U98655.Y
sa1   --   U98655.A
sa1   --   U98655.B
sa1   --   U98655.C
sa1   --   U98655.D
sa1   --   U98654.Y
sa1   --   U98654.B1_N
sa0   PT   U98641.B1
sa1   PT   U98641.Y
sa0   PT   U98641.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_4_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_4_.CLK
sa1   PT   U100718.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_4_.D
sa0   PT   U100718.A2
sa0   PT   U100718.B2
sa0   PT   U100718.B1
sa0   PT   U99624.X
sa0   PT   U99624.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_2_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_2_.Q
sa1   PT   U100714.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_2_.D
sa1   PT   U100709.Y
sa0   PT   U98653.Y
sa1   --   U98653.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_0_.CLK
sa1   PT   U100712.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_0_.D
sa0   DT   U100712.A1
sa0   --   U100712.A2
sa0   DT   U98659.Y
sa0   PT   U98638.Y
sa1   DT   U98638.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_Queue__T_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_Queue__T_1_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_Queue__T_1_reg.CLK
sa0   PT   U100745.B1
sa1   PT   U100745.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_Queue__T_1_reg.D
sa0   PT   U100745.A1
sa0   --   U100745.A2
sa0   DT   U48531.X
sa1   --   U48531.A_N
sa0   --   U48531.B
sa1   PT   U100711.A
sa0   PT   U100711.Y
sa0   --   U100712.B1
sa0   PT   U100708.Y
sa1   PT   U61668.Y
sa0   --   U61668.A
sa0   PT   U62344.Y
sa1   --   U62344.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_1_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_1_.CLK
sa0   PT   U100710.B1
sa1   PT   U100710.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_1_.D
sa0   PT   U100710.A1
sa0   --   U100710.A2
sa1   PT   U100713.A2
sa1   --   U100713.A1
sa1   PT   U100713.B1
sa0   PT   U100713.Y
sa0   --   U100714.B1
sa0   PT   U98643.Y
sa1   --   U98643.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_3_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_3_.CLK
sa0   PT   U100717.B1
sa1   PT   U100717.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_reg_3_.D
sa0   PT   U100717.A1
sa0   --   U100717.A2
sa0   --   U100715.Y
sa0   PT   U100716.Y
sa1   PT   U100716.A
sa0   PT   U98640.Y
sa1   --   U98640.A
sa0   PT   U98639.Y
sa1   --   U98639.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_4_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_4_.CLK
sa1   PT   U100707.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_4_.D
sa0   PT   U100707.A2
sa0   PT   U100707.A1
sa0   PT   U100707.B2
sa0   PT   U100694.Y
sa1   PT   U100694.B
sa1   PT   U59257.X
sa1   --   U59257.A
sa0   PT   U98642.Y
sa1   --   U98642.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_3_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_3_.CLK
sa1   PT   U100704.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_3_.D
sa0   PT   U100704.A2
sa0   PT   U100704.A1
sa0   PT   U100704.B2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_2_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_2_.CLK
sa1   PT   U100702.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_2_.D
sa0   PT   U100702.A2
sa0   PT   U100702.A1
sa0   PT   U100702.B2
sa0   PT   U98645.Y
sa1   --   U98645.A
sa0   PT   U98647.Y
sa1   --   U98647.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_1_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_1_.CLK
sa1   PT   U100697.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_1_.D
sa0   PT   U100697.A2
sa0   PT   U100697.A1
sa0   PT   U100697.B2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_0_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_0_.CLK
sa1   PT   U100698.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqa_fq_value_1_reg_0_.D
sa0   PT   U100698.A2
sa0   PT   U100698.B2
sa0   PT   U100698.B1
sa0   PT   U100696.Y
sa1   PT   U100696.A
sa1   PT   U100696.B
sa0   PT   U98649.Y
sa1   --   U98649.A
sa0   PT   U98644.B1
sa1   PT   U98644.Y
sa0   PT   U98644.A2
sa0   PT   U98652.B2
sa1   PT   U98652.Y
sa0   PT   U98652.A1
sa1   PT   U98646.A1
sa1   --   U98646.A2
sa0   PT   U98646.Y
sa1   PT   U98648.Y
sa0   PT   U98648.B
sa1   PT   U98650.Y
sa0   PT   U98650.B
sa0   PT   U98651.Y
sa1   --   U98651.B1
sa1   PT   U98651.A1
sa0   PT   U98654.A2
sa0   PT   U100720.Y
sa1   --   U100720.B1
sa0   --   U100721.C1
sa1   PT   U100720.A1
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_widx_gray_reg_1_q_reg.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_widx_gray_reg_1_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_widx_bin_reg_3_q_reg.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_widx_bin_reg_3_q_reg.Q
sa1   PT   U97190.Y
sa1   PT   U97189.A2
sa1   --   U97189.A1
sa0   PT   U97189.Y
sa0   --   U97190.B1
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_widx_gray_reg_2_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_widx_gray_reg_2_q_reg.D
sa1   PT   U97193.Y
sa0   PT   U97193.A2
sa0   PT   U97192.Y
sa1   --   U97192.A
sa0   --   U97193.B2
sa1   PT   U97118.Y
sa0   --   U97118.A
sa1   PT   U56202.C
sa0   PT   U56202.Y
sa1   PT   U95300.Y
sa0   --   U95300.A
sa0   --   U95303.Y
sa1   PT   U95303.B
sa1   PT   U71439.Y
sa0   --   U71439.B
sa0   --   U71439.A
sa0   --   U56253.Y
sa1   PT   U56253.B
sa1   PT   U48389.A
sa1   PT   U48425.Y
sa0   --   U48425.A
sa1   PT   U76199.C
sa0   PT   U97231.Y
sa0   PT   U97231.A_N
sa1   PT   U97229.A2
sa1   --   U97229.A1
sa0   PT   U97229.Y
sa1   PT   U97226.Y
sa0   PT   U67103.Y
sa1   PT   U67103.C
sa0   PT   U47403.A1
sa0   --   U47403.A2
sa1   PT   U47403.Y
sa0   PT   U47172.Y
sa1   PT   U47172.A
sa1   PT   U66750.Y
sa0   PT   U66750.B
sa1   PT   U66750.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_ridx_bin_reg_1_q_reg.Q
sa1   PT   U47747.Y
sa0   --   U47747.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_ridx_bin_reg_1_q_reg.D
sa0   PT   U50145.Y
sa1   PT   U66614.Y
sa0   --   U66614.B
sa0   --   U66614.A
sa0   --   U66613.Y
sa0   PT   U60187.Y
sa1   PT   U60187.B
sa1   DT   U50108.B_N
sa0   DT   U50108.X
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_maybe_full_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_maybe_full_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_maybe_full_reg.Q
sa0   PT   U103205.B1
sa1   PT   U103205.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_maybe_full_reg.D
sa1   DT   U103202.X
sa1   --   U103202.A
sa1   PT   U50282.Y
sa0   PT   U101553.Y
sa1   PT   U101553.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_2_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_2_.CLK
sa1   PT   U103184.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_2_.D
sa0   PT   U103184.A2
sa0   PT   U103184.B2
sa0   PT   U103181.Y
sa1   --   U103181.A
sa0   --   U103184.A1
sa0   PT   U103175.X
sa0   PT   U103175.B
sa0   PT   U103173.Y
sa1   --   U103173.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_1_.CLK
sa1   PT   U103179.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_1_.D
sa0   PT   U103179.A2
sa0   PT   U103179.A1
sa0   PT   U103179.B2
sa0   PT   U103176.Y
sa1   --   U103176.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_0_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_0_.CLK
sa1   PT   U103180.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_0_.D
sa0   PT   U103180.A2
sa0   PT   U103180.B2
sa0   PT   U103180.B1
sa0   PT   U103178.Y
sa1   PT   U103178.A
sa1   PT   U103178.B
sa0   PT   U61495.Y
sa1   --   U61495.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_2_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_2_.Q
sa1   PT   U103197.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_2_.D
sa1   PT   U103192.Y
sa0   PT   U101543.Y
sa1   --   U101543.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_0_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_0_.Q
sa1   PT   U103195.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_0_.D
sa0   DT   U103195.A1
sa0   --   U103195.A2
sa0   DT   U101563.Y
sa0   PT   U101542.C
sa1   DT   U101542.Y
sa1   PT   U101557.Y
sa0   --   U101557.C1
sa0   --   U101557.B1
sa0   --   U101555.Y
sa1   --   U101555.A
sa1   --   U101555.B
sa1   --   U101555.C
sa1   --   U101555.D
sa0   PT   U101557.A2
sa0   PT   U101546.B1
sa1   PT   U101546.Y
sa0   PT   U101546.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_4_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_4_.CLK
sa1   PT   U103201.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_4_.D
sa0   PT   U103201.A2
sa0   PT   U103201.B2
sa0   PT   U103201.B1
sa0   PT   U59179.Y
sa1   --   U59179.A
sa1   PT   U58952.X
sa1   --   U58952.A
sa1   PT   U102332.Y
sa0   PT   U102332.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_1_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_1_.Q
sa0   PT   U103193.A1
sa0   --   U103193.A2
sa0   PT   U103193.B1
sa1   PT   U103193.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_1_.D
sa0   PT   U101550.Y
sa1   --   U101550.A
sa0   PT   U103191.Y
sa1   PT   U103190.Y
sa0   --   U103190.A
sa0   PT   U101548.Y
sa1   --   U101548.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_3_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_3_.Q
sa0   PT   U103200.A1
sa0   --   U103200.A2
sa0   --   U103198.Y
sa0   PT   U103200.B1
sa1   PT   U103200.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_reg_3_.D
sa0   PT   U103199.Y
sa1   PT   U103199.A
sa0   PT   U101545.Y
sa1   --   U101545.A
sa0   PT   U101544.Y
sa1   --   U101544.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_4_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_4_.CLK
sa1   PT   U103189.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_4_.D
sa0   PT   U103189.A2
sa0   PT   U103189.A1
sa0   PT   U103189.B2
sa0   PT   U101547.Y
sa1   --   U101547.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_3_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_3_.CLK
sa1   PT   U103186.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_fq_value_1_reg_3_.D
sa0   PT   U103186.A2
sa0   PT   U103186.A1
sa0   PT   U103186.B2
sa0   PT   U101549.B1
sa1   PT   U101549.Y
sa0   PT   U101549.A2
sa0   PT   U101552.A2
sa1   PT   U101552.Y
sa0   --   U101552.B1
sa0   PT   U101551.Y
sa1   PT   U101551.A
sa0   PT   U101554.A2
sa1   PT   U101554.Y
sa0   --   U101554.B1
sa0   PT   U101556.Y
sa1   PT   U101556.A
sa0   PT   U103194.Y
sa0   --   U103195.B1
sa1   PT   U103194.A
sa1   PT   U103196.A2
sa1   --   U103196.A1
sa1   PT   U103196.B1
sa0   PT   U103196.Y
sa0   --   U103197.B1
sa0   PT   U101560.Y
sa1   DT   U101560.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_Queue__T_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_Queue__T_1_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_Queue__T_1_reg.CLK
sa1   PT   U103229.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqc_Queue__T_1_reg.D
sa0   PT   U103229.B1
sa0   PT   U103229.A1
sa0   --   U103229.A2
sa0   DT   U48556.X
sa1   --   U48556.A_N
sa0   --   U48556.B
sa0   PT   U103204.Y
sa1   --   U103204.B1
sa0   --   U103205.C1
sa1   PT   U103204.A1
sa0   PT   U62439.Y
sa1   --   U62439.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_ridx_bin_reg_2_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_ridx_bin_reg_2_q_reg.D
sa1   PT   U58433.Y
sa0   PT   U58433.B
sa1   PT   U58200.Y
sa0   PT   U66754.Y
sa1   PT   U62942.Y
sa0   --   U62942.B1
sa1   --   U66754.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_2_widx_gray_reg_1_q_reg.Q
sa1   PT   U97251.Y
sa0   --   U97251.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_2_widx_gray_reg_1_q_reg.D
sa1   PT   U97245.A2
sa0   PT   U97245.Y
sa1   PT   U97245.B1
sa0   PT   U97237.A1
sa0   --   U97237.A2
sa1   PT   U97237.Y
sa0   PT   U97234.Y
sa1   --   U97234.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_2_widx_bin_reg_2_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_2_widx_bin_reg_2_q_reg.D
sa0   PT   U97230.Y
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_2_widx_bin_reg_1_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_2_widx_bin_reg_1_q_reg.D
sa1   PT   U97238.Y
sa0   --   U97238.A
sa1   PT   U97235.Y
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_2_widx_bin_reg_3_q_reg.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_2_widx_bin_reg_3_q_reg.Q
sa1   PT   U97243.Y
sa1   PT   U97242.A2
sa1   --   U97242.A1
sa0   PT   U97242.Y
sa0   --   U97243.B1
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_2_widx_gray_reg_2_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_2_widx_gray_reg_2_q_reg.D
sa1   PT   U97241.Y
sa1   PT   U97239.Y
sa0   --   U97239.B
sa0   --   U97239.A
sa1   PT   U97240.A2
sa1   --   U97240.A1
sa0   PT   U97240.Y
sa0   --   U97241.B1
sa1   PT   U66749.X
sa1   PT   U66749.A2
sa1   --   U66749.A1
sa1   --   U58434.X
sa1   PT   U58434.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_ridx_bin_reg_0_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_ridx_bin_reg_0_q_reg.D
sa1   DT   U68937.Y
sa0   --   U68937.B
sa1   --   U68937.A_N
sa0   PT   U48178.Y
sa1   --   U48178.A
sa1   PT   U47130.X
sa1   PT   U47130.A2
sa1   --   U47130.A1
sa1   --   U47130.A3
sa1   --   U68942.Y
sa0   --   U68942.B
sa0   --   U68942.A
sa1   --   U68939.X
sa1   --   U68943.X
sa0   --   U68941.Y
sa0   --   U68940.Y
sa1   PT   U68939.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_0_reg_2_q_reg.Q
sa1   --   U68939.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_0_reg_2_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_1_reg_2_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_1_reg_2_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_2_reg_2_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_widx_gray_sync_2_reg_2_q_reg.D
sa1   PT   U68936.A2
sa1   --   U68936.A1
sa1   PT   U68936.X
sa0   PT   U87745.B1
sa0   PT   U87745.A1
sa0   --   U87745.A2
sa1   PT   U87745.Y
sa1   --   U60724.B1
sa0   DT   U88069.Y
sa1   DT   U88069.B
sa0   PT   U95237.Y
sa1   PT   U95237.B
sa1   PT   U95238.Y
sa0   --   U95238.B
sa0   --   U95238.A
sa0   --   U95236.Y
sa1   PT   U95236.B
sa1   PT   U62487.X
sa1   --   U62487.B1
sa1   PT   U62487.A2
sa1   PT   U48581.Y
sa0   PT   U48581.B
sa0   DT   U70678.Y
sa1   DT   U70677.Y
sa1   --   U70678.B
sa0   DT   U70677.B1
sa0   DT   U70671.Y
sa1   --   U70671.B1
sa0   DT   U70671.A1
sa0   --   U70671.A2
sa0   --   U55981.Y
sa1   --   U55981.A
sa0   PT   U70671.B1
sa1   PT   U70671.Y
sa1   DT   U55981.Y
sa0   --   U55981.A
sa1   --   U70671.A2
sa1   DT   U57471.X
sa1   --   U57471.A
sa1   PT   U88074.B
sa1   PT   U88076.B
sa1   DT   U48635.X
sa1   --   U48635.A
sa1   DT   U61416.Y
sa0   --   U61416.A
sa1   PT   U85477.S
sa0   DT   U85477.A0
sa1   DT   U85477.Y
sa0   DT   U66757.X
sa0   DT   U66757.A0
sa1   DT   U47955.Y
sa0   --   U47955.A
sa1   PT   U57244.S
sa1   DT   U57244.A0
sa0   DT   U57244.Y
sa1   DT   U58037.Y
sa0   --   U58037.A
sa0   DT   U57797.X
sa0   DT   U57797.A0
sa1   PT   U66807.S
sa1   DT   U66807.A0
sa0   DT   U66807.Y
sa1   DT   U60563.Y
sa0   --   U60563.B
sa0   --   U60563.A
sa0   --   U60564.Y
sa0   --   U60562.Y
sa1   DT   U60562.B
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_24_.RESET_B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_24_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_24_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_24_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_24_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_24_.Q
sa1   DT   U70783.A2
sa1   DT   U70783.X
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_24_.D
sa1   DT   U70783.B1
sa0   DT   U70783.B1
sa0   --   U70783.B2
sa0   DT   U70783.X
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_24_.D
sa0   DT   U70783.A1
sa0   --   U70783.A2
sa0   DT   U70782.Y
sa1   DT   U70782.B
sa1   DT   U70782.A
sa1   DT   U70782.Y
sa0   --   U70782.B
sa0   --   U70782.A
sa0   --   U70782.C
sa0   --   U70781.Y
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_32_.Q
sa1   DT   U91851.Y
sa0   --   U91851.B1
sa0   --   U91850.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_32_.D
sa0   PT   U91851.A2
sa0   DT   U91847.Y
sa1   --   U91847.A
sa1   --   U91847.B
sa1   --   U91846.Y
sa0   --   U91851.A1
sa0   DT   U91846.A
sa0   PT   U91849.Y
sa1   PT   U91849.A
sa1   PT   U91849.B
sa1   DT   U91850.B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_56_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_56_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_56_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_56_.RESET_B
sa1   DT   U91383.A2
sa1   --   U91383.A1
sa1   --   U91380.Y
sa0   DT   U91383.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_56_.D
sa0   DT   U91380.A1
sa0   --   U91380.A2
sa0   PT   U91381.Y
sa1   DT   U91381.Y
sa0   --   U91381.B
sa0   --   U91381.A
sa1   PT   U91381.B
sa1   DT   U91382.Y
sa0   --   U91382.B
sa0   --   U91382.A
sa1   --   U91383.B1
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_24_.Q
sa1   DT   U91350.Y
sa0   --   U91350.B1
sa0   --   U91349.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_24_.D
sa0   DT   U91350.A2
sa1   DT   U91347.A2
sa0   DT   U91347.Y
sa1   --   U91347.B1
sa0   --   U91350.A1
sa1   PT   U91348.A
sa1   DT   U91348.B
sa0   DT   U91348.Y
sa1   DT   U91349.B
sa0   DT   U98373.Y
sa1   DT   U98373.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_Queue__T_1_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_Queue__T_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_Queue__T_1_reg.CLK
sa1   DT   U98558.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_Queue__T_1_reg.D
sa0   DT   U98558.A1
sa0   --   U98558.A2
sa0   PT   U98558.B1
sa0   DT   U98542.Y
sa1   DT   U98542.B1
sa1   --   U98542.B2
sa0   DT   U98501.Y
sa1   --   U98501.A
sa1   --   U98501.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_maybe_full_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_maybe_full_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_maybe_full_reg.CLK
sa0   PT   U98531.B1
sa1   DT   U98531.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_maybe_full_reg.D
sa1   DT   U98508.Y
sa0   --   U98508.A
sa0   DT   U98503.Y
sa1   PT   U61501.Y
sa0   --   U61501.A
sa0   PT   U98387.Y
sa1   --   U98387.A
sa1   --   U98387.B
sa1   --   U98387.C
sa1   --   U98387.D
sa1   --   U98386.Y
sa0   --   U98386.C1
sa0   --   U98386.B1
sa0   DT   U98376.B1
sa1   DT   U98376.Y
sa0   DT   U98376.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_4_.CLK
sa0   PT   U98528.C1
sa1   DT   U98528.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_4_.D
sa0   DT   U98528.B1
sa0   --   U98528.B2
sa0   DT   U98382.Y
sa1   --   U98382.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_3_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_3_.CLK
sa0   PT   U98527.B1
sa1   DT   U98527.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_3_.D
sa0   DT   U98527.A1
sa0   --   U98527.A2
sa0   DT   U98447.Y
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_2_.Q
sa0   PT   U98526.A
sa1   DT   U98526.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_2_.D
sa1   DT   U98525.A2
sa1   --   U98525.A1
sa0   DT   U98525.Y
sa0   --   U98526.B
sa1   DT   U98446.Y
sa0   DT   U98390.Y
sa1   DT   U98389.Y
sa0   DT   U98389.B
sa0   PT   U98389.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_0_.CLK
sa1   PT   U98524.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_0_.D
sa0   DT   U98524.A1
sa0   --   U98524.A2
sa0   PT   U98381.Y
sa1   --   U98381.A
sa0   PT   U98523.Y
sa0   --   U98524.B1
sa1   PT   U98523.A
sa0   DT   U98521.Y
sa1   DT   U98520.Y
sa0   --   U98520.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_1_.CLK
sa0   PT   U98522.B1
sa1   DT   U98522.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_reg_1_.D
sa0   DT   U98522.A1
sa0   --   U98522.A2
sa0   DT   U62371.Y
sa1   --   U62371.A
sa0   DT   U98449.Y
sa1   DT   U98449.A
sa0   DT   U98375.Y
sa1   --   U98375.A
sa0   DT   U98374.Y
sa1   --   U98374.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_4_.CLK
sa1   DT   U98519.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_4_.D
sa0   PT   U98519.A2
sa0   DT   U98519.A1
sa0   PT   U98519.B2
sa1   PT   U98504.A
sa0   PT   U98504.Y
sa0   DT   U98383.Y
sa1   --   U98383.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_3_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_3_.CLK
sa1   DT   U98516.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_3_.D
sa0   PT   U98516.A2
sa0   DT   U98516.A1
sa0   PT   U98516.B2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_2_.CLK
sa1   DT   U98514.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_2_.D
sa0   PT   U98514.A2
sa0   DT   U98514.A1
sa0   PT   U98514.B2
sa0   DT   U98379.Y
sa1   --   U98379.A
sa0   DT   U98505.Y
sa1   --   U98505.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_0_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_0_.CLK
sa1   DT   U98511.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_0_.D
sa0   PT   U98511.A2
sa0   PT   U98511.B2
sa0   DT   U98511.B1
sa0   PT   U98509.Y
sa1   DT   U98509.A
sa1   PT   U98509.B
sa0   DT   U98500.Y
sa1   --   U98500.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_1_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_1_.CLK
sa1   DT   U98510.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqe_fq_value_1_reg_1_.D
sa0   PT   U98510.A2
sa0   DT   U98510.A1
sa0   PT   U98510.B2
sa0   DT   U98378.A2
sa1   DT   U98378.Y
sa0   --   U98378.B1
sa0   DT   U98377.Y
sa1   DT   U98377.A
sa1   DT   U61329.A2
sa1   DT   U61329.X
sa1   --   U61329.B1
sa1   DT   U98380.Y
sa0   DT   U98380.A
sa0   PT   U98386.A2
sa1   DT   U98384.A1
sa1   --   U98384.A2
sa0   DT   U98384.Y
sa0   DT   U98385.Y
sa1   DT   U98385.A
sa1   DT   U98502.Y
sa0   --   U98502.A
sa0   DT   U98530.Y
sa1   --   U98530.B1
sa0   --   U98531.C1
sa1   DT   U98530.A1
sa0   DT   U70653.Y
sa1   DT   U70653.C
sa0   PT   U63465.B
sa1   PT   U63465.Y
sa1   --   U60188.B1
sa0   PT   U63464.Y
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_valid_reg_reg_0_q_reg.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_2_valid_reg_reg_0_q_reg.Q
sa1   --   U63464.B
sa1   PT   U51494.Y
sa0   --   U51494.A
sa1   --   U66613.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_3__T_1_1_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_3__T_1_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_3__T_1_1_reg.CLK
sa1   PT   U71043.B1
sa1   PT   U71043.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_3__T_1_1_reg.D
sa1   PT   U71043.A2
sa1   --   U71043.A1
sa1   --   U50338.X
sa1   PT   U50338.B
sa0   PT   U57540.Y
sa1   PT   U57540.B
sa0   PT   U58143.Y
sa1   PT   U58143.B
sa1   PT   U48349.X
sa1   --   U48349.A
sa1   --   U49267.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_8__T_1_1_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_8__T_1_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_8__T_1_1_reg.CLK
sa0   DT   U88067.A1
sa0   --   U88067.A2
sa0   --   U88066.Y
sa1   DT   U88067.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_ShiftQueue_8__T_1_1_reg.D
sa0   DT   U58135.X
sa0   --   U58135.A
sa0   DT   U88065.Y
sa1   DT   U88066.B
sa1   PT   U71435.Y
sa0   PT   U71435.A
sa0   PT   U71434.Y
sa1   PT   U71434.B
sa0   PT   U71438.A2
sa0   PT   U71438.X
sa0   --   U71438.B1
sa0   --   U71437.Y
sa0   PT   U71437.A1_N
sa1   PT   U71437.B2
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_ridx_bin_reg_0_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_ridx_bin_reg_0_q_reg.D
sa0   PT   U71074.A
sa1   PT   U56434.Y
sa0   --   U56434.A
sa0   --   U56436.Y
sa1   --   U59906.B
sa1   PT   U71441.X
sa1   --   U56436.B
sa1   PT   U71441.A2
sa1   --   U71441.A1
sa1   --   U57139.Y
sa0   --   U57139.A
sa1   PT   U47879.X
sa1   --   U47879.A
sa0   PT   U48837.Y
sa1   --   U48837.A
sa0   --   U63093.B
sa0   PT   U71371.Y
sa0   --   U71372.B1
sa1   PT   U60649.A
sa0   PT   U60649.Y
sa1   PT   U57546.X
sa1   --   U47991.B
sa1   PT   U73296.X
sa1   --   U57546.A
sa1   PT   U73296.A
sa1   PT   U73296.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_0_reg_2_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_1_reg_2_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_0_reg_2_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_1_reg_2_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_2_reg_2_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_2_reg_2_q_reg.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_0_reg_3_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_1_reg_3_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_0_reg_3_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_1_reg_3_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_2_reg_3_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_2_reg_3_q_reg.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_ridx_gray_reg_3_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_ridx_gray_reg_3_q_reg.D
sa1   PT   U87870.Y
sa0   PT   U87869.Y
sa0   --   U87870.B
sa1   PT   U87869.A
sa1   PT   U56707.Y
sa0   --   U56707.A
sa1   --   U87869.B
sa0   PT   U56729.Y
sa0   PT   U59712.A1
sa0   --   U59712.A2
sa0   PT   U76480.Y
sa1   PT   U76480.B
sa1   PT   U59337.Y
sa0   --   U59337.B
sa0   --   U59337.A
sa0   --   U59337.C
sa1   --   U56225.A
sa0   PT   U59318.Y
sa1   PT   U59318.C
sa0   PT   U59310.Y
sa1   PT   U96596.Y
sa0   --   U96596.B
sa0   --   U96596.A
sa1   --   U59310.A
sa0   PT   U94974.Y
sa1   --   U94974.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_0_reg_1_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_1_reg_1_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_0_reg_1_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_1_reg_1_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_2_reg_1_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_AsyncQueueSink_widx_gray_sync_2_reg_1_q_reg.D
sa0   PT   U58410.B
sa0   PT   U58410.Y
sa0   --   U75052.A2
sa1   PT   U73297.B
sa1   PT   U73297.A
sa0   PT   U73297.Y
sa0   --   U58410.A
sa1   PT   U54615.B
sa1   PT   U54615.X
sa1   --   U76661.B
sa1   DT   U48236.X
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_35_.Q
sa0   PT   U91856.A2
sa1   DT   U91856.Y
sa0   --   U91856.B1
sa0   --   U91855.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_35_.D
sa0   DT   U91852.Y
sa1   --   U91852.B1
sa0   --   U91856.A1
sa1   DT   U91852.A2
sa0   PT   U91854.Y
sa1   PT   U91854.A
sa1   PT   U91854.B
sa1   PT   U91853.Y
sa0   --   U91853.B
sa0   --   U91853.A
sa0   PT   U91423.Y
sa1   PT   U91423.A
sa1   DT   U91855.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_59_.Q
sa0   PT   U91399.A2
sa1   DT   U91399.Y
sa0   --   U91399.B1
sa0   --   U91398.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_59_.D
sa0   DT   U91396.Y
sa1   --   U91396.B1
sa0   --   U91399.A1
sa1   DT   U91396.A2
sa0   PT   U91397.Y
sa1   PT   U91397.B
sa1   PT   U91313.Y
sa0   --   U91313.B
sa0   --   U91313.A
sa1   PT   U90797.A
sa0   DT   U90797.Y
sa1   DT   U91398.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_27_.Q
sa1   DT   U70532.Y
sa0   --   U70532.B1
sa0   --   U91365.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_27_.D
sa0   DT   U70532.A2
sa0   DT   U91363.Y
sa1   --   U91363.B1
sa0   --   U70532.A1
sa1   DT   U91363.A1
sa1   PT   U91364.A
sa1   DT   U91364.B
sa0   DT   U91364.Y
sa1   DT   U91270.Y
sa0   --   U91270.B
sa0   --   U91270.A
sa1   DT   U91365.B
sa0   DT   U60566.Y
sa1   --   U60566.A
sa0   PT   U68912.Y
sa1   PT   U68912.B
sa1   DT   U81950.B
sa1   PT   U81950.A
sa1   PT   U95350.A
sa1   DT   U95351.B
sa0   DT   U54340.Y
sa1   --   U54340.A
sa0   --   U66928.B2
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_57_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_57_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_57_.CLK
sa1   DT   U95357.A0
sa1   DT   U95357.A1
sa1   DT   U95357.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_57_.D
sa1   PT   U95357.S
sa0   PT   U66930.A2
sa0   PT   U66930.B1
sa0   PT   U103884.B2
sa0   DT   U54326.Y
sa1   --   U54326.A
sa0   --   U103884.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_19_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_19_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_19_.CLK
sa1   DT   U103922.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_19_.D
sa1   DT   U103922.A1
sa1   PT   U103922.B2
sa1   DT   U93086.B
sa1   DT   U90578.B
sa1   DT   U90580.Y
sa0   --   U90580.B
sa0   --   U90580.A
sa1   --   U90581.C1
sa1   DT   U90580.B
sa1   DT   U90580.A
sa0   PT   U90593.A2_N
sa0   --   U90593.A1_N
sa1   DT   U90593.A2_N
sa1   DT   U90593.A1_N
sa1   DT   U90593.B2
sa1   --   U90593.B1
sa0   DT   U90593.B1
sa0   DT   U90593.Y
sa0   --   U90594.B1
sa1   DT   U90600.A1
sa0   DT   U90600.B2
sa0   --   U90600.B1
sa1   DT   U90600.Y
sa1   --   U90601.B
sa1   PT   U90600.B1
sa1   PT   U90600.B2
sa1   DT   U90863.Y
sa0   --   U90863.B
sa0   --   U90863.A
sa0   --   U90862.X
sa0   --   U90862.B1
sa0   --   U90861.Y
sa1   DT   U90861.A2
sa1   --   U90861.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_12_.Q
sa1   DT   U103872.Y
sa0   --   U103872.B1
sa0   --   U62416.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_12_.D
sa0   DT   U103872.A1
sa0   DT   U68590.Y
sa1   --   U68590.A
sa1   --   U68590.B
sa1   --   U68588.Y
sa1   --   U68589.Y
sa0   PT   U68588.A2
sa1   DT   U95272.Y
sa0   --   U95272.B
sa0   --   U95272.A
sa0   --   U95272.C
sa0   --   U95270.Y
sa0   --   U95269.X
sa0   --   U95271.Y
sa0   PT   U95269.B2
sa0   DT   U95269.A1
sa1   PT   U95271.A
sa0   DT   U52332.Y
sa1   --   U52332.A
sa0   --   U68588.B2
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_50_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_50_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_50_.CLK
sa1   DT   U95276.A0
sa1   DT   U95276.A1
sa1   DT   U95276.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_50_.D
sa1   PT   U95276.S
sa0   PT   U68589.A2
sa0   PT   U68589.B1
sa0   PT   U62416.B2
sa0   DT   U52286.Y
sa1   --   U52286.A
sa0   --   U62416.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_12_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_12_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_12_.CLK
sa1   DT   U103915.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_12_.D
sa1   DT   U103915.A1
sa1   PT   U103915.B2
sa0   DT   U97932.Y
sa1   DT   U97932.B
sa0   DT   U97943.Y
sa0   --   U97944.B2
sa1   DT   U70779.Y
sa0   --   U70779.B
sa0   --   U70779.A
sa0   --   U70779.C
sa0   --   U61037.Y
sa0   --   U70778.Y
sa1   DT   U61037.A2
sa1   --   U61037.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_14_.Q
sa1   DT   U103876.Y
sa0   --   U103876.B1
sa0   --   U103875.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_14_.D
sa0   DT   U103876.A1
sa0   DT   U68582.Y
sa1   --   U68582.A
sa1   --   U68582.B
sa1   --   U68580.Y
sa1   --   U68581.Y
sa0   PT   U68580.A2
sa0   PT   U68580.B1
sa1   DT   U95293.Y
sa0   --   U95293.B
sa0   --   U95293.A
sa0   --   U95293.C
sa0   --   U95291.Y
sa0   --   U95290.X
sa0   --   U95292.Y
sa0   DT   U95290.A1
sa0   PT   U95290.B2
sa1   PT   U95292.A
sa0   PT   U68581.B1
sa0   DT   U52628.Y
sa1   --   U52628.A
sa0   --   U68581.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_52_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_52_.CLK
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_52_.CLK
sa1   DT   U95295.A0
sa1   DT   U95295.A1
sa1   DT   U95295.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_52_.D
sa1   PT   U95295.S
sa0   PT   U103875.B2
sa0   DT   U52135.Y
sa1   --   U52135.A
sa0   --   U103875.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_14_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_14_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_14_.CLK
sa1   DT   U103917.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_14_.D
sa1   DT   U103917.A1
sa1   PT   U103917.B2
sa1   DT   U48238.X
sa0   PT   U91437.Y
sa1   PT   U91437.A
sa1   PT   U91437.B
sa1   PT   U91436.Y
sa0   PT   U91436.B
sa1   PT   U57724.X
sa1   PT   U57724.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_38_.Q
sa0   PT   U91867.A2
sa1   DT   U91867.Y
sa0   --   U91867.B1
sa0   --   U91866.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_38_.D
sa0   DT   U91863.Y
sa1   --   U91863.B1
sa0   --   U91867.A1
sa1   DT   U91863.A2
sa0   PT   U91865.Y
sa1   PT   U91865.A
sa1   PT   U91865.B
sa1   PT   U91864.Y
sa0   --   U91864.B
sa0   --   U91864.A
sa1   DT   U91866.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_62_.Q
sa1   DT   U91403.Y
sa0   --   U91403.B1
sa0   --   U91402.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_62_.D
sa0   PT   U91403.A2
sa0   DT   U91400.Y
sa1   --   U91400.B1
sa0   --   U91403.A1
sa1   DT   U91400.A2
sa0   PT   U91401.Y
sa1   PT   U91401.B
sa1   PT   U91323.Y
sa0   --   U91323.B
sa0   --   U91323.A
sa0   PT   U90833.Y
sa1   PT   U90833.B
sa1   DT   U91402.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_30_.Q
sa0   PT   U91370.A2
sa1   DT   U91370.Y
sa0   --   U91370.B1
sa0   --   U91369.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_30_.D
sa0   DT   U91367.Y
sa1   --   U91367.B1
sa0   --   U91370.A1
sa1   DT   U91367.A1
sa1   PT   U91368.A
sa1   DT   U91369.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_46_.Q
sa0   PT   U91326.A2
sa1   DT   U91326.Y
sa0   --   U91326.B1
sa0   --   U91325.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_46_.D
sa0   DT   U91322.Y
sa1   --   U91322.B1
sa0   --   U91326.A1
sa1   DT   U91322.A2
sa0   PT   U91324.Y
sa1   PT   U91324.A
sa1   PT   U91324.B
sa1   DT   U91325.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_54_.Q
sa1   DT   U91942.Y
sa0   --   U91942.B1
sa0   --   U91941.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_54_.D
sa0   PT   U91942.A2
sa0   DT   U91939.Y
sa1   --   U91939.B1
sa0   --   U91942.A1
sa1   DT   U91939.A2
sa1   PT   U91940.B
sa0   PT   U91940.Y
sa1   DT   U91941.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_44_.Q
sa0   PT   U91331.A2
sa1   DT   U91331.Y
sa0   --   U91331.B1
sa0   --   U91330.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_44_.D
sa0   DT   U91327.Y
sa1   --   U91327.B1
sa0   --   U91331.A1
sa1   DT   U91327.A2
sa0   PT   U91329.Y
sa1   PT   U91329.A
sa1   PT   U91329.B
sa1   PT   U91328.Y
sa0   --   U91328.B
sa0   --   U91328.A
sa0   PT   U90865.Y
sa1   PT   U90865.B
sa1   DT   U91330.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_52_.Q
sa0   PT   U91934.A2
sa1   DT   U91934.Y
sa0   --   U91934.B1
sa0   --   U91933.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_52_.D
sa0   DT   U91931.Y
sa1   --   U91931.B1
sa0   --   U91934.A1
sa1   DT   U91931.A2
sa1   PT   U91932.B
sa0   PT   U91932.Y
sa1   PT   U91869.Y
sa0   --   U91869.B
sa0   --   U91869.A
sa0   PT   U91443.Y
sa1   PT   U91443.A
sa1   PT   U91443.B
sa1   DT   U91933.B
sa1   DT   U48241.X
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_36_.Q
sa0   PT   U91872.A2
sa1   DT   U91872.Y
sa0   --   U91872.B1
sa0   --   U91871.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_36_.D
sa0   DT   U91868.Y
sa1   --   U91868.B1
sa0   --   U91872.A1
sa1   DT   U91868.A2
sa0   PT   U91870.Y
sa1   PT   U91870.A
sa1   PT   U91870.B
sa1   DT   U91871.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_60_.Q
sa1   DT   U91395.Y
sa0   --   U91395.B1
sa0   --   U91394.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_60_.D
sa0   PT   U91395.A2
sa0   DT   U91392.Y
sa1   --   U91392.B1
sa0   --   U91395.A1
sa1   DT   U91392.A2
sa0   PT   U91393.Y
sa1   PT   U91393.B
sa1   DT   U91394.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_28_.Q
sa1   DT   U91374.Y
sa0   --   U91374.B1
sa0   --   U91373.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_28_.D
sa0   PT   U91374.A2
sa0   DT   U91371.Y
sa1   --   U91371.B1
sa0   --   U91374.A1
sa1   DT   U91371.A1
sa1   PT   U91372.A
sa1   DT   U91373.B
sa1   DT   U80802.B
sa1   PT   U80802.A
sa1   DT   U78204.B
sa1   PT   U78204.A
sa1   DT   U78090.B
sa1   PT   U78090.A
sa0   PT   U95421.A2
sa1   DT   U95421.Y
sa0   --   U95421.C1
sa0   --   U95421.B1
sa0   --   U95420.Y
sa1   --   U95422.C
sa1   DT   U95420.A
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_67_.CLK
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_67_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_67_.CLK
sa0   DT   U95426.A0
sa0   DT   U95426.A1
sa0   DT   U95426.X
sa0   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_67_.D
sa1   PT   U95426.S
sa1   DT   U103895.A2
sa1   --   U103895.A1
sa1   --   U55462.Y
sa0   --   U55462.A
sa1   DT   U103895.X
sa1   --   U103896.B1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_30_.Q
sa1   DT   U103898.Y
sa0   --   U103898.B1
sa0   --   U103897.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_30_.D
sa0   DT   U103898.A1
sa0   DT   U68610.Y
sa1   --   U68610.A
sa1   --   U68610.B
sa1   --   U68608.Y
sa1   --   U68609.Y
sa0   PT   U68608.A2
sa0   PT   U68608.B1
sa1   DT   U95429.Y
sa0   --   U95429.B
sa0   --   U95429.A
sa0   --   U95428.Y
sa0   --   U95427.Y
sa1   DT   U95428.A
sa0   PT   U68609.A2
sa0   DT   U56008.Y
sa1   --   U56008.A
sa0   --   U68609.B2
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_68_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_68_.CLK
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_68_.CLK
sa1   DT   U95431.A0
sa1   DT   U95431.A1
sa1   DT   U95431.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_68_.D
sa1   PT   U95431.S
sa0   PT   U103897.B2
sa0   DT   U55918.Y
sa1   --   U55918.A
sa0   --   U103897.A2
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_31_.Q
sa1   DT   U103899.Y
sa0   --   U103899.B1
sa0   --   U62415.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_31_.D
sa0   DT   U103899.A1
sa0   DT   U68693.Y
sa1   --   U68693.A
sa1   --   U68693.B
sa1   --   U68691.Y
sa1   --   U68692.Y
sa0   PT   U68691.B1
sa0   PT   U68691.A2
sa1   DT   U95437.Y
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_8_.RESET_B
sa1   DT   U59885.B1
sa1   --   U59885.B2
sa0   DT   U59885.Y
sa0   --   U95437.B
sa0   PT   U68692.A2
sa0   DT   U55815.Y
sa1   --   U55815.A
sa0   --   U68692.B2
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_69_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_69_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_69_.CLK
sa1   DT   U95439.A0
sa1   DT   U95439.A1
sa1   DT   U95439.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_69_.D
sa1   PT   U95439.S
sa0   PT   U62415.B2
sa0   DT   U61714.Y
sa1   --   U61714.A
sa0   --   U62415.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_31_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_31_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_31_.CLK
sa1   DT   U104063.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_31_.D
sa1   DT   U104063.B1
sa1   PT   U104063.B2
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_30_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_30_.CLK
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_30_.CLK
sa1   DT   U104062.B1
sa1   DT   U104062.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_30_.D
sa1   PT   U104062.B2
sa0   DT   U97946.A1
sa1   DT   U97946.A1
sa1   --   U97946.A2
sa0   DT   U97946.A2
sa0   DT   U97946.Y
sa0   --   U97947.B1
sa1   PT   U97950.Y
sa0   --   U97950.B
sa0   --   U97950.A
sa1   --   U97951.A2
sa1   DT   U97950.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_bridge_state_reg.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_bridge_state_reg.Q
sa1   DT   U88881.Y
sa0   --   U88881.B
sa0   --   U88881.A
sa0   --   U88880.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_bridge_state_reg.D
sa0   DT   U47517.Y
sa1   --   U47517.A
sa1   DT   U88880.B
sa0   DT   U55750.Y
sa1   --   U55750.A
sa1   DT   U55750.Y
sa0   --   U55750.A
sa0   DT   U52807.Y
sa1   --   U52807.A
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_25_.Q
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_25_.RESET_B
sa1   DT   U68868.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_25_.D
sa0   DT   U68868.B2
sa1   DT   U68868.A1_N
sa1   DT   U68868.A2_N
sa1   DT   U68867.Y
sa0   --   U68867.B
sa0   --   U68867.A
sa0   --   U68866.Y
sa0   DT   U68867.Y
sa1   DT   U68867.A
sa0   PT   U91430.Y
sa1   PT   U91430.A
sa1   PT   U91430.B
sa1   PT   U90803.Y
sa0   PT   U90803.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_33_.Q
sa1   DT   U91862.Y
sa0   --   U91862.B1
sa0   --   U91861.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_33_.D
sa0   PT   U91862.A2
sa0   DT   U91858.Y
sa1   --   U91858.A
sa1   --   U91858.B
sa1   --   U91857.Y
sa0   --   U91862.A1
sa0   DT   U91857.A
sa0   PT   U91860.Y
sa1   PT   U91860.A
sa1   PT   U91860.B
sa1   PT   U91859.Y
sa0   --   U91859.B
sa0   --   U91859.A
sa1   DT   U91861.B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_57_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_57_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_57_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_57_.RESET_B
sa1   DT   U91387.A2
sa1   --   U91387.A1
sa1   --   U91384.Y
sa0   DT   U91387.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_57_.D
sa0   DT   U91384.A1
sa0   --   U91384.A2
sa0   PT   U91385.Y
sa1   DT   U91385.Y
sa0   --   U91385.B
sa0   --   U91385.A
sa1   PT   U91385.B
sa1   PT   U91318.Y
sa0   --   U91318.B
sa0   --   U91318.A
sa1   DT   U91318.B
sa0   DT   U91318.Y
sa0   PT   U90804.Y
sa1   PT   U90804.A
sa1   PT   U90804.B
sa1   DT   U91386.Y
sa0   --   U91386.B
sa0   --   U91386.A
sa1   --   U91387.B1
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_25_.Q
sa1   DT   U91354.Y
sa0   --   U91354.B1
sa0   --   U91353.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_25_.D
sa0   DT   U91354.A2
sa0   DT   U91351.Y
sa1   --   U91351.B1
sa0   --   U91354.A1
sa1   DT   U91351.A2
sa1   PT   U91352.A
sa1   DT   U91353.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_49_.Q
sa1   DT   U91926.Y
sa0   --   U91926.B1
sa0   --   U91925.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_49_.D
sa0   PT   U91926.A2
sa0   DT   U91923.Y
sa1   --   U91923.B1
sa0   --   U91926.A1
sa1   DT   U91923.A2
sa0   PT   U91924.Y
sa1   PT   U91924.B
sa1   DT   U91925.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_41_.Q
sa1   DT   U91321.Y
sa0   --   U91321.B1
sa0   --   U91320.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_41_.D
sa0   PT   U91321.A2
sa0   DT   U91317.Y
sa1   --   U91317.B1
sa0   --   U91321.A1
sa1   DT   U91317.A2
sa0   PT   U91319.Y
sa1   PT   U91319.A
sa1   PT   U91319.B
sa1   DT   U91320.B
sa1   DT   U48240.X
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_37_.Q
sa0   PT   U91877.A2
sa1   DT   U91877.Y
sa0   --   U91877.B1
sa0   --   U91876.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_37_.D
sa0   DT   U91873.Y
sa1   --   U91873.B1
sa0   --   U91877.A1
sa1   DT   U91873.A2
sa0   PT   U91875.Y
sa1   PT   U91875.A
sa1   PT   U91875.B
sa1   PT   U91874.Y
sa0   --   U91874.B
sa0   --   U91874.A
sa0   PT   U91449.Y
sa1   PT   U91449.A
sa1   PT   U91449.B
sa1   DT   U91876.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_61_.Q
sa0   PT   U91407.A2
sa1   DT   U91407.Y
sa0   --   U91407.B1
sa0   --   U91406.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_61_.D
sa0   DT   U91404.Y
sa1   --   U91404.B1
sa0   --   U91407.A1
sa1   DT   U91404.A2
sa0   PT   U91405.Y
sa1   PT   U91405.B
sa1   PT   U91333.Y
sa0   --   U91333.B
sa0   --   U91333.A
sa0   PT   U90897.Y
sa1   PT   U90897.B
sa1   DT   U91406.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_29_.Q
sa1   DT   U91362.Y
sa0   --   U91362.B1
sa0   --   U91361.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_29_.D
sa0   PT   U91362.A2
sa1   DT   U91359.A1
sa0   DT   U91359.Y
sa1   --   U91359.B1
sa0   --   U91362.A1
sa1   PT   U91360.A
sa1   DT   U91361.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_51_.Q
sa1   DT   U91938.Y
sa0   --   U91938.B1
sa0   --   U91937.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_51_.D
sa0   PT   U91938.A2
sa0   DT   U91935.Y
sa1   --   U91935.B1
sa0   --   U91938.A1
sa1   DT   U91935.A2
sa0   PT   U91936.Y
sa1   PT   U91936.B
sa1   DT   U91937.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_43_.Q
sa0   PT   U91316.A2
sa1   DT   U91316.Y
sa0   --   U91316.B1
sa0   --   U91315.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_43_.D
sa0   DT   U91312.Y
sa1   --   U91312.B1
sa0   --   U91316.A1
sa1   DT   U91312.A2
sa0   PT   U91314.Y
sa1   PT   U91314.A
sa1   PT   U91314.B
sa1   DT   U91315.B
sa1   DT   U82608.B
sa1   PT   U82608.A
sa1   DT   U77324.B
sa1   PT   U77324.A
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_13_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_13_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_13_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_13_.RESET_B
sa1   DT   U93071.A2
sa1   --   U93071.A1
sa1   --   U50608.Y
sa0   --   U50608.A
sa0   DT   U93071.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_13_.D
sa0   DT   U90895.Y
sa1   DT   U90895.Y
sa0   --   U90895.B
sa0   --   U90895.A
sa0   --   U90894.X
sa0   --   U90894.B1
sa0   --   U90893.Y
sa1   DT   U90893.A2
sa1   --   U90893.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_13_.Q
sa1   DT   U103874.Y
sa0   --   U103874.B1
sa0   --   U103873.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_13_.D
sa0   DT   U103874.A1
sa0   DT   U66935.Y
sa1   --   U66935.A
sa1   --   U66935.B
sa1   --   U66933.Y
sa1   --   U66934.Y
sa0   PT   U66933.A2
sa0   PT   U66933.B1
sa1   DT   U95283.Y
sa0   --   U95283.D
sa0   --   U95283.C
sa0   --   U95283.B
sa0   --   U95283.A
sa0   --   U95282.Y
sa0   --   U95281.Y
sa0   --   U95280.Y
sa0   --   U95279.Y
sa0   PT   U95279.A_N
sa1   PT   U95280.A
sa1   DT   U95281.B
sa0   PT   U66934.A2
sa0   DT   U52223.Y
sa1   --   U52223.A
sa0   --   U66934.B2
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_51_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_51_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_51_.CLK
sa1   DT   U95285.A0
sa1   DT   U95285.A1
sa1   DT   U95285.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_51_.D
sa1   PT   U95285.S
sa0   PT   U103873.B2
sa0   DT   U52213.Y
sa1   --   U52213.A
sa0   --   U103873.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_13_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_13_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_13_.CLK
sa1   DT   U103916.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_13_.D
sa1   DT   U103916.A1
sa1   PT   U103916.B2
sa1   DT   U90894.X
sa1   --   U90895.B
sa1   DT   U90894.B1
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_45_.Q
sa1   DT   U91336.Y
sa0   --   U91336.B1
sa0   --   U91335.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_45_.D
sa0   PT   U91336.A2
sa0   DT   U91332.Y
sa1   --   U91332.B1
sa0   --   U91336.A1
sa1   DT   U91332.A2
sa0   PT   U91334.Y
sa1   PT   U91334.A
sa1   PT   U91334.B
sa1   DT   U91335.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_53_.Q
sa0   PT   U91946.A2
sa1   DT   U91946.Y
sa0   --   U91946.B1
sa0   --   U91945.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_53_.D
sa0   DT   U91943.Y
sa1   --   U91943.B1
sa0   --   U91946.A1
sa1   DT   U91943.A2
sa0   PT   U91944.Y
sa1   PT   U91944.B
sa1   DT   U91945.B
sa1   DT   U48239.X
sa1   DT   U91477.Y
sa0   --   U91477.B
sa0   --   U91477.A
sa0   --   U91476.Y
sa0   --   U91475.Y
sa1   DT   U91475.A2
sa1   --   U91475.A1
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_7_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_7_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_7_.CLK
sa1   DT   U103912.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_7_.D
sa1   DT   U103912.A1
sa1   PT   U103912.B2
sa0   PT   U91479.Y
sa1   PT   U91479.A
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_39_.Q
sa0   PT   U91882.A2
sa1   DT   U91882.Y
sa0   --   U91882.B1
sa0   --   U91881.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_39_.D
sa0   DT   U91878.Y
sa1   --   U91878.B1
sa0   --   U91882.A1
sa1   DT   U91878.A2
sa1   PT   U91880.A
sa1   PT   U91880.B
sa0   PT   U91880.Y
sa1   PT   U91879.Y
sa0   --   U91879.B
sa0   --   U91879.A
sa1   DT   U91881.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_31_.Q
sa1   DT   U91346.Y
sa0   --   U91346.B1
sa0   --   U91345.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_31_.D
sa0   PT   U91346.A2
sa1   DT   U91342.A1
sa0   DT   U91342.Y
sa1   --   U91342.B1
sa0   --   U91346.A1
sa0   PT   U91344.Y
sa1   PT   U91344.A
sa1   DT   U91345.B
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_127_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_127_.Q
sa1   DT   U91228.Y
sa0   --   U91228.B1
sa0   --   U91227.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_127_.D
sa1   DT   U91227.B
sa1   DT   U90927.Y
sa0   --   U90927.B
sa0   --   U90927.A
sa0   --   U90926.Y
sa0   --   U90925.Y
sa1   DT   U90925.A2
sa1   --   U90925.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_15_.Q
sa1   DT   U103878.Y
sa0   --   U103878.B1
sa0   --   U103877.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_15_.D
sa0   DT   U103878.A1
sa0   DT   U68733.Y
sa1   --   U68733.A
sa1   --   U68733.B
sa1   --   U68731.Y
sa1   --   U68732.Y
sa0   PT   U68731.A2
sa0   PT   U68731.B1
sa1   DT   U95309.Y
sa0   --   U95309.B
sa0   --   U95309.A
sa0   --   U95309.C
sa0   --   U95307.Y
sa0   --   U95306.X
sa0   --   U95308.Y
sa0   DT   U95306.A1
sa0   PT   U95306.B2
sa1   PT   U95308.A
sa0   PT   U68732.A2
sa0   DT   U55622.Y
sa1   --   U55622.A
sa0   --   U68732.B2
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_53_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_53_.CLK
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_53_.CLK
sa1   DT   U95311.A0
sa1   DT   U95311.A1
sa1   DT   U95311.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_53_.D
sa1   PT   U95311.S
sa0   PT   U103877.B2
sa0   DT   U56070.Y
sa1   --   U56070.A
sa0   --   U103877.A2
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_15_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_15_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_15_.CLK
sa1   DT   U103918.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_15_.D
sa1   DT   U103918.A1
sa1   PT   U103918.B2
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_47_.Q
sa0   PT   U91341.A2
sa1   DT   U91341.Y
sa0   --   U91341.B1
sa0   --   U91340.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_47_.D
sa0   DT   U91337.Y
sa1   --   U91337.B1
sa0   --   U91341.A1
sa1   DT   U91337.A2
sa1   PT   U91339.A
sa0   PT   U91339.Y
sa1   DT   U91340.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_55_.Q
sa1   DT   U91918.Y
sa0   --   U91918.B1
sa0   --   U91917.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_55_.D
sa0   PT   U91918.A2
sa0   DT   U91915.Y
sa1   --   U91915.B1
sa0   --   U91918.A1
sa1   DT   U91915.A2
sa0   PT   U91916.Y
sa1   PT   U91916.B
sa1   DT   U91917.B
sa1   DT   U84656.B
sa1   PT   U84656.A
sa1   DT   U82909.B
sa1   PT   U82909.A
sa0   PT   U52055.Y
sa1   --   U52055.A
sa0   --   U89518.A1
sa0   PT   U48866.Y
sa1   PT   U48866.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_q_reg_0_.D
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_d_sync1_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_q_reg_0_.Q
sa1   --   U48866.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_d_sync1_reg_0_.D
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_0_ib_s_u_ar_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_1_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_0_ib_s_u_ar_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_1_.Q
sa1   PT   U89517.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_0_ib_s_u_ar_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_1_.D
sa1   PT   U89517.A0
sa1   PT   U85098.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_q_reg_0_.D
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_d_sync1_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_q_reg_0_.Q
sa1   --   U58877.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_d_sync1_reg_0_.D
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_0_ib_s_u_ar_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_0_ib_s_u_ar_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.Q
sa1   PT   U89520.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_0_ib_s_u_ar_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.D
sa1   PT   U89520.A0
sa1   PT   U89520.S
sa1   DT   U48237.X
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_58_.Q
sa0   PT   U91391.A2
sa1   DT   U91391.Y
sa0   --   U91391.B1
sa0   --   U91390.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_58_.D
sa0   DT   U91388.Y
sa1   --   U91388.B1
sa0   --   U91391.A1
sa1   DT   U91388.A2
sa0   PT   U91389.Y
sa1   PT   U91389.B
sa1   PT   U91303.Y
sa0   --   U91303.B
sa0   --   U91303.A
sa1   PT   U90757.B
sa1   PT   U90757.A
sa0   PT   U90757.Y
sa1   DT   U91390.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_26_.Q
sa1   DT   U91358.Y
sa0   --   U91358.B1
sa0   --   U91357.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_26_.D
sa0   DT   U91358.A2
sa0   DT   U91355.Y
sa1   --   U91355.B1
sa0   --   U91358.A1
sa1   DT   U91355.A1
sa1   PT   U91356.A
sa1   DT   U91357.B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_34_.Q
sa0   PT   U91845.A2
sa1   DT   U91845.Y
sa0   --   U91845.B1
sa0   --   U91844.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_34_.D
sa0   DT   U91841.Y
sa1   --   U91841.B1
sa0   --   U91845.A1
sa1   DT   U91841.A2
sa0   PT   U91843.Y
sa1   PT   U91843.A
sa1   PT   U91843.B
sa1   PT   U91842.Y
sa0   --   U91842.B
sa0   --   U91842.A
sa0   PT   U91410.Y
sa1   PT   U91410.A
sa1   PT   U91410.B
sa1   DT   U91844.B
sa0   DT   U50926.Y
sa1   --   U50926.A
sa1   PT   U60679.Y
sa0   --   U60679.A
sa0   DT   U60679.Y
sa1   --   U60679.A
sa1   PT   U58611.Y
sa0   --   U58611.A
sa0   DT   U58611.Y
sa1   --   U58611.A
sa1   PT   U59368.Y
sa0   --   U59368.A
sa0   DT   U59368.Y
sa1   --   U59368.A
sa0   DT   U50954.Y
sa1   --   U50954.A
sa1   PT   U50954.Y
sa0   --   U50954.A
sa1   PT   U50933.Y
sa0   --   U50933.A
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_23_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_23_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_23_.CLK
sa1   DT   U77325.Y
sa0   --   U77325.B
sa0   --   U77325.A
sa0   --   U77325.C
sa0   --   U77323.Y
sa1   --   U77323.B1
sa0   --   U77321.Y
sa0   --   U77324.Y
sa1   --   U77322.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_23_.D
sa1   PT   U77321.A
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_21_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_21_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_21_.CLK
sa1   DT   U82609.Y
sa0   --   U82609.B
sa0   --   U82609.A
sa0   --   U82609.C
sa0   --   U82607.Y
sa1   --   U82607.B1
sa0   --   U82605.Y
sa0   --   U82608.Y
sa1   --   U82606.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_21_.D
sa1   PT   U82605.A
sa1   PT   U59349.Y
sa0   --   U59349.A
sa1   PT   U59347.Y
sa0   --   U59347.A
sa0   DT   U59347.Y
sa1   --   U59347.A
sa0   PT   U58877.Y
sa1   PT   U58877.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_rpntr_gry_reg_0_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_rpntr_gry_reg_0_.Q
sa1   PT   U85099.Y
sa0   --   U85099.B1
sa0   --   U85098.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_rpntr_gry_reg_0_.D
sa0   PT   U85099.A1
sa0   PT   U51476.Y
sa1   --   U51476.A
sa1   PT   U94192.X
sa1   --   U94192.A
sa1   PT   U85092.Y
sa0   PT   U85092.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_axi4frag_Queue__T_1_reg.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_axi4frag_Queue__T_1_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_axi4frag_Queue__T_1_reg.Q
sa1   PT   U47635.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_axi4frag_Queue__T_1_reg.D
sa1   PT   U47635.B
sa1   PT   U51400.X
sa1   --   U51400.A
sa1   PT   U51507.Y
sa0   --   U51507.B
sa0   --   U51507.A
sa0   --   U51507.C
sa0   PT   U48867.Y
sa1   PT   U48867.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_q_reg_0_.D
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_d_sync1_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_q_reg_0_.Q
sa1   --   U48867.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_0_ib_m_u_ar_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_d_sync1_reg_0_.D
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_0_ib_s_u_ar_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_2_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_0_ib_s_u_ar_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_2_.Q
sa1   PT   U89519.X
sa1   --   U89519.B1
sa1   --   U89518.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_0_ib_s_u_ar_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_2_.D
sa0   DT   U50306.Y
sa1   --   U50306.A
sa0   DT   U49783.Y
sa1   --   U49783.A
sa1   DT   U70587.Y
sa0   DT   U70587.B
sa0   DT   U60832.Y
sa1   DT   U60832.A
sa1   DT   U60832.Y
sa0   --   U60832.B
sa0   --   U60832.A
sa0   --   U60832.C
sa1   DT   U50062.Y
sa0   --   U50062.B
sa0   --   U50062.A
sa0   DT   U50062.Y
sa1   DT   U50062.A
sa0   DT   U89628.Y
sa1   DT   U89628.C
sa1   DT   U89628.Y
sa0   --   U89628.B
sa0   --   U89628.A
sa0   --   U89628.C
sa0   DT   U50325.Y
sa1   --   U50325.A
sa1   --   U50325.B
sa1   --   U66799.Y
sa0   --   U66799.C1
sa0   --   U66799.B1
sa0   --   U48859.X
sa0   --   U66798.Y
sa1   --   U66798.A
sa1   --   U66798.B
sa0   DT   U66799.A2
sa1   DT   U88893.Y
sa0   --   U88893.B
sa0   --   U88893.A
sa0   DT   U49996.Y
sa1   --   U49996.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_asib_master_0_maskcntl_reg_mask_r_reg.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_asib_master_0_maskcntl_reg_mask_r_reg.Q
sa0   DT   U89503.A1
sa1   DT   U89503.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_asib_master_0_maskcntl_reg_mask_r_reg.D
sa1   PT   U58668.Y
sa0   --   U58668.A
sa0   DT   U51886.Y
sa1   --   U51886.A
sa0   DT   U48372.Y
sa1   --   U48372.A
sa1   DT   U89032.Y
sa0   --   U89032.B
sa0   --   U89032.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_busmatrix_switch0_u_nic400_switch0_ml_map_bus_u_nic400_switch0_ml_mlayer1_bus_u_nic400_switch0_add_sel_ml1_bus_u_nic400_switch0_maskcntl_ml1_bus_mask_r_reg.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_busmatrix_switch0_u_nic400_switch0_ml_map_bus_u_nic400_switch0_ml_mlayer1_bus_u_nic400_switch0_add_sel_ml1_bus_u_nic400_switch0_maskcntl_ml1_bus_mask_r_reg.Q
sa1   DT   U89677.A0
sa1   DT   U89677.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_busmatrix_switch0_u_nic400_switch0_ml_map_bus_u_nic400_switch0_ml_mlayer1_bus_u_nic400_switch0_add_sel_ml1_bus_u_nic400_switch0_maskcntl_ml1_bus_mask_r_reg.D
sa0   DT   U58664.Y
sa1   --   U58664.A
sa0   PT   U60687.Y
sa1   --   U60687.A
sa1   DT   U60687.Y
sa0   --   U60687.A
sa1   DT   U89228.Y
sa0   --   U89228.B
sa0   --   U89228.A
sa0   --   U89227.Y
sa1   PT   U70789.Y
sa0   PT   U70789.B
sa0   PT   U70788.Y
sa1   PT   U70788.B
sa1   PT   U47628.Y
sa0   --   U47628.A
sa1   PT   U57505.Y
sa0   --   U57505.A
sa0   DT   U57505.Y
sa1   --   U57505.A
sa1   PT   U66916.X
sa1   PT   U51506.Y
sa0   --   U51506.B
sa0   --   U51506.A
sa0   --   U51506.C
sa0   --   U66914.Y
sa0   --   U66913.Y
sa0   --   U66915.Y
sa0   DT   U51506.Y
sa1   DT   U66913.Y
sa1   --   U51506.A
sa1   PT   U66913.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_gry_reg_0_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_gry_reg_0_.Q
sa0   PT   U70793.A1
sa1   PT   U70793.Y
sa0   --   U70793.B1
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_gry_reg_0_.D
sa0   PT   U53428.Y
sa1   --   U53428.A
sa1   PT   U58186.Y
sa0   --   U58186.B
sa1   --   U58186.A_N
sa0   PT   U66925.Y
sa1   PT   U66925.A
sa0   PT   U61716.Y
sa1   --   U61716.A
sa0   PT   U73767.Y
sa1   PT   U73767.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_gry_reg_1_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_gry_reg_1_.Q
sa0   PT   U73744.A1
sa1   PT   U73744.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_gry_reg_1_.D
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_gry_reg_2_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_gry_reg_2_.Q
sa1   PT   U73746.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_gry_reg_2_.D
sa0   PT   U53722.Y
sa1   --   U53722.A
sa0   PT   U49466.Y
sa1   --   U49466.A
sa0   --   U73746.A1
sa0   PT   U73743.Y
sa0   --   U73744.S
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_q_reg_0_.D
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_d_sync1_reg_0_.Q
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_q_reg_0_.CLK
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_q_reg_0_.D
sa0   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_d_sync1_reg_0_.Q
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_q_reg_0_.RESET_B
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_q_reg_0_.CLK
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_q_reg_0_.Q
sa0   --   U66913.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_q_reg_0_.Q
sa1   --   U66913.B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_d_sync1_reg_0_.D
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_d_sync1_reg_0_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_d_sync1_reg_0_.CLK
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_d_sync1_reg_0_.D
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_d_sync1_reg_0_.RESET_B
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.CLK
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.Q
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.RESET_B
sa1   DT   U73750.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.D
sa0   DT   U73750.S
sa1   DT   U73750.A1
sa0   DT   U73750.X
sa0   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.D
sa1   DT   U73750.S
sa0   DT   U73750.A0
sa0   DT   U51470.Y
sa1   --   U51470.A
sa1   DT   U70487.X
sa1   DT   U70487.B
sa1   DT   U70487.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_wpntr_gry_reg_2_.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_wpntr_gry_reg_2_.Q
sa1   DT   U73741.Y
sa0   --   U73741.B1
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_wpntr_gry_reg_2_.D
sa0   DT   U73741.A1
sa0   DT   U53004.Y
sa1   --   U53004.A
sa0   PT   U70534.Y
sa1   --   U70534.A
sa1   --   U70534.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_wpntr_gry_reg_0_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_wpntr_gry_reg_0_.Q
sa1   PT   U73742.A1
sa0   PT   U73742.S
sa1   PT   U73742.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_wpntr_gry_reg_0_.D
sa0   PT   U73740.Y
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_wpntr_gry_reg_1_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_wpntr_gry_reg_1_.Q
sa1   PT   U73739.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_wpntr_gry_reg_1_.D
sa1   PT   U73739.A0
sa1   PT   U73739.S
sa1   PT   U49448.Y
sa1   PT   U59143.Y
sa0   --   U59143.A
sa0   DT   U59143.Y
sa1   --   U59143.A
sa0   PT   U67059.X
sa0   --   U67059.A
sa1   DT   U67059.X
sa1   --   U67059.A
sa1   PT   U59141.Y
sa0   --   U59141.A
sa0   DT   U59141.Y
sa1   --   U59141.A
sa1   PT   U66914.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_q_reg_0_.D
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_d_sync1_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_q_reg_0_.Q
sa1   --   U66914.A
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_d_sync1_reg_0_.D
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_2_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_2_.RESET_B
sa1   DT   U73749.Y
sa0   --   U73749.B
sa0   --   U73749.A
sa0   --   U73749.C
sa0   --   U73747.Y
sa0   --   U73748.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_2_.D
sa1   DT   U73747.B
sa1   PT   U66915.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_q_reg_0_.D
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_d_sync1_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_q_reg_0_.Q
sa1   --   U66915.A
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_d_sync1_reg_0_.D
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_1_.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_1_.Q
sa1   DT   U73753.Y
sa0   --   U73753.B
sa0   --   U73753.A
sa0   --   U73753.C
sa0   --   U73751.Y
sa0   --   U73752.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_1_.D
sa1   DT   U73751.B
sa1   DT   U73752.A
sa1   PT   U57305.X
sa1   --   U66916.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_bin_reg_0_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_bin_reg_0_.Q
sa0   PT   U73770.A2
sa1   PT   U73770.Y
sa0   --   U73770.B1
sa0   --   U73769.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_bin_reg_0_.D
sa1   PT   U73769.A2
sa1   --   U73769.A1
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_bin_reg_1_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_bin_reg_1_.Q
sa1   PT   U73757.A2
sa1   --   U73757.A1
sa1   PT   U73757.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_a_fifo_rd_rpntr_bin_reg_1_.D
sa0   DT   U49734.Y
sa1   --   U49734.A
sa0   PT   U73754.X
sa0   --   U73754.A
sa1   PT   U66929.X
sa1   --   U66929.A
sa1   PT   U48049.X
sa1   PT   U66919.Y
sa1   --   U48049.B
sa0   PT   U48903.Y
sa1   --   U48903.A
sa0   --   U66919.B
sa1   PT   U57293.X
sa1   --   U57293.A
sa1   PT   U48045.X
sa1   PT   U66917.Y
sa1   --   U48045.B
sa0   PT   U48904.Y
sa1   --   U48904.A
sa0   --   U66917.B
sa0   DT   U57304.X
sa0   --   U57304.A
sa0   DT   U48042.X
sa0   --   U48042.A
sa0   --   U48042.B
sa0   --   U66921.Y
sa1   --   U66921.A
sa1   --   U66921.B
sa1   PT   U48042.A
sa1   PT   U48042.X
sa1   PT   U89701.Y
sa0   --   U89701.A
sa0   PT   U61044.Y
sa1   --   U61044.A
sa1   --   U70561.Y
sa0   --   U70561.B
sa0   --   U70561.A
sa1   DT   U50825.Y
sa0   --   U50825.A
sa0   DT   U59882.Y
sa1   --   U59882.A
sa1   --   U59882.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_aw_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_0_.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_aw_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_0_.Q
sa1   DT   U89226.Y
sa0   --   U89226.B
sa0   --   U89226.A
sa0   --   U89225.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_aw_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_0_.D
sa1   DT   U89225.B
sa0   DT   U57294.Y
sa1   --   U57294.A
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_u_axi_resp_ouput_buffer_buffer_full_reg_5_.Q
sa1   DT   U51049.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_u_axi_resp_ouput_buffer_buffer_full_reg_5_.D
sa0   PT   U48885.Y
sa1   --   U48885.A
sa1   PT   U47198.X
sa1   --   U47198.B
sa1   --   U47198.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_rpntr_gry_reg_2_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_rpntr_gry_reg_2_.Q
sa1   PT   U89117.Y
sa0   --   U89117.B
sa0   --   U89117.A
sa0   --   U89116.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_rpntr_gry_reg_2_.D
sa0   PT   U89115.Y
sa0   PT   U53340.Y
sa1   --   U53340.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_rpntr_gry_reg_0_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_rpntr_gry_reg_0_.Q
sa1   PT   U89114.Y
sa0   --   U89114.B1
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_rpntr_gry_reg_0_.D
sa0   PT   U89114.A1
sa0   PT   U73814.Y
sa1   PT   U73814.A
sa1   PT   U89116.B
sa1   PT   U59364.Y
sa0   --   U59364.A
sa0   DT   U59364.Y
sa1   --   U59364.A
sa0   PT   U73728.Y
sa0   PT   U73728.A_N
sa0   DT   U59129.Y
sa1   --   U59129.A
sa1   PT   U59129.Y
sa0   --   U59129.A
sa0   PT   U73724.Y
sa0   PT   U70757.Y
sa0   PT   U60216.Y
sa1   PT   U60216.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_4_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_4_.Q
sa1   PT   U73772.Y
sa0   --   U73772.B
sa0   --   U73772.A
sa0   --   U73771.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_4_.D
sa1   PT   U73771.B
sa1   PT   U58829.Y
sa0   --   U58829.A
sa0   PT   U88729.Y
sa0   DT   U53905.Y
sa1   --   U53905.A
sa0   DT   U81059.X
sa1   --   U81059.A_N
sa0   --   U81059.B
sa0   --   U81059.C
sa0   --   U81059.D
sa1   --   U60270.X
sa0   --   U70515.Y
sa0   --   U70516.Y
sa0   --   U70521.Y
sa0   PT   U70515.A_N
sa0   PT   U59306.X
sa0   --   U59306.A
sa0   PT   U70520.S
sa1   DT   U70520.A1
sa1   DT   U70520.X
sa1   DT   U70519.Y
sa0   DT   U70517.Y
sa0   --   U70519.A0
sa1   DT   U70517.B
sa1   PT   U70516.A
sa1   DT   U70521.B
sa0   DT   U57049.X
sa0   --   U57049.A
sa1   PT   U70562.Y
sa0   --   U70562.A
sa0   PT   U48720.Y
sa1   --   U48720.A
sa1   DT   U48721.Y
sa0   --   U48721.A
sa0   PT   U48209.Y
sa1   --   U48209.A
sa0   PT   U48722.Y
sa1   --   U48722.A
sa1   PT   U66972.Y
sa0   --   U66972.A
sa0   PT   U66971.Y
sa1   PT   U66975.Y
sa0   --   U66975.A
sa0   PT   U66974.Y
sa1   PT   U66978.Y
sa0   --   U66978.A
sa0   PT   U66977.Y
sa0   DT   U58665.Y
sa1   --   U58665.A
sa1   PT   U58666.Y
sa0   --   U58666.A
sa0   DT   U58666.Y
sa1   --   U58666.A
sa0   PT   U48859.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_asib_master_0_rd_ss_cdas_empty_reg.SET_B
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_asib_master_0_rd_ss_cdas_empty_reg.Q
sa1   PT   U89492.A2
sa1   --   U89492.A1
sa1   --   U54076.Y
sa0   --   U54076.A
sa0   PT   U89492.Y
sa0   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_asib_master_0_rd_ss_cdas_empty_reg.D
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_50_.Q
sa0   PT   U91930.A2
sa1   DT   U91930.Y
sa0   --   U91930.B1
sa0   --   U91929.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_50_.D
sa0   DT   U91927.Y
sa1   --   U91927.B1
sa0   --   U91930.A1
sa1   DT   U91927.A2
sa0   PT   U91928.Y
sa1   PT   U91928.B
sa1   DT   U91929.B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_10_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_10_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_10_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_10_.RESET_B
sa1   DT   U95190.A2
sa1   --   U95190.A1
sa1   --   U50615.Y
sa0   --   U50615.A
sa0   DT   U95190.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_10_.D
sa0   DT   U90702.Y
sa1   DT   U90702.A
sa1   DT   U90702.Y
sa0   --   U90702.B
sa0   --   U90702.A
sa0   --   U90702.C
sa0   --   U90700.Y
sa0   --   U90701.Y
sa1   DT   U90701.A2
sa1   --   U90701.A1
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_10_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_10_.CLK
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_10_.CLK
sa1   DT   U90672.Y
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_10_.D
sa0   PT   U90672.B2
sa0   DT   U62034.Y
sa1   --   U62034.A
sa0   --   U90672.A1
sa1   DT   U95189.Y
sa0   --   U95189.B
sa0   --   U95189.A
sa1   --   U95190.B1
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_42_.Q
sa1   DT   U91306.Y
sa0   --   U91306.B1
sa0   --   U91305.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_data_reg_42_.D
sa0   PT   U91306.A2
sa0   DT   U91301.Y
sa1   --   U91301.B1
sa0   --   U91306.A1
sa1   DT   U91301.A2
sa0   PT   U91304.Y
sa1   PT   U91304.A
sa1   PT   U91304.B
sa1   DT   U91305.B
sa1   DT   U89967.Y
sa0   --   U89967.B
sa0   --   U89967.A
sa0   --   U89967.C
sa1   DT   U90014.B
sa1   PT   U90014.A
sa1   PT   U57298.A
sa1   DT   U66875.Y
sa0   --   U66875.B
sa1   --   U66875.A_N
sa0   DT   U66875.Y
sa0   DT   U66875.A_N
sa1   DT   U66819.Y
sa0   --   U66819.B
sa0   --   U66819.A
sa0   DT   U66819.Y
sa1   DT   U66819.A
sa0   PT   U57107.A2_N
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_data_avail_apb_reg.RESET_B
sa0   DT   U61367.Y
sa1   --   U61367.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_mem_axi_rw_r_state_reg_0_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_mem_axi_rw_r_state_reg_0_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_mem_axi_rw_r_state_reg_0_.CLK
sa1   DT   U89962.X
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_mem_axi_rw_r_state_reg_0_.D
sa1   DT   U89961.Y
sa1   --   U89962.B1
sa0   DT   U89961.A1
sa0   --   U89961.A2
sa0   PT   U89961.B1
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_mem_r_en_mem_reg.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_mem_r_en_mem_reg.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_mem_r_en_mem_reg.CLK
sa1   DT   U69355.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_mem_r_en_mem_reg.D
sa1   PT   U69355.A2_N
sa1   DT   U77937.B
sa1   PT   U77937.A
sa1   DT   U78598.B
sa1   PT   U78598.A
sa1   DT   U89818.B
sa1   PT   U89818.A
sa1   DT   U88204.B
sa1   PT   U88204.A
sa1   DT   U79487.B
sa1   PT   U79487.A
sa1   DT   U77413.B
sa1   PT   U77413.A
sa1   DT   U77057.B
sa1   PT   U77057.A
sa1   DT   U81094.B
sa1   PT   U81094.A
sa1   DT   U78232.Y
sa1   --   U78234.B
sa0   DT   U61268.Y
sa0   --   U78232.B1
sa1   DT   U78230.Y
sa1   --   U61268.B1
sa0   DT   U78230.B1
sa1   DT   U78233.Y
sa0   --   U78233.B
sa0   --   U78233.A
sa1   --   U78234.C
sa0   DT   U89975.Y
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_okay_reg.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_okay_reg.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_okay_reg.CLK
sa1   DT   U62480.Y
sa0   --   U62480.A
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_okay_reg.D
sa1   DT   U78161.B
sa1   PT   U78161.A
sa0   DT   U55849.Y
sa1   --   U55849.A
sa0   DT   U88926.Y
sa0   DT   U88926.A_N
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_1_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_1_.RESET_B
sa0   DT   U103901.B2
sa1   DT   U103901.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_1_.D
sa0   DT   U103900.Y
sa1   --   U103900.B1
sa0   --   U103901.A2
sa1   DT   U103900.A2
sa0   DT   U55842.Y
sa1   --   U55842.A
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_2_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_2_.RESET_B
sa1   DT   U70631.Y
sa0   --   U70631.B1
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_2_.D
sa0   DT   U70631.A2
sa0   DT   U51668.Y
sa1   --   U51668.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_4_.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_4_.Q
sa1   DT   U97161.Y
sa0   --   U97161.B1
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_4_.D
sa0   DT   U97161.A2
sa1   PT   U90293.A1
sa0   DT   U68723.Y
sa1   --   U68723.A
sa1   --   U68723.B
sa1   --   U68721.Y
sa1   --   U68722.Y
sa0   PT   U68721.A2
sa1   DT   U95253.Y
sa0   --   U95253.B
sa0   --   U95253.A
sa0   --   U95253.C
sa0   --   U95251.Y
sa0   --   U61592.X
sa0   --   U95252.Y
sa0   PT   U61592.A2
sa0   DT   U50851.Y
sa1   --   U50851.A
sa0   --   U61592.B1
sa1   PT   U95252.A
sa0   DT   U55001.Y
sa1   --   U55001.A
sa0   --   U68721.B2
sa0   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_46_.CLK
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_46_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_46_.CLK
sa1   DT   U95257.A0
sa1   DT   U95257.A1
sa1   DT   U95257.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_a_fifo_wr_fifo0_reg_46_.D
sa1   PT   U95257.S
sa0   PT   U68722.A2
sa0   PT   U68722.B1
sa1   DT   U90292.A2_N
sa0   DT   U90292.B1
sa1   DT   u0_soc_top_u0_spi_flash_paddr_reg_reg_8_.Q
sa1   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_8_.CLK
sa0   PT   u0_soc_top_u0_spi_flash_paddr_reg_reg_8_.CLK
sa1   DT   U103913.X
sa1   --   u0_soc_top_u0_spi_flash_paddr_reg_reg_8_.D
sa1   DT   U103913.A1
sa1   PT   U103913.B2
sa1   DT   U90786.X
sa1   --   U90787.B
sa1   DT   U90786.B1
sa1   DT   U93088.C
sa1   DT   U57874.Y
sa0   --   U57874.A
sa0   DT   U59192.A1
sa1   DT   U59192.B1
sa1   DT   U59192.A2
sa1   --   U59192.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_31_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_31_.CLK
sa1   DT   U51592.Y
sa0   --   U51592.A
sa0   --   U97336.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_31_.D
sa1   PT   U97336.C1
sa1   PT   U97336.B1
sa1   PT   U97336.A1
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_5_.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_5_.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_5_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_5_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_31_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_31_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_31_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_31_.Q
sa1   --   U97336.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_31_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_31_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_31_.CLK
sa0   DT   U97117.A1
sa1   DT   U97117.Y
sa0   --   U97117.C1
sa0   --   U97117.B1
sa0   --   U97116.Y
sa0   --   U97115.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_31_.D
sa0   DT   U47547.Y
sa1   --   U47547.A
sa1   DT   U96832.Y
sa0   --   U96832.B
sa0   --   U96832.A
sa0   --   U96832.C
sa0   --   U96831.Y
sa1   --   U96831.A
sa1   --   U96831.B
sa0   DT   U96830.Y
sa1   --   U96830.A
sa1   --   U96830.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_19_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_19_.CLK
sa1   DT   U96945.Y
sa0   --   U96945.B
sa0   --   U96945.A
sa0   --   U96943.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_19_.D
sa1   DT   U96944.SUM
sa1   --   U96943.A
sa1   DT   U96944.B
sa1   --   U96823.Y
sa1   DT   U96944.COUT
sa1   --   U49652.A
sa1   DT   U96944.CI
sa1   --   U96942.Y
sa0   --   U96942.B1
sa1   DT   U96944.A
sa1   --   U47415.X
sa0   PT   U96823.B
sa0   DT   U96823.A
sa0   DT   U53104.Y
sa1   --   U53104.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_19_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_19_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_19_.CLK
sa1   DT   U97030.Y
sa0   --   U97030.B1
sa0   --   U97029.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_19_.D
sa0   PT   U97030.A2
sa0   DT   U95843.X
sa0   --   U95843.A
sa1   PT   U60839.Y
sa0   --   U60839.B
sa0   --   U60839.A
sa0   --   U66636.Y
sa0   --   U61731.Y
sa0   DT   U60839.Y
sa1   PT   U61731.A
sa1   PT   U51318.Y
sa0   --   U51318.A
sa0   DT   U51318.Y
sa1   --   U51318.A
sa1   DT   U66635.Y
sa0   --   U66635.B
sa0   --   U66635.A
sa0   --   U66634.X
sa0   PT   U66635.Y
sa0   DT   U66634.A
sa0   DT   U66634.B
sa1   PT   U66634.A
sa1   PT   U66634.B
sa1   PT   U66634.X
sa1   --   U66635.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_valid_reg_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_valid_reg_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_valid_reg_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_valid_reg_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_valid_reg_reg_0_q_reg.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_valid_reg_reg_0_q_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_valid_reg_reg_0_q_reg.D
sa1   PT   U50884.X
sa1   --   U50884.A
sa0   DT   U50884.X
sa0   --   U50884.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_ridx_gray_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_ridx_gray_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_ridx_gray_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_ridx_gray_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_ridx_gray_reg_0_q_reg.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_ridx_gray_reg_0_q_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_ridx_gray_reg_0_q_reg.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.RESET_B
sa1   DT   U55364.Y
sa0   --   U55364.A
sa1   --   U61731.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_0_reg_0_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_1_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_0_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_0_reg_0_q_reg.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_1_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_0_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_0_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_0_reg_0_q_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_0_reg_0_q_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_1_reg_0_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_2_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_1_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_1_reg_0_q_reg.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_2_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_1_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_1_reg_0_q_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_2_reg_0_q_reg.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_2_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_2_reg_0_q_reg.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_2_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_widx_gray_sync_2_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_widx_gray_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_widx_gray_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_widx_gray_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_widx_gray_reg_0_q_reg.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_widx_gray_reg_0_q_reg.Q
sa1   PT   U70650.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_widx_gray_reg_0_q_reg.D
sa0   DT   U70650.Y
sa1   --   U70650.A
sa0   --   U70650.B_N
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_widx_gray_reg_0_q_reg.D
sa0   DT   U70650.A
sa1   PT   U70649.B2
sa1   --   U70649.B1
sa1   DT   U70649.A1_N
sa0   DT   U70649.B2
sa0   DT   U70649.B1
sa1   DT   U70649.Y
sa1   DT   U70649.A2_N
sa0   PT   U70649.Y
sa0   DT   U57412.X
sa0   --   U57412.A
sa1   DT   U57412.X
sa1   --   U57412.A
sa0   DT   U48712.Y
sa1   --   U48712.A
sa1   DT   U48712.Y
sa0   --   U48712.A
sa0   DT   U67068.Y
sa1   DT   U67068.Y
sa0   --   U67068.B
sa0   --   U67068.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ready_reg_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_0_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_1_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.D
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_2_sink_valid_sync_2_reg_0_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_AsyncValidSync_1_sink_extend_sync_0_reg_0_q_reg.RESET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ready_reg_reg_0_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ready_reg_reg_0_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ready_reg_reg_0_q_reg.RESET_B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ready_reg_reg_0_q_reg.Q
sa1   --   U67068.B
sa0   DT   U97299.Y
sa1   --   U97299.B1
sa1   --   U97298.Y
sa0   --   U97298.B1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ready_reg_reg_0_q_reg.D
sa1   DT   U97299.A1
sa1   DT   U97299.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ready_reg_reg_0_q_reg.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ridx_gray_sync_0_reg_0_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ridx_gray_sync_1_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ridx_gray_sync_0_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ridx_gray_sync_1_reg_0_q_reg.D
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ridx_gray_sync_2_reg_0_q_reg.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_ridx_gray_sync_2_reg_0_q_reg.D
sa1   DT   U97298.B1
sa0   DT   U97298.A2
sa1   DT   U97298.A2
sa1   --   U97298.A1
sa0   DT   U97298.Y
sa0   --   U97299.B1
sa1   DT   U66636.Y
sa0   --   U66636.B
sa0   --   U66636.A
sa0   --   U66636.C
sa1   --   U60839.B
sa1   DT   U66636.A
sa1   PT   U66636.C
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_19_.Q
sa1   --   U97029.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_19_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_19_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_19_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_19_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_19_.CLK
sa1   DT   U97690.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_19_.D
sa0   DT   U97690.A1
sa0   --   U97690.A2
sa0   PT   U97690.B1
sa0   DT   U97648.Y
sa1   DT   U97647.Y
sa0   DT   U97645.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_16_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_16_.CLK
sa0   DT   U97684.A1
sa0   --   U97684.A2
sa0   --   U97683.Y
sa1   DT   U97684.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_16_.D
sa0   PT   U97684.B1
sa0   DT   U62365.Y
sa1   --   U62365.A
sa1   DT   U97650.Y
sa0   DT   U97649.Y
sa1   --   U97649.A
sa1   DT   U97683.A2
sa1   --   U97683.A1
sa1   DT   U97644.Y
sa0   DT   U97643.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_14_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_14_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_14_.CLK
sa0   DT   U97680.A1
sa0   --   U97680.A2
sa0   --   U97679.Y
sa1   DT   U97680.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_14_.D
sa0   PT   U97680.B1
sa1   DT   U97679.A2
sa1   --   U97679.A1
sa1   DT   U97642.Y
sa0   DT   U97640.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_12_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_12_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_12_.CLK
sa0   DT   U97675.A1
sa0   --   U97675.A2
sa0   --   U97674.Y
sa1   DT   U97675.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_12_.D
sa0   PT   U97675.B1
sa1   DT   U97674.A2
sa1   --   U97674.A1
sa1   DT   U97639.Y
sa0   DT   U97638.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_10_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_10_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_10_.CLK
sa1   DT   U97671.Y
sa0   --   U97671.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_10_.D
sa0   PT   U97671.A1
sa0   PT   U57248.Y
sa1   --   U57248.A
sa1   PT   U60969.Y
sa0   --   U60969.A
sa0   PT   U97337.Y
sa1   PT   U97337.A
sa0   DT   U97670.Y
sa0   --   U97671.A2
sa1   DT   U97670.A2
sa1   --   U97670.A1
sa1   DT   U97637.Y
sa0   DT   U97636.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_8_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_8_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_8_.CLK
sa1   DT   U97666.Y
sa0   --   U97666.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_8_.D
sa0   PT   U97666.A1
sa0   DT   U97665.Y
sa0   --   U97666.A2
sa1   DT   U97665.A2
sa1   --   U97665.A1
sa1   DT   U97635.Y
sa0   DT   U97633.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_6_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_6_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_6_.CLK
sa1   DT   U97661.Y
sa0   --   U97661.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_6_.D
sa0   PT   U97661.A1
sa0   DT   U97660.Y
sa0   --   U97661.A2
sa1   DT   U97660.A2
sa1   --   U97660.A1
sa0   DT   U97632.B
sa1   DT   U97632.Y
sa1   DT   U97628.Y
sa0   --   U97628.A
sa0   DT   U97628.Y
sa1   --   U97628.A
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_5_.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_5_.Q
sa0   DT   U98036.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_5_.D
sa1   DT   U98036.A2
sa1   --   U98036.A1
sa1   --   U98035.Y
sa0   DT   U98036.A1
sa1   DT   U98036.Y
sa0   --   U98036.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_5_.D
sa1   PT   U98036.B1
sa0   DT   U98035.Y
sa1   --   U98035.A
sa1   --   U98035.B
sa1   --   U98034.Y
sa0   --   U98036.A2
sa0   DT   U98034.Y
sa1   --   U98034.B1
sa0   --   U98035.B
sa0   DT   U98034.A1
sa0   --   U98034.A2
sa1   DT   U98034.A2
sa0   DT   U97631.Y
sa1   DT   U97630.Y
sa0   DT   U97629.Y
sa1   DT   U61675.Y
sa0   --   U61675.A
sa0   DT   U97626.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_1_.CLK
sa1   DT   U97652.Y
sa0   --   U97652.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_1_.D
sa0   PT   U97652.A1
sa0   DT   U97627.Y
sa0   --   U97652.A2
sa1   DT   U97627.A2
sa1   --   U97627.A1
sa1   --   U97625.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_0_.CLK
sa0   PT   U98033.A1
sa1   DT   U98033.Y
sa0   --   U98033.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_0_.D
sa0   DT   U98032.Y
sa0   --   U98033.A2
sa0   DT   U98032.A2_N
sa0   --   U98032.A1_N
sa0   DT   U98031.Y
sa1   DT   U98031.B
sa0   DT   U97651.Y
sa1   DT   U97651.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_2_.CLK
sa1   DT   U97654.Y
sa0   --   U97654.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_2_.D
sa0   PT   U97654.A1
sa0   DT   U97653.Y
sa0   --   U97654.A2
sa1   DT   U97653.A2
sa1   --   U97653.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_3_.CLK
sa1   DT   U97657.Y
sa0   --   U97657.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_3_.D
sa0   DT   U97656.Y
sa0   --   U97657.A2
sa1   DT   U97656.A2
sa1   --   U97656.A1
sa1   --   U97655.Y
sa0   --   U97655.A
sa1   PT   U97656.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_4_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_4_.CLK
sa1   DT   U97659.Y
sa0   --   U97659.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_4_.D
sa0   PT   U97659.A1
sa0   DT   U97658.Y
sa0   --   U97659.A2
sa1   DT   U97658.A2
sa1   --   U97658.A1
sa0   DT   U97634.Y
sa1   --   U97634.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_7_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_7_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_7_.CLK
sa1   DT   U97664.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_7_.D
sa0   PT   U97664.B
sa0   DT   U97663.Y
sa1   --   U97663.A
sa1   --   U97663.B
sa1   --   U97662.Y
sa0   --   U97664.A
sa0   DT   U97662.A1
sa0   --   U97662.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_9_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_9_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_9_.CLK
sa1   DT   U97669.Y
sa0   --   U97669.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_9_.D
sa0   DT   U97668.Y
sa0   --   U97669.A2
sa1   DT   U97668.A2
sa1   --   U97668.A1
sa1   --   U97667.Y
sa0   --   U97667.A
sa1   PT   U97668.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_11_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_11_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_11_.CLK
sa1   DT   U97673.Y
sa0   --   U97673.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_11_.D
sa0   DT   U97672.Y
sa0   --   U97673.A2
sa1   DT   U97672.A2
sa1   --   U97672.A1
sa1   --   U61674.Y
sa0   --   U61674.A
sa1   PT   U97672.B1
sa0   DT   U97641.Y
sa1   --   U97641.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_13_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_13_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_13_.CLK
sa1   DT   U97678.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_13_.D
sa0   PT   U97678.B
sa0   DT   U97677.Y
sa1   --   U97677.A
sa1   --   U97677.B
sa1   --   U97676.Y
sa0   --   U97678.A
sa0   DT   U97676.A1
sa0   --   U97676.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_15_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_15_.CLK
sa1   DT   U97682.Y
sa0   --   U97682.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_15_.D
sa0   DT   U97681.Y
sa0   --   U97682.A2
sa1   DT   U97681.A2
sa1   --   U97681.A1
sa1   --   U61673.Y
sa0   --   U61673.A
sa1   PT   U97681.B1
sa0   DT   U97646.Y
sa1   --   U97646.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_17_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_17_.CLK
sa1   DT   U97687.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_17_.D
sa0   PT   U97687.B
sa0   DT   U97686.Y
sa1   --   U97686.A
sa1   --   U97686.B
sa1   --   U97685.Y
sa0   --   U97687.A
sa0   DT   U97685.A1
sa0   --   U97685.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_18_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_18_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_18_.CLK
sa1   DT   U97689.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_e_reg_18_.D
sa0   PT   U97689.A
sa0   DT   U97688.Y
sa0   --   U97689.B
sa1   DT   U97688.A1
sa1   --   U97688.A2
sa0   PT   U60837.Y
sa1   DT   U60837.Y
sa0   --   U60837.B
sa0   --   U60837.A
sa1   PT   U60837.A
sa0   DT   U96826.Y
sa1   --   U96826.A
sa1   --   U96826.B
sa1   DT   U57850.X
sa1   DT   U96824.Y
sa0   --   U96824.B
sa0   --   U96824.A
sa0   DT   U47313.Y
sa1   --   U47313.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_18_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_18_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_18_.CLK
sa1   DT   U96949.Y
sa0   --   U96949.B
sa0   --   U96949.A
sa0   --   U96948.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_18_.D
sa0   DT   U49652.Y
sa1   DT   U96947.X
sa1   --   U96948.A
sa0   DT   U96947.A
sa0   DT   U96940.Y
sa1   --   U96940.B1
sa1   --   U47277.Y
sa0   --   U47277.B1
sa1   DT   U96903.Y
sa0   --   U96903.B1
sa0   --   U96902.Y
sa1   --   U96902.B1
sa1   --   U96901.Y
sa0   --   U96901.B1
sa0   --   U96900.Y
sa1   --   U96900.B1
sa1   --   U96899.Y
sa0   --   U96899.B1
sa0   DT   U96835.Y
sa1   --   U96835.A
sa1   --   U96835.B
sa0   PT   U96827.B
sa0   DT   U96827.A
sa1   DT   U96827.Y
sa0   DT   U53603.Y
sa1   --   U53603.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_10_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_10_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_10_.CLK
sa1   DT   U97048.Y
sa0   --   U97048.B1
sa0   --   U97047.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_10_.D
sa0   PT   U97048.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_10_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_10_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_10_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_10_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_10_.Q
sa1   --   U97047.B
sa0   PT   U47195.X
sa0   --   U47195.A
sa1   DT   U47195.X
sa1   --   U47195.A
sa1   DT   U57854.X
sa0   DT   U96833.Y
sa1   --   U96833.A
sa1   --   U96833.B
sa1   DT   U96829.Y
sa0   --   U96829.B
sa0   --   U96829.A
sa0   --   U96829.C
sa0   --   U96828.Y
sa1   --   U96828.A
sa1   --   U96828.B
sa0   --   U51615.Y
sa1   --   U51615.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_13_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_13_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_13_.CLK
sa1   DT   U96974.Y
sa0   --   U96974.B
sa0   --   U96974.A
sa0   --   U96973.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_13_.D
sa1   DT   U96972.B
sa1   DT   U96972.Y
sa1   --   U96973.A
sa0   DT   U96971.Y
sa0   --   U96972.A
sa1   DT   U96971.A
sa1   DT   U48620.X
sa1   --   U48620.B
sa1   --   U48620.A
sa0   PT   U96913.B
sa0   DT   U96913.A
sa1   DT   U96913.Y
sa0   DT   U53512.Y
sa1   --   U53512.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_13_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_13_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_13_.CLK
sa0   PT   U97042.A2
sa1   DT   U97042.Y
sa0   --   U97042.B1
sa0   --   U97041.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_13_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_13_.Q
sa1   --   U97041.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_13_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_13_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_13_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_13_.CLK
sa1   DT   U57852.X
sa0   DT   U96846.Y
sa1   --   U96846.A
sa1   --   U96846.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_15_.CLK
sa1   DT   U96966.Y
sa0   --   U96966.B
sa0   --   U96966.A
sa0   --   U96965.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_15_.D
sa1   DT   U96964.Y
sa1   --   U96965.A
sa0   DT   U96960.Y
sa0   --   U96964.A
sa1   DT   U50696.Y
sa0   --   U50696.A
sa1   --   U96960.A
sa0   DT   U96908.Y
sa1   --   U96908.A
sa1   --   U96908.B
sa0   PT   U96907.B
sa0   DT   U96907.A
sa1   DT   U96907.Y
sa0   DT   U53490.Y
sa1   --   U53490.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_15_.CLK
sa1   DT   U70292.Y
sa0   --   U70292.B1
sa0   --   U97037.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_15_.D
sa0   PT   U70292.A2
sa0   PT   U60840.X
sa0   --   U60840.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_15_.Q
sa1   --   U97037.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_15_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_15_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_15_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_15_.CLK
sa1   DT   U57851.X
sa1   DT   U96845.Y
sa0   --   U96845.B
sa0   --   U96845.A
sa0   DT   U96844.Y
sa1   --   U96844.A
sa1   --   U96844.B
sa1   --   U96843.Y
sa0   --   U96843.B
sa0   --   U96843.A
sa0   DT   U52045.Y
sa1   --   U52045.A
sa0   DT   U51817.Y
sa1   --   U51817.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_17_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_17_.CLK
sa1   DT   U96954.Y
sa0   --   U96954.B
sa0   --   U96954.A
sa0   --   U96953.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_17_.D
sa1   DT   U96952.Y
sa1   --   U96953.A
sa0   DT   U96950.Y
sa0   --   U96952.A
sa1   DT   U61338.Y
sa0   --   U61338.A
sa1   --   U96950.A
sa0   DT   U96906.Y
sa1   --   U96906.A
sa1   --   U96906.B
sa1   DT   U96904.X
sa0   PT   U96905.B
sa0   DT   U96905.A
sa1   DT   U96905.Y
sa0   DT   U51868.Y
sa1   --   U51868.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_17_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_17_.CLK
sa1   DT   U97034.Y
sa0   --   U97034.B1
sa0   --   U97033.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_17_.D
sa0   PT   U97034.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_17_.Q
sa1   --   U97033.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_17_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_17_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_17_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_17_.CLK
sa0   DT   U96938.Y
sa1   DT   U96951.Y
sa0   --   U96951.B1
sa1   --   U96952.B
sa0   DT   U96911.Y
sa1   --   U96911.A
sa1   --   U96911.B
sa0   PT   U96909.B
sa0   DT   U96909.A
sa1   DT   U96909.Y
sa0   DT   U53467.Y
sa1   --   U53467.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_14_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_14_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_14_.CLK
sa1   DT   U97040.Y
sa0   --   U97040.B1
sa0   --   U97039.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_14_.D
sa0   PT   U97040.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_14_.Q
sa1   --   U97039.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_14_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_14_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_14_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_14_.CLK
sa1   DT   U96910.Y
sa0   DT   U51941.Y
sa1   --   U51941.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_14_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_14_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_14_.CLK
sa1   DT   U96970.Y
sa0   --   U96970.B
sa0   --   U96970.A
sa0   --   U96969.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_14_.D
sa1   DT   U96968.X
sa1   --   U96969.A
sa0   DT   U96968.A
sa0   DT   U96962.Y
sa1   --   U96962.B1
sa1   DT   U96961.Y
sa0   --   U96961.B1
sa1   DT   U50259.Y
sa0   --   U50259.A
sa0   DT   U96919.Y
sa1   --   U96919.A
sa1   --   U96919.B
sa0   PT   U96916.B
sa0   DT   U96916.A
sa1   DT   U96916.Y
sa0   DT   U53367.Y
sa1   --   U53367.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_11_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_11_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_11_.CLK
sa1   DT   U97046.Y
sa0   --   U97046.B1
sa0   --   U97045.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_11_.D
sa0   PT   U97046.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_11_.Q
sa1   --   U97045.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_11_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_11_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_11_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_11_.CLK
sa1   DT   U96918.X
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_12_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_12_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_12_.CLK
sa1   DT   U96979.Y
sa0   --   U96979.B
sa0   --   U96979.A
sa0   --   U96978.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_12_.D
sa1   DT   U96977.Y
sa1   --   U96978.A
sa0   DT   U96975.Y
sa0   --   U96977.A
sa1   DT   U96975.A
sa1   DT   U47389.X
sa1   --   U47389.B
sa1   --   U47389.A
sa0   PT   U96920.B
sa0   DT   U96920.A
sa1   DT   U96920.Y
sa0   DT   U53418.Y
sa1   --   U53418.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_12_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_12_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_12_.CLK
sa1   DT   U97044.Y
sa0   --   U97044.B1
sa0   --   U97043.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_12_.D
sa0   PT   U97044.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_12_.Q
sa1   --   U97043.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_12_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_12_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_12_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_12_.CLK
sa1   DT   U57853.X
sa0   DT   U96928.Y
sa1   DT   U96976.Y
sa0   --   U96976.B1
sa1   --   U96977.B
sa0   DT   U47589.Y
sa1   --   U47589.A
sa0   DT   U96927.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_11_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_11_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_11_.CLK
sa1   DT   U97072.Y
sa0   --   U97072.B
sa0   --   U97072.A
sa0   --   U97071.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_11_.D
sa1   DT   U97070.X
sa1   --   U97071.A
sa0   DT   U97070.A
sa0   DT   U97069.Y
sa0   --   U97070.B
sa1   DT   U97069.A
sa0   DT   U96929.Y
sa1   --   U96929.B1
sa1   --   U50256.Y
sa0   --   U50256.A
sa1   DT   U50320.Y
sa0   --   U50320.A
sa0   DT   U96930.Y
sa0   DT   U96967.Y
sa0   --   U96968.B
sa1   DT   U50494.Y
sa0   --   U50494.A
sa1   --   U96967.A
sa0   DT   U96931.Y
sa1   DT   U48726.X
sa1   --   U48726.B
sa1   --   U48726.A
sa1   DT   U96923.Y
sa0   DT   U61162.Y
sa1   --   U61162.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_16_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_16_.CLK
sa1   DT   U96959.Y
sa0   --   U96959.B
sa0   --   U96959.A
sa0   --   U96958.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_16_.D
sa1   DT   U96957.Y
sa1   --   U96958.A
sa0   DT   U96955.Y
sa0   --   U96957.A
sa1   DT   U96955.A
sa0   DT   U96936.Y
sa0   PT   U96924.B
sa0   DT   U96924.A
sa1   DT   U96924.Y
sa0   DT   U62363.Y
sa1   --   U62363.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_16_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_16_.CLK
sa1   DT   U97036.Y
sa0   --   U97036.B1
sa0   --   U97035.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_16_.D
sa0   PT   U97036.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_16_.Q
sa1   --   U97035.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_16_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_16_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_16_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_16_.CLK
sa1   DT   U96956.Y
sa0   --   U96956.B1
sa0   --   U47412.Y
sa1   --   U47412.A
sa1   --   U96957.B
sa1   DT   U96935.Y
sa0   --   U96935.B1
sa0   --   U96934.Y
sa1   --   U96934.B1
sa1   --   U59597.Y
sa0   --   U59597.B1
sa0   DT   U96932.Y
sa0   DT   U96937.Y
sa1   --   U96937.B1
sa1   --   U50773.Y
sa0   --   U50773.A
sa1   DT   U57129.Y
sa0   --   U57129.B1
sa1   --   U96964.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_10_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_10_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_10_.CLK
sa1   DT   U96987.Y
sa0   --   U96987.B
sa0   --   U96987.A
sa0   --   U96986.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_10_.D
sa1   DT   U96985.Y
sa1   --   U96986.A
sa0   DT   U96980.Y
sa0   --   U96985.A
sa1   DT   U50698.Y
sa0   --   U50698.A
sa1   --   U96980.A
sa0   DT   U96898.Y
sa1   DT   U96984.Y
sa0   --   U96984.B1
sa1   --   U96985.B
sa0   DT   U96838.Y
sa1   --   U96838.A
sa1   --   U96838.B
sa0   PT   U96836.B
sa0   DT   U96836.A
sa1   DT   U96836.Y
sa0   DT   U53709.Y
sa1   --   U53709.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_9_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_9_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_9_.CLK
sa1   DT   U97050.Y
sa0   --   U97050.B1
sa0   --   U97049.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_9_.D
sa0   PT   U97050.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_9_.Q
sa1   --   U97049.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_9_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_9_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_9_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_9_.CLK
sa1   DT   U96837.X
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_9_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_9_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_9_.CLK
sa1   DT   U96991.Y
sa0   --   U96991.B
sa0   --   U96991.A
sa0   --   U96990.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_9_.D
sa1   DT   U96989.X
sa1   --   U96990.A
sa0   DT   U96989.A
sa0   DT   U96983.Y
sa1   --   U96983.B1
sa1   DT   U96982.Y
sa0   --   U96982.B1
sa1   DT   U48626.X
sa1   --   U48626.B
sa1   --   U48626.A
sa0   PT   U96849.B
sa0   DT   U96849.A
sa1   DT   U96849.Y
sa0   DT   U52699.Y
sa1   --   U52699.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_6_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_6_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_6_.CLK
sa1   DT   U97056.Y
sa0   --   U97056.B1
sa0   --   U97055.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_6_.D
sa0   PT   U97056.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_6_.Q
sa1   --   U97055.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_6_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_6_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_6_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_6_.CLK
sa1   DT   U47264.X
sa1   DT   U96852.Y
sa0   --   U96852.B
sa1   --   U96852.A_N
sa1   DT   U96851.Y
sa0   --   U96851.B
sa1   --   U96851.A_N
sa1   DT   U96842.Y
sa0   --   U96842.B
sa0   --   U96842.A
sa0   DT   U96841.Y
sa1   --   U96841.A
sa1   --   U96841.B
sa0   DT   U96850.Y
sa1   --   U96850.A
sa1   --   U96850.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_8_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_8_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_8_.CLK
sa1   DT   U96995.Y
sa0   --   U96995.B
sa0   --   U96995.A
sa0   --   U96994.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_8_.D
sa1   DT   U96993.Y
sa1   --   U96994.A
sa1   DT   U96993.B
sa0   DT   U96992.Y
sa0   --   U96993.A
sa1   DT   U96992.A
sa1   DT   U48632.X
sa1   --   U48632.B
sa1   --   U48632.A
sa0   DT   U96840.A
sa0   PT   U96840.B
sa1   DT   U96840.Y
sa0   DT   U53665.Y
sa1   --   U53665.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_8_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_8_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_8_.CLK
sa0   PT   U97052.A2
sa1   DT   U97052.Y
sa0   --   U97052.B1
sa0   --   U97051.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_8_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_8_.Q
sa1   --   U97051.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_8_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_8_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_8_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_8_.CLK
sa1   DT   U57855.X
sa0   DT   U96896.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_7_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_7_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_7_.CLK
sa1   DT   U97000.Y
sa0   --   U97000.B
sa0   --   U97000.A
sa0   --   U96999.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_7_.D
sa1   DT   U96998.X
sa1   --   U96999.A
sa0   DT   U96996.Y
sa1   --   U96996.B1
sa0   --   U96998.A
sa1   DT   U49813.Y
sa0   --   U49813.A
sa0   DT   U96981.Y
sa1   --   U96981.B1
sa1   DT   U48052.Y
sa0   --   U48052.A
sa0   DT   U96889.Y
sa1   --   U96889.B1
sa1   --   U47640.Y
sa0   --   U47640.B1
sa0   DT   U96870.Y
sa1   --   U96870.A
sa1   --   U96870.B
sa0   PT   U96867.B
sa0   DT   U96867.A
sa1   DT   U96867.Y
sa0   DT   U62364.Y
sa1   --   U62364.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_3_.CLK
sa0   PT   U97062.A2
sa1   DT   U97062.Y
sa0   --   U97062.B1
sa0   --   U97061.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_3_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_3_.Q
sa1   --   U97061.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_3_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_3_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_3_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_3_.CLK
sa1   DT   U47245.X
sa1   DT   U47245.B
sa0   DT   U96862.Y
sa1   --   U96862.A
sa1   --   U96862.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_6_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_6_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_6_.CLK
sa1   DT   U97004.Y
sa0   --   U97004.B
sa0   --   U97004.A
sa0   --   U97003.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_6_.D
sa1   DT   U97002.Y
sa1   --   U97003.A
sa1   DT   U97002.B
sa0   DT   U97001.Y
sa0   --   U97002.A
sa1   DT   U97001.A
sa0   DT   U96893.Y
sa0   DT   U96868.Y
sa1   --   U96868.A
sa1   --   U96868.B
sa1   DT   U96868.Y
sa0   DT   U96868.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_4_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_4_.CLK
sa1   DT   U97013.Y
sa0   --   U97013.B
sa0   --   U97013.A
sa0   --   U97012.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_4_.D
sa1   DT   U97011.Y
sa1   --   U97012.A
sa1   DT   U97011.B
sa0   DT   U97010.Y
sa0   --   U97011.A
sa1   DT   U97010.A
sa1   DT   U50452.Y
sa0   --   U50452.A
sa0   DT   U96860.Y
sa1   --   U96860.A
sa1   --   U96860.B
sa0   DT   U96857.A
sa1   DT   U96857.Y
sa0   PT   U96857.B
sa0   DT   U53285.Y
sa1   --   U53285.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_4_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_4_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_4_.CLK
sa1   DT   U97060.Y
sa0   --   U97060.B1
sa0   --   U97059.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_4_.D
sa0   PT   U97060.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_4_.Q
sa1   --   U97059.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_4_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_4_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_4_.CLK
sa1   DT   U96859.X
sa1   DT   U96859.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_5_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_5_.Q
sa0   DT   U97009.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_5_.D
sa1   DT   U97009.Y
sa0   --   U97009.B
sa0   --   U97009.A
sa0   --   U97008.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_5_.D
sa1   DT   U97008.Y
sa0   --   U97008.B
sa0   --   U97008.A
sa0   --   U97007.X
sa1   --   U97009.B
sa1   DT   U97007.X
sa1   --   U97008.A
sa0   DT   U97005.Y
sa1   --   U97005.B1
sa1   --   U50455.Y
sa0   --   U50455.A
sa0   --   U97007.A
sa0   DT   U96890.Y
sa0   DT   U97006.Y
sa0   --   U97007.B
sa1   DT   U97006.Y
sa0   --   U97006.B
sa0   --   U97006.A
sa0   --   U50217.Y
sa1   --   U50217.A
sa1   --   U97007.B
sa1   DT   U50217.Y
sa0   --   U50217.A
sa1   --   U97006.A
sa0   DT   U96864.Y
sa1   --   U96864.A
sa1   --   U96864.B
sa1   DT   U96864.Y
sa0   DT   U96864.A
sa1   DT   U96861.Y
sa0   DT   U96861.Y
sa1   --   U96861.A
sa1   --   U96861.B
sa0   DT   U96861.B
sa0   DT   U96861.A
sa1   DT   U53197.Y
sa0   --   U53197.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_5_.Q
sa0   DT   U53197.Y
sa1   --   U53197.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_5_.Q
sa0   DT   U97058.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_5_.D
sa1   DT   U97058.Y
sa0   --   U97058.B1
sa0   --   U97057.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_5_.D
sa0   DT   U97058.A2
sa1   DT   U97057.Y
sa0   --   U97057.B
sa0   --   U97057.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_5_.Q
sa1   --   U97058.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_5_.DE
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_5_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_5_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_5_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_5_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_5_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_5_.Q
sa1   --   U97057.B
sa1   DT   U96863.Y
sa0   DT   U96863.B
sa0   DT   U96891.Y
sa1   DT   U96891.A
sa0   DT   U52037.Y
sa1   --   U52037.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_3_.CLK
sa1   DT   U97018.Y
sa0   --   U97018.B
sa0   --   U97018.A
sa0   --   U97017.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_3_.D
sa1   DT   U97016.Y
sa1   --   U97017.A
sa0   DT   U97014.Y
sa0   --   U97016.A
sa1   DT   U47639.Y
sa0   --   U47639.A
sa1   --   U97014.A
sa0   DT   U96887.Y
sa1   DT   U97015.Y
sa0   --   U97015.B1
sa1   --   U97016.B
sa0   DT   U96873.Y
sa1   --   U96873.A
sa1   --   U96873.B
sa0   PT   U96871.B
sa0   DT   U96871.A
sa1   DT   U96871.Y
sa0   DT   U53081.Y
sa1   --   U53081.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_2_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_2_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_2_.CLK
sa1   DT   U97064.Y
sa0   --   U97064.B1
sa0   --   U97063.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_2_.D
sa0   PT   U97064.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_2_.Q
sa1   --   U97063.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_2_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_2_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_2_.CLK
sa1   DT   U96872.B1
sa1   DT   U96872.X
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_2_.CLK
sa1   DT   U97022.Y
sa0   --   U97022.B
sa0   --   U97022.A
sa0   --   U97021.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_2_.D
sa1   DT   U97020.X
sa1   --   U97021.A
sa0   DT   U97020.B
sa0   DT   U97019.Y
sa0   --   U97020.A
sa1   DT   U47630.Y
sa0   --   U47630.A
sa1   --   U97019.A
sa0   DT   U96886.Y
sa0   DT   U50105.Y
sa1   --   U50105.A
sa1   DT   U60102.Y
sa0   --   U60102.B1
sa0   DT   U96881.Y
sa1   DT   U96879.X
sa1   DT   U96879.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_1_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_1_.CLK
sa1   DT   U97026.Y
sa0   --   U97026.B
sa0   --   U97026.A
sa0   --   U97025.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_1_.D
sa1   DT   U97024.X
sa1   --   U97025.A
sa0   DT   U97024.B
sa0   DT   U97023.Y
sa0   --   U97024.A
sa1   DT   U50212.Y
sa0   --   U50212.A
sa1   --   U97023.A
sa0   DT   U96883.Y
sa1   --   U96883.A
sa1   --   U96883.B
sa0   PT   U96882.B
sa0   DT   U96882.A
sa1   DT   U96882.Y
sa0   DT   U53059.Y
sa1   --   U53059.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_1_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_1_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_1_.CLK
sa1   DT   U97066.Y
sa0   --   U97066.B1
sa0   --   U97065.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_1_.D
sa0   PT   U97066.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_1_.Q
sa1   --   U97065.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_1_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_1_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_1_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_1_.CLK
sa1   DT   U57856.X
sa1   DT   U57856.B
sa1   DT   U96875.Y
sa0   --   U96875.B
sa0   --   U96875.A
sa0   --   U96875.C
sa0   --   U52057.Y
sa1   --   U52057.A
sa0   DT   U96875.Y
sa1   DT   U96875.A
sa0   DT   U52008.Y
sa1   --   U52008.A
sa0   DT   U96884.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_0_.CLK
sa1   DT   U97028.Y
sa0   --   U97028.B
sa0   --   U97028.A
sa0   --   U97027.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_e_reg_0_.D
sa1   DT   U58412.X
sa1   --   U97027.A
sa1   DT   U50321.X
sa1   --   U50321.B
sa1   --   U50321.A
sa1   --   U58412.A
sa0   PT   U96880.B
sa0   DT   U96880.A
sa1   DT   U96880.Y
sa0   DT   U52500.Y
sa1   --   U52500.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_0_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_0_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_0_.CLK
sa1   DT   U70298.Y
sa0   --   U70298.B1
sa0   --   U97067.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_0_.D
sa0   PT   U70298.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_0_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_0_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_0_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_0_.Q
sa1   --   U97067.B
sa1   DT   U59898.Y
sa0   --   U59898.B1
sa0   DT   U59898.A1
sa1   DT   U50328.Y
sa0   --   U50328.A
sa0   DT   U96997.Y
sa0   --   U96998.B
sa1   DT   U96997.A
sa1   DT   U48630.X
sa1   --   U48630.B
sa1   --   U48630.A
sa0   PT   U96853.B
sa0   DT   U96853.A
sa1   DT   U96853.Y
sa0   DT   U52929.Y
sa1   --   U52929.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_7_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_7_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_7_.CLK
sa1   DT   U97054.Y
sa0   --   U97054.B1
sa0   --   U97053.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_7_.D
sa0   PT   U97054.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_7_.Q
sa1   --   U97053.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_7_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_7_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_7_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_7_.CLK
sa1   DT   U96854.X
sa0   DT   U96894.Y
sa0   DT   U96895.Y
sa1   --   U96895.B1
sa1   --   U50329.Y
sa0   --   U50329.A
sa1   DT   U50330.Y
sa0   --   U50330.A
sa0   DT   U96988.Y
sa0   --   U96989.B
sa1   DT   U50695.Y
sa0   --   U50695.A
sa1   --   U96988.A
sa0   DT   U96897.Y
sa0   DT   U96946.Y
sa0   --   U96947.B
sa1   DT   U51012.Y
sa0   --   U51012.A
sa1   --   U96946.A
sa0   DT   U96941.Y
sa0   PT   U96825.B
sa0   DT   U96825.A
sa1   DT   U96825.Y
sa0   DT   U51910.Y
sa1   --   U51910.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_18_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_18_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_18_.CLK
sa1   DT   U97032.Y
sa0   --   U97032.B1
sa0   --   U97031.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_18_.D
sa0   PT   U97032.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_18_.Q
sa1   --   U97031.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_18_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_18_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_18_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_e_reg_18_.CLK
sa0   DT   U51756.Y
sa1   --   U51756.A
sa1   DT   U95902.Y
sa0   --   U95902.B
sa0   --   U95902.A
sa1   PT   U97115.A
sa1   PT   U97116.A
sa1   PT   U57921.Y
sa0   --   U57921.A
sa0   PT   U95904.Y
sa1   PT   U95904.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_0_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_0_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_3_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_3_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_399_reg_3_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_30_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_30_.CLK
sa1   DT   U62452.Y
sa0   --   U62452.A
sa0   --   U97335.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_30_.D
sa1   PT   U97335.C1
sa1   PT   U97335.B1
sa1   PT   U97335.A1
sa1   DT   U97154.X
sa1   --   U97154.A
sa0   DT   U97154.X
sa0   --   U97154.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_30_.Q
sa1   --   U97335.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_30_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_30_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_30_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_30_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_30_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_30_.CLK
sa0   DT   U97112.A1
sa1   DT   U97112.Y
sa0   --   U97112.C1
sa0   --   U97112.B1
sa0   --   U97111.Y
sa0   --   U97110.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_30_.D
sa0   DT   U97107.Y
sa1   DT   U97106.Y
sa0   --   U97106.B
sa0   --   U97106.A
sa0   --   U97106.C
sa0   --   U60233.Y
sa1   --   U60233.A
sa1   --   U97107.A
sa1   PT   U97110.A
sa1   PT   U97111.A
sa1   PT   U97150.X
sa1   --   U97150.A
sa1   PT   U97151.X
sa1   --   U97151.A
sa0   DT   U51384.Y
sa1   --   U51384.A
sa1   --   U97334.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_29_.D
sa1   DT   U51384.Y
sa0   --   U51384.A
sa0   --   U97334.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_29_.D
sa1   PT   U97334.A1
sa0   DT   U97334.A2
sa0   --   U97334.A1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_29_.Q
sa1   PT   U97334.C1
sa1   PT   U97334.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_29_.Q
sa1   --   U97334.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_29_.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_29_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_29_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_29_.Q
sa0   PT   U97105.A2
sa0   DT   U97105.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_29_.D
sa1   DT   U97105.Y
sa0   --   U97105.C1
sa0   --   U97105.B1
sa0   --   U97104.Y
sa0   --   U97103.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_29_.D
sa1   DT   U97100.Y
sa0   --   U97100.B
sa0   --   U97100.A
sa0   --   U97100.C
sa0   --   U97098.Y
sa0   --   U97099.Y
sa0   DT   U97100.Y
sa1   DT   U97098.B
sa1   DT   U97098.Y
sa0   --   U97098.B
sa1   --   U97098.A_N
sa1   --   U97100.A
sa1   DT   U97099.B
sa1   DT   U97103.A
sa1   DT   U97104.B
sa1   DT   U97104.Y
sa0   --   U97104.B
sa0   --   U97104.A
sa1   --   U97105.C1
sa0   DT   U61556.Y
sa1   --   U61556.A
sa0   DT   U51383.Y
sa1   --   U51383.A
sa1   --   U97333.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_28_.D
sa1   DT   U51383.Y
sa0   --   U51383.A
sa0   --   U97333.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_28_.D
sa0   DT   U97333.A2
sa0   --   U97333.A1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_28_.Q
sa1   PT   U97333.C1
sa1   PT   U97333.B1
sa1   PT   U97333.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_28_.Q
sa1   --   U97333.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_28_.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_28_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_28_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_28_.Q
sa0   DT   U97097.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_28_.D
sa1   DT   U97097.Y
sa0   --   U97097.B
sa0   --   U97097.A
sa0   --   U97096.Y
sa0   --   U97095.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_28_.D
sa1   DT   U97095.A
sa1   DT   U97095.Y
sa0   --   U97095.B
sa0   --   U97095.A
sa1   --   U97097.A
sa1   DT   U97092.Y
sa0   --   U97092.B
sa0   --   U97092.A
sa0   --   U97092.C
sa0   --   U97088.Y
sa0   --   U97091.Y
sa1   --   U97091.B1
sa1   --   U97090.Y
sa0   DT   U97092.Y
sa1   DT   U97088.B
sa0   DT   U97078.X
sa0   --   U97078.B1
sa0   --   U97077.Y
sa1   --   U97077.B1
sa1   --   U97076.Y
sa0   DT   U97075.X
sa0   --   U97075.B1
sa0   --   U97078.A1
sa0   DT   U97075.A1
sa1   DT   U97077.A2
sa0   DT   U97076.B1
sa0   DT   U97076.A2
sa1   DT   U97091.A2
sa0   DT   U97091.A1
sa0   --   U97091.A2
sa0   --   U47696.Y
sa1   --   U47696.A
sa1   DT   U97091.Y
sa1   --   U97092.C
sa1   DT   U97090.A1_N
sa1   DT   U97089.A2
sa0   DT   U97089.Y
sa1   --   U97089.B1
sa0   --   U97090.B1
sa1   DT   U97096.B1
sa1   PT   U97096.A1
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_27_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_27_.CLK
sa1   DT   U51381.Y
sa0   --   U51381.A
sa0   --   U97332.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_27_.D
sa1   PT   U97332.C1
sa1   PT   U97332.B1
sa1   PT   U97332.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_27_.Q
sa1   --   U97332.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_27_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_27_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_27_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_27_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_27_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_27_.CLK
sa1   DT   U97087.Y
sa0   --   U97087.B
sa0   --   U97087.A
sa0   --   U97086.Y
sa0   --   U97085.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_27_.D
sa1   DT   U97085.A
sa1   DT   U97082.Y
sa0   --   U97082.B
sa0   --   U97082.A
sa0   --   U97082.C
sa0   --   U97074.Y
sa0   --   U97081.X
sa0   --   U97081.B1
sa0   --   U60004.X
sa0   --   U60004.B1
sa0   --   U60004.C1
sa0   --   U97079.Y
sa0   --   U97080.Y
sa1   DT   U97074.B
sa0   DT   U52527.Y
sa1   --   U52527.A
sa0   --   U97081.A2
sa0   DT   U61192.Y
sa1   --   U61192.A
sa0   --   U60004.A1
sa1   DT   U97079.B
sa1   DT   U97080.C
sa1   PT   U97086.B1
sa1   PT   U97086.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_26_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_26_.CLK
sa1   DT   U62451.Y
sa0   --   U62451.A
sa0   --   U97331.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_26_.D
sa1   PT   U97331.C1
sa1   PT   U97331.B1
sa1   PT   U97331.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_26_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_26_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_26_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_26_.Q
sa1   --   U97331.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_26_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_26_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_26_.CLK
sa0   DT   U96822.A1
sa1   DT   U96822.Y
sa0   --   U96822.C1
sa0   --   U96822.B1
sa0   --   U96821.Y
sa0   --   U96820.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_26_.D
sa0   DT   U61776.Y
sa1   --   U61776.A
sa1   DT   U96576.Y
sa0   --   U96576.B
sa0   --   U96576.A
sa0   --   U96576.C
sa0   --   U96575.Y
sa1   --   U96575.A
sa1   --   U96575.B
sa0   --   U47282.Y
sa1   --   U47282.A
sa1   DT   U96532.Y
sa0   --   U96532.B
sa0   --   U96532.A
sa0   --   U48091.Y
sa1   --   U48091.A
sa0   DT   U53586.Y
sa1   --   U53586.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_19_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_19_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_19_.CLK
sa1   DT   U96776.Y
sa0   --   U96776.B
sa0   --   U96776.A
sa0   --   U96775.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_19_.D
sa1   DT   U96774.SUM
sa1   --   U96775.A
sa1   DT   U96774.B
sa1   --   U96524.Y
sa1   DT   U96774.COUT
sa1   --   U77965.A
sa1   DT   U96774.CI
sa1   --   U96646.Y
sa0   --   U96646.B1
sa1   DT   U96774.A
sa1   --   U47414.X
sa0   PT   U96524.B
sa0   DT   U96524.A
sa0   DT   U62360.Y
sa1   --   U62360.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_39_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_39_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_39_.CLK
sa1   DT   U96735.Y
sa0   --   U96735.B1
sa0   --   U96734.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_39_.D
sa0   PT   U96735.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_19_.Q
sa1   --   U96734.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_19_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_19_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_19_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_19_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_19_.CLK
sa1   DT   U97624.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_19_.D
sa0   DT   U97624.A1
sa0   --   U97624.A2
sa0   PT   U97624.B1
sa0   DT   U97578.Y
sa0   DT   U97577.Y
sa1   DT   U97576.Y
sa0   DT   U97554.Y
sa1   --   U97554.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_16_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_16_.CLK
sa1   DT   U97618.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_16_.D
sa0   PT   U97618.B
sa0   DT   U97617.Y
sa1   --   U97617.A
sa1   --   U97617.B
sa1   --   U97616.Y
sa0   --   U97618.A
sa1   DT   U97579.Y
sa0   DT   U62366.Y
sa1   --   U62366.A
sa0   DT   U97616.A1
sa0   --   U97616.A2
sa0   DT   U97575.Y
sa1   DT   U97574.Y
sa0   DT   U97555.Y
sa1   --   U97555.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_14_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_14_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_14_.CLK
sa0   PT   U97613.B
sa1   DT   U97613.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_14_.D
sa0   DT   U97612.Y
sa1   --   U97612.A
sa1   --   U97612.B
sa1   --   U97611.Y
sa0   --   U97613.A
sa0   DT   U97611.A1
sa0   --   U97611.A2
sa0   DT   U97573.Y
sa1   DT   U97572.Y
sa0   DT   U97556.Y
sa1   --   U97556.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_12_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_12_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_12_.CLK
sa1   DT   U97608.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_12_.D
sa0   PT   U97608.B
sa0   DT   U97607.Y
sa1   --   U97607.A
sa1   --   U97607.B
sa1   --   U97606.Y
sa0   --   U97608.A
sa0   DT   U97606.A1
sa0   --   U97606.A2
sa0   DT   U97571.Y
sa1   DT   U97570.Y
sa0   DT   U97569.Y
sa1   DT   U97568.Y
sa0   DT   U97557.Y
sa1   --   U97557.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_8_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_8_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_8_.CLK
sa1   DT   U97598.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_8_.D
sa0   PT   U97598.B
sa0   DT   U97597.Y
sa1   --   U97597.A
sa1   --   U97597.B
sa1   --   U97596.Y
sa0   --   U97598.A
sa0   DT   U97596.A1
sa0   --   U97596.A2
sa0   DT   U97567.Y
sa1   DT   U97566.Y
sa0   DT   U97558.Y
sa1   --   U97558.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_6_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_6_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_6_.CLK
sa1   DT   U97593.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_6_.D
sa0   PT   U97593.B
sa0   DT   U97592.Y
sa1   --   U97592.A
sa1   --   U97592.B
sa1   --   U97591.Y
sa0   --   U97593.A
sa0   DT   U97591.A1
sa0   --   U97591.A2
sa1   DT   U97565.B
sa0   DT   U97565.Y
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_5_.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_5_.Q
sa1   PT   U98042.A1
sa0   DT   U98042.Y
sa1   --   U98042.B1
sa1   --   U98041.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_5_.D
sa0   DT   U98042.A3
sa0   --   U98042.A1
sa0   --   U98042.A2
sa0   --   U98040.Y
sa1   DT   U98042.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_5_.D
sa0   DT   U97580.Y
sa1   --   U97580.A
sa1   DT   U98040.Y
sa0   --   U98040.B1
sa1   --   U98042.A3
sa1   DT   U98040.A2
sa1   --   U98040.A1
sa0   DT   U98040.A1
sa1   DT   U97564.Y
sa0   DT   U97563.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_3_.CLK
sa0   PT   U97587.B1
sa0   DT   U97587.A1
sa0   --   U97587.A2
sa0   --   U97586.Y
sa1   DT   U97587.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_3_.D
sa1   DT   U97586.A2
sa1   --   U97586.A1
sa1   DT   U97562.Y
sa0   --   U97562.A
sa0   DT   U97561.Y
sa1   DT   U97560.Y
sa0   --   U97560.A
sa0   DT   U97559.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_1_.CLK
sa0   DT   U97583.A1
sa0   --   U97583.A2
sa0   --   U97582.Y
sa1   DT   U97583.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_1_.D
sa0   PT   U97583.B1
sa1   DT   U97582.A2
sa1   --   U97582.A1
sa1   --   U97581.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_0_.CLK
sa1   DT   U98039.Y
sa0   --   U98039.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_0_.D
sa0   PT   U98039.A1
sa0   DT   U98038.Y
sa0   --   U98039.A2
sa0   DT   U98038.A2_N
sa0   --   U98038.A1_N
sa0   DT   U98037.Y
sa1   DT   U98037.B
sa0   DT   U97589.Y
sa1   DT   U97589.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_2_.CLK
sa0   PT   U97585.B1
sa0   DT   U97585.A1
sa0   --   U97585.A2
sa0   --   U97584.Y
sa1   DT   U97585.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_2_.D
sa1   DT   U97584.A2
sa1   --   U97584.A1
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_4_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_4_.CLK
sa1   DT   U97590.Y
sa0   --   U97590.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_4_.D
sa0   DT   U97588.Y
sa0   --   U97590.A2
sa1   DT   U97588.A2
sa1   --   U97588.A1
sa1   --   U61676.Y
sa0   --   U61676.A
sa1   PT   U97588.B1
sa0   DT   U98041.B
sa0   DT   U98041.Y
sa1   --   U98041.A
sa1   --   U98041.B
sa0   --   U98042.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_7_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_7_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_7_.CLK
sa1   DT   U97595.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_7_.D
sa0   PT   U97595.B1
sa0   DT   U97595.A1
sa0   --   U97595.A2
sa0   --   U97594.Y
sa1   DT   U97594.A2
sa1   --   U97594.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_9_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_9_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_9_.CLK
sa1   DT   U97600.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_9_.D
sa0   PT   U97600.B1
sa0   DT   U97600.A1
sa0   --   U97600.A2
sa0   --   U97599.Y
sa1   DT   U97599.A2
sa1   --   U97599.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_10_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_10_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_10_.CLK
sa1   DT   U97603.Y
sa0   --   U97603.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_10_.D
sa0   DT   U97602.Y
sa0   --   U97603.A2
sa1   DT   U97602.A2
sa1   --   U97602.A1
sa1   --   U97601.Y
sa0   --   U97601.A
sa1   PT   U97602.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_11_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_11_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_11_.CLK
sa0   DT   U97605.A1
sa0   --   U97605.A2
sa0   --   U97604.Y
sa1   DT   U97605.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_11_.D
sa0   PT   U97605.B1
sa1   DT   U97604.A2
sa1   --   U97604.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_13_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_13_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_13_.CLK
sa0   DT   U97610.A1
sa0   --   U97610.A2
sa0   --   U97609.Y
sa1   DT   U97610.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_13_.D
sa0   PT   U97610.B1
sa1   DT   U97609.A2
sa1   --   U97609.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_15_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_15_.CLK
sa0   DT   U97615.A1
sa0   --   U97615.A2
sa0   --   U97614.Y
sa1   DT   U97615.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_15_.D
sa0   PT   U97615.B1
sa1   DT   U97614.A2
sa1   --   U97614.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_17_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_17_.CLK
sa0   DT   U97620.A1
sa0   --   U97620.A2
sa0   --   U97619.Y
sa1   DT   U97620.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_17_.D
sa0   PT   U97620.B1
sa1   DT   U97619.A2
sa1   --   U97619.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_18_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_18_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_18_.CLK
sa1   DT   U97623.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_d_reg_18_.D
sa0   DT   U97623.A1
sa0   --   U97623.A2
sa0   --   U97621.Y
sa1   --   U97621.A
sa1   PT   U97622.B1
sa0   PT   U97622.Y
sa0   --   U97623.B1
sa0   DT   U96527.Y
sa1   --   U96527.A
sa1   --   U96527.B
sa1   DT   U96525.X
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_18_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_18_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_18_.CLK
sa1   DT   U96650.Y
sa0   --   U96650.B
sa0   --   U96650.A
sa0   --   U96649.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_18_.D
sa0   DT   U77890.Y
sa1   --   U77890.A
sa1   DT   U77681.Y
sa0   --   U77681.A
sa0   --   U77965.Y
sa1   DT   U96648.X
sa1   --   U96649.A
sa0   DT   U96648.A
sa0   DT   U96644.Y
sa1   --   U96644.B1
sa1   --   U96643.Y
sa0   --   U96643.B1
sa1   DT   U96607.Y
sa0   --   U96607.B1
sa0   --   U96606.Y
sa1   --   U96606.B1
sa1   --   U59693.Y
sa0   --   U59693.B1
sa0   --   U96604.Y
sa1   --   U96604.B1
sa1   --   U96603.Y
sa0   --   U96603.B1
sa0   DT   U96543.Y
sa1   --   U96543.A
sa1   --   U96543.B
sa1   DT   U96543.Y
sa0   DT   U96543.A
sa1   DT   U96528.Y
sa0   DT   U96528.Y
sa1   --   U96528.A
sa1   --   U96528.B
sa0   DT   U96528.B
sa0   DT   U96528.A
sa1   DT   U53434.Y
sa0   --   U53434.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_25_.Q
sa0   DT   U53434.Y
sa1   --   U53434.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_25_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_25_.CLK
sa0   DT   U96763.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_25_.D
sa1   DT   U96763.Y
sa0   --   U96763.B1
sa0   --   U96762.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_25_.D
sa0   DT   U96763.A2
sa1   DT   U96762.Y
sa0   --   U96762.B
sa0   --   U96762.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_5_.Q
sa1   --   U96763.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_5_.Q
sa1   --   U96762.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_5_.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_5_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_5_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_5_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_5_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_5_.DE
sa1   DT   U96542.Y
sa0   DT   U96542.B
sa0   DT   U52855.Y
sa1   --   U52855.A
sa1   DT   U52855.Y
sa0   --   U52855.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_5_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_5_.Q
sa1   DT   U96714.Y
sa0   --   U96714.B
sa0   --   U96714.A
sa0   --   U96713.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_5_.D
sa0   DT   U96714.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_5_.D
sa0   DT   U77684.Y
sa1   --   U77684.A
sa1   DT   U96713.Y
sa0   --   U96713.B
sa0   --   U96713.A
sa0   --   U96712.X
sa1   --   U96714.B
sa1   DT   U96712.X
sa1   --   U96713.A
sa0   DT   U96710.Y
sa1   --   U96710.B1
sa1   --   U49810.Y
sa0   --   U49810.A
sa0   --   U96712.A
sa1   DT   U47714.Y
sa0   --   U47714.A
sa0   DT   U96593.Y
sa1   --   U96593.B1
sa1   --   U47554.Y
sa0   --   U47554.B1
sa0   DT   U96569.Y
sa1   --   U96569.A
sa1   --   U96569.B
sa0   PT   U96565.B
sa0   DT   U96565.A
sa1   DT   U96565.Y
sa0   DT   U53485.Y
sa1   --   U53485.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_22_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_22_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_22_.CLK
sa1   DT   U96769.Y
sa0   --   U96769.B1
sa0   --   U96768.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_22_.D
sa0   PT   U96769.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_2_.Q
sa1   --   U96768.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_2_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_2_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_2_.CLK
sa1   DT   U57849.X
sa1   DT   U57849.B
sa1   DT   U96540.Y
sa0   --   U96540.B
sa0   --   U96540.A
sa0   DT   U96539.Y
sa1   --   U96539.A
sa1   --   U96539.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_8_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_8_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_8_.CLK
sa1   DT   U96700.Y
sa0   --   U96700.B
sa0   --   U96700.A
sa0   --   U96699.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_8_.D
sa0   DT   U57082.Y
sa1   --   U57082.A
sa1   DT   U96698.X
sa1   --   U96699.A
sa0   DT   U96698.A
sa0   DT   U96686.Y
sa1   --   U96686.B1
sa1   --   U49818.Y
sa0   --   U49818.A
sa1   DT   U47710.Y
sa0   --   U47710.B1
sa0   --   U61241.Y
sa1   --   U61241.A
sa1   DT   U59694.Y
sa0   --   U59694.B1
sa0   DT   U59694.A2
sa0   DT   U96594.Y
sa1   DT   U47233.X
sa1   DT   U47233.B
sa0   DT   U96541.Y
sa1   --   U96541.A
sa1   --   U96541.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_6_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_6_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_6_.CLK
sa1   DT   U96709.Y
sa0   --   U96709.B
sa0   --   U96709.A
sa0   --   U96708.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_6_.D
sa1   DT   U96707.X
sa1   --   U96708.A
sa0   DT   U96707.A
sa0   DT   U61505.Y
sa1   --   U61505.A
sa0   DT   U96706.Y
sa0   --   U96707.B
sa1   DT   U96706.A
sa1   DT   U49982.Y
sa0   --   U49982.A
sa0   DT   U96559.Y
sa1   --   U96559.A
sa1   --   U96559.B
sa0   PT   U96558.B
sa0   DT   U96558.A
sa1   DT   U96558.Y
sa0   DT   U53506.Y
sa1   --   U53506.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_26_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_26_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_26_.CLK
sa1   DT   U96761.Y
sa0   --   U96761.B1
sa0   --   U96760.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_26_.D
sa0   PT   U96761.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_6_.Q
sa1   --   U96760.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_6_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_6_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_6_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_6_.CLK
sa1   DT   U47241.X
sa0   DT   U96597.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_4_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_4_.CLK
sa1   DT   U96718.Y
sa0   --   U96718.B
sa0   --   U96718.A
sa0   --   U96717.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_4_.D
sa1   DT   U96716.Y
sa1   --   U96717.A
sa1   DT   U96716.B
sa0   DT   U96715.Y
sa0   --   U96716.A
sa1   DT   U96715.A
sa1   DT   U49833.Y
sa0   --   U49833.A
sa0   DT   U96546.Y
sa1   --   U96546.A
sa1   --   U96546.B
sa0   PT   U96544.B
sa0   DT   U96544.A
sa1   DT   U96544.Y
sa0   DT   U62362.Y
sa1   --   U62362.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_24_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_24_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_24_.CLK
sa1   DT   U96765.Y
sa0   --   U96765.B1
sa0   --   U96764.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_24_.D
sa0   PT   U96765.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_4_.Q
sa1   --   U96764.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_4_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_4_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_4_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_4_.CLK
sa0   DT   U96595.Y
sa1   DT   U96595.A
sa1   DT   U48561.X
sa1   --   U48561.B
sa1   --   U48561.A
sa0   PT   U96560.B
sa0   DT   U96560.A
sa1   DT   U96560.Y
sa0   DT   U53356.Y
sa1   --   U53356.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_27_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_27_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_27_.CLK
sa1   DT   U96759.Y
sa0   --   U96759.B1
sa0   --   U96758.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_27_.D
sa0   PT   U96759.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_7_.Q
sa1   --   U96758.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_7_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_7_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_7_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_7_.CLK
sa1   DT   U96561.Y
sa0   DT   U52895.Y
sa1   --   U52895.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_7_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_7_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_7_.CLK
sa1   DT   U96705.Y
sa0   --   U96705.B
sa0   --   U96705.A
sa0   --   U96704.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_7_.D
sa1   DT   U96703.Y
sa1   --   U96704.A
sa0   DT   U96701.Y
sa0   --   U96703.A
sa1   DT   U96701.A
sa0   DT   U96598.Y
sa1   DT   U96702.Y
sa0   --   U96702.B1
sa1   --   U96703.B
sa0   DT   U96599.Y
sa1   --   U96599.B1
sa1   --   U50053.Y
sa0   --   U50053.A
sa0   DT   U96697.Y
sa0   --   U96698.B
sa1   DT   U96697.A
sa1   DT   U50102.Y
sa0   --   U50102.A
sa0   DT   U96556.Y
sa1   --   U96556.A
sa1   --   U96556.B
sa0   PT   U96555.B
sa0   DT   U96555.A
sa1   DT   U96555.Y
sa0   DT   U53325.Y
sa1   --   U53325.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_28_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_28_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_28_.CLK
sa1   DT   U96757.Y
sa0   --   U96757.B1
sa0   --   U96756.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_28_.D
sa0   PT   U96757.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_8_.Q
sa1   --   U96756.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_8_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_8_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_8_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_8_.CLK
sa1   DT   U47229.X
sa1   DT   U96538.Y
sa0   --   U96538.B
sa0   --   U96538.A
sa0   DT   U96537.Y
sa1   --   U96537.A
sa1   --   U96537.B
sa1   DT   U96531.Y
sa0   --   U96531.B
sa1   --   U96531.A_N
sa1   DT   U96530.Y
sa0   --   U96530.B
sa0   --   U96530.A
sa0   --   U96530.C
sa0   --   U53668.Y
sa1   --   U53668.A
sa0   --   U61191.Y
sa1   --   U61191.A
sa0   DT   U96529.Y
sa1   --   U96529.A
sa1   --   U96529.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_13_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_13_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_13_.CLK
sa1   DT   U96675.Y
sa0   --   U96675.B
sa0   --   U96675.A
sa0   --   U96674.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_13_.D
sa0   DT   U77951.Y
sa1   --   U77951.A
sa1   DT   U96673.Y
sa1   --   U96674.A
sa1   DT   U96673.B
sa0   DT   U96672.Y
sa0   --   U96673.A
sa1   DT   U96672.A
sa1   DT   U50224.Y
sa0   --   U50224.A
sa0   DT   U96622.Y
sa1   --   U96622.A
sa1   --   U96622.B
sa0   PT   U96620.B
sa0   DT   U96620.A
sa1   DT   U96620.Y
sa0   DT   U53850.Y
sa1   --   U53850.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_33_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_33_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_33_.CLK
sa1   DT   U96747.Y
sa0   --   U96747.B1
sa0   --   U96746.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_33_.D
sa0   PT   U96747.A2
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_13_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_13_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_13_.DE
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_13_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_13_.Q
sa1   --   U96746.B
sa1   DT   U96621.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_14_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_14_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_14_.CLK
sa1   DT   U96671.Y
sa0   --   U96671.B
sa0   --   U96671.A
sa0   --   U96670.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_14_.D
sa1   DT   U96669.X
sa1   --   U96670.A
sa0   DT   U96667.Y
sa1   --   U96667.B1
sa1   --   U50222.Y
sa0   --   U50222.A
sa0   --   U96669.A
sa1   DT   U96661.Y
sa0   --   U96661.B1
sa1   DT   U50076.Y
sa0   --   U50076.A
sa0   DT   U96615.Y
sa1   --   U96615.A
sa1   --   U96615.B
sa0   PT   U96611.B
sa0   DT   U96611.A
sa1   DT   U96611.Y
sa0   DT   U53778.Y
sa1   --   U53778.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_31_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_31_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_31_.CLK
sa1   DT   U70273.Y
sa0   --   U70273.B1
sa0   --   U96750.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_31_.D
sa0   PT   U70273.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_11_.Q
sa1   --   U96750.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_11_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_11_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_11_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_11_.CLK
sa1   DT   U96614.X
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_12_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_12_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_12_.CLK
sa1   DT   U96680.Y
sa0   --   U96680.B
sa0   --   U96680.A
sa0   --   U96679.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_12_.D
sa1   DT   U96678.Y
sa1   --   U96679.A
sa0   DT   U96676.Y
sa0   --   U96678.A
sa1   DT   U96676.A
sa1   DT   U48582.X
sa1   --   U48582.B
sa1   --   U48582.A
sa0   PT   U96616.B
sa0   DT   U96616.A
sa1   DT   U96616.Y
sa0   DT   U62361.Y
sa1   --   U62361.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_32_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_32_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_32_.CLK
sa1   DT   U96749.Y
sa0   --   U96749.B1
sa0   --   U96748.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_32_.D
sa0   PT   U96749.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_12_.Q
sa1   --   U96748.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_12_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_12_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_12_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_12_.CLK
sa1   DT   U57848.X
sa0   DT   U96632.Y
sa1   DT   U96677.Y
sa0   --   U96677.B1
sa1   --   U96678.B
sa0   DT   U48441.Y
sa1   --   U48441.A
sa0   DT   U96631.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_11_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_11_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_11_.CLK
sa1   DT   U96684.Y
sa0   --   U96684.B
sa0   --   U96684.A
sa0   --   U96683.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_11_.D
sa1   DT   U96682.X
sa1   --   U96683.A
sa0   DT   U96682.A
sa0   DT   U96681.Y
sa0   --   U96682.B
sa1   DT   U96681.A
sa0   DT   U96633.Y
sa1   --   U96633.B1
sa1   --   U50095.Y
sa0   --   U50095.A
sa0   DT   U96634.Y
sa0   DT   U96668.Y
sa0   --   U96669.B
sa1   DT   U50352.Y
sa0   --   U50352.A
sa1   --   U96668.A
sa0   DT   U96619.Y
sa1   --   U96619.A
sa1   --   U96619.B
sa0   PT   U96618.B
sa0   DT   U96618.A
sa1   DT   U96618.Y
sa0   DT   U53835.Y
sa1   --   U53835.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_34_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_34_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_34_.CLK
sa1   DT   U96745.Y
sa0   --   U96745.B1
sa0   --   U96744.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_34_.D
sa0   PT   U96745.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_14_.Q
sa1   --   U96744.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_14_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_14_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_14_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_14_.CLK
sa1   DT   U47318.X
sa1   DT   U96536.Y
sa0   --   U96536.B
sa0   --   U96536.A
sa0   DT   U96535.Y
sa1   --   U96535.A
sa1   --   U96535.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_16_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_16_.CLK
sa1   DT   U96660.Y
sa0   --   U96660.B
sa0   --   U96660.A
sa0   --   U96659.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_16_.D
sa1   DT   U96658.Y
sa1   --   U96659.A
sa0   DT   U96656.Y
sa0   --   U96658.A
sa1   DT   U96656.A
sa1   DT   U48673.X
sa1   --   U48673.B
sa1   --   U48673.A
sa1   DT   U47230.X
sa1   DT   U96534.Y
sa0   --   U96534.B
sa0   --   U96534.A
sa0   DT   U96533.Y
sa1   --   U96533.A
sa1   --   U96533.B
sa0   DT   U53723.Y
sa1   --   U53723.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_17_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_17_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_17_.CLK
sa1   DT   U96655.Y
sa0   --   U96655.B
sa0   --   U96655.A
sa0   --   U96654.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_17_.D
sa1   DT   U96653.Y
sa1   --   U96654.A
sa0   DT   U96651.Y
sa0   --   U96653.A
sa1   DT   U50761.Y
sa0   --   U50761.A
sa1   --   U96651.A
sa0   DT   U96610.Y
sa1   --   U96610.A
sa1   --   U96610.B
sa1   DT   U96608.Y
sa0   PT   U96609.B
sa0   DT   U96609.A
sa1   DT   U96609.Y
sa0   DT   U53637.Y
sa1   --   U53637.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_37_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_37_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_37_.CLK
sa1   DT   U96739.Y
sa0   --   U96739.B1
sa0   --   U96738.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_37_.D
sa0   PT   U96739.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_17_.Q
sa1   --   U96738.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_17_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_17_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_17_.CLK
sa0   DT   U96642.Y
sa1   DT   U96652.Y
sa0   --   U96652.B1
sa1   --   U96653.B
sa1   DT   U48653.X
sa1   --   U48653.B
sa1   --   U48653.A
sa0   PT   U96624.B
sa0   DT   U96624.A
sa1   DT   U96624.Y
sa0   DT   U53812.Y
sa1   --   U53812.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_35_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_35_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_35_.CLK
sa1   DT   U96743.Y
sa0   --   U96743.B1
sa0   --   U96742.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_35_.D
sa0   PT   U96743.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_15_.Q
sa1   --   U96742.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_15_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_15_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_15_.CLK
sa1   DT   U96625.Y
sa0   DT   U53817.Y
sa1   --   U53817.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_15_.CLK
sa1   DT   U96666.Y
sa0   --   U96666.B
sa0   --   U96666.A
sa0   --   U96665.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_15_.D
sa1   DT   U96664.X
sa1   --   U96665.A
sa0   DT   U96662.Y
sa1   --   U96662.B1
sa0   --   U96664.A
sa1   DT   U60099.Y
sa0   --   U60099.B1
sa0   DT   U96635.Y
sa0   DT   U96663.Y
sa0   --   U96664.B
sa1   DT   U96663.A
sa0   DT   U96637.Y
sa0   DT   U96641.Y
sa1   --   U96641.B1
sa1   --   U50683.Y
sa0   --   U50683.A
sa1   DT   U96639.Y
sa0   --   U96639.B1
sa0   --   U96638.Y
sa1   --   U96638.B1
sa1   --   U61118.Y
sa0   --   U61118.A
sa0   DT   U96640.Y
sa0   PT   U96628.B
sa0   DT   U96628.A
sa1   DT   U96628.Y
sa0   DT   U53655.Y
sa1   --   U53655.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_36_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_36_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_36_.CLK
sa1   DT   U96741.Y
sa0   --   U96741.B1
sa0   --   U96740.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_36_.D
sa0   PT   U96741.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_16_.Q
sa1   --   U96740.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_16_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_16_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_16_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_16_.CLK
sa1   DT   U96657.Y
sa0   --   U96657.B1
sa0   --   U61336.Y
sa1   --   U61336.A
sa1   --   U96658.B
sa0   DT   U52977.Y
sa1   --   U52977.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_10_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_10_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_10_.CLK
sa1   DT   U96692.Y
sa0   --   U96692.B
sa0   --   U96692.A
sa0   --   U96691.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_10_.D
sa1   DT   U96690.X
sa1   --   U96691.A
sa0   DT   U96688.Y
sa1   --   U96688.B1
sa1   --   U50213.Y
sa0   --   U50213.A
sa0   --   U96690.A
sa1   DT   U57117.Y
sa0   --   U57117.B1
sa0   DT   U96600.Y
sa1   DT   U50214.Y
sa0   --   U50214.A
sa0   DT   U96553.Y
sa1   --   U96553.A
sa1   --   U96553.B
sa0   PT   U96551.B
sa0   DT   U96551.A
sa1   DT   U96551.Y
sa0   DT   U53306.Y
sa1   --   U53306.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_29_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_29_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_29_.CLK
sa1   DT   U96755.Y
sa0   --   U96755.B1
sa0   --   U96754.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_29_.D
sa0   PT   U96755.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_9_.Q
sa1   --   U96754.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_9_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_9_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_9_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_9_.CLK
sa1   DT   U96552.Y
sa0   DT   U53315.Y
sa1   --   U53315.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_9_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_9_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_9_.CLK
sa1   DT   U96696.Y
sa0   --   U96696.B
sa0   --   U96696.A
sa0   --   U96695.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_9_.D
sa1   DT   U96694.Y
sa1   --   U96695.A
sa1   DT   U96694.B
sa0   DT   U96693.Y
sa0   --   U96694.A
sa1   DT   U96693.A
sa0   DT   U96601.Y
sa0   DT   U96689.Y
sa0   --   U96690.B
sa1   DT   U50399.Y
sa0   --   U50399.A
sa1   --   U96689.A
sa0   DT   U96550.Y
sa1   --   U96550.A
sa1   --   U96550.B
sa0   DT   U96548.A
sa1   DT   U96548.Y
sa0   PT   U96548.B
sa0   DT   U53419.Y
sa1   --   U53419.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_30_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_30_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_30_.CLK
sa1   DT   U96753.Y
sa0   --   U96753.B1
sa0   --   U96752.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_30_.D
sa0   PT   U96753.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_10_.Q
sa1   --   U96752.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_10_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_10_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_10_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_10_.CLK
sa1   DT   U96549.X
sa0   DT   U96602.Y
sa1   DT   U96567.Y
sa0   --   U96567.B
sa0   --   U96567.A
sa0   --   U96567.C
sa0   --   U96566.Y
sa1   --   U96566.A
sa1   --   U96566.B
sa0   --   U52849.Y
sa1   --   U52849.A
sa0   DT   U96567.Y
sa1   DT   U96567.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_3_.CLK
sa1   DT   U96723.Y
sa0   --   U96723.B
sa0   --   U96723.A
sa0   --   U96722.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_3_.D
sa1   DT   U96721.Y
sa1   --   U96722.A
sa0   DT   U96719.Y
sa0   --   U96721.A
sa1   DT   U47556.Y
sa0   --   U47556.A
sa1   --   U96719.A
sa0   DT   U96572.Y
sa1   --   U96572.A
sa1   --   U96572.B
sa0   PT   U96570.B
sa0   DT   U96570.A
sa1   DT   U96570.Y
sa0   DT   U53465.Y
sa1   --   U53465.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_23_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_23_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_23_.CLK
sa1   DT   U96767.Y
sa0   --   U96767.B1
sa0   --   U96766.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_23_.D
sa0   PT   U96767.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_3_.Q
sa1   --   U96766.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_3_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_3_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_3_.CLK
sa1   DT   U96571.X
sa1   DT   U96571.B1
sa0   DT   U96591.Y
sa1   DT   U60732.Y
sa0   --   U60732.B1
sa1   --   U96721.B
sa0   DT   U49793.Y
sa1   --   U49793.A
sa1   DT   U96589.Y
sa0   --   U96589.B1
sa0   DT   U96584.Y
sa1   DT   U96582.Y
sa0   DT   U53608.Y
sa1   --   U53608.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_2_.CLK
sa1   DT   U96727.Y
sa0   --   U96727.B
sa0   --   U96727.A
sa0   --   U96726.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_2_.D
sa1   DT   U96725.X
sa1   --   U96726.A
sa0   DT   U96725.A
sa0   DT   U96724.Y
sa0   --   U96725.B
sa1   DT   U49876.Y
sa0   --   U49876.A
sa1   --   U96724.A
sa0   DT   U96590.Y
sa0   DT   U53607.Y
sa1   --   U53607.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_1_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_1_.CLK
sa1   DT   U96731.Y
sa0   --   U96731.B
sa0   --   U96731.A
sa0   --   U96730.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_1_.D
sa1   DT   U96729.X
sa1   --   U96730.A
sa0   DT   U96729.B
sa0   DT   U96728.Y
sa0   --   U96729.A
sa1   DT   U49887.Y
sa0   --   U49887.A
sa1   --   U96728.A
sa0   DT   U96587.Y
sa1   --   U96587.A
sa1   --   U96587.B
sa0   PT   U96585.B
sa0   DT   U96585.A
sa1   DT   U96585.Y
sa0   DT   U53497.Y
sa1   --   U53497.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_21_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_21_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_21_.CLK
sa1   DT   U96771.Y
sa0   --   U96771.B1
sa0   --   U96770.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_21_.D
sa0   PT   U96771.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_1_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_1_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_1_.Q
sa1   --   U96770.B
sa1   DT   U96586.B1
sa1   DT   U96586.X
sa0   DT   U96588.Y
sa0   DT   U96579.Y
sa1   --   U96579.A
sa1   --   U96579.B
sa1   DT   U96578.Y
sa0   --   U96578.B
sa0   --   U96578.A
sa0   --   U96578.C
sa0   --   U52892.Y
sa1   --   U52892.A
sa0   DT   U96577.Y
sa1   --   U96577.A
sa1   --   U96577.B
sa0   DT   U61242.Y
sa1   --   U61242.A
sa0   --   U96582.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_0_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_0_.CLK
sa1   DT   U96733.Y
sa0   --   U96733.B
sa0   --   U96733.A
sa0   --   U96732.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_d_reg_0_.D
sa1   DT   U58411.X
sa1   --   U96732.A
sa1   DT   U50235.X
sa1   --   U50235.B
sa1   --   U50235.A
sa1   --   U58411.A
sa0   PT   U96583.B
sa0   DT   U96583.A
sa1   DT   U96583.Y
sa0   DT   U52834.Y
sa1   --   U52834.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_20_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_20_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_20_.CLK
sa1   DT   U69283.Y
sa0   --   U69283.B1
sa0   --   U96772.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_20_.D
sa0   PT   U69283.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_0_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_0_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_0_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_0_.Q
sa1   --   U96772.B
sa0   DT   U96711.Y
sa0   --   U96712.B
sa1   DT   U96711.Y
sa0   --   U96711.B
sa0   --   U96711.A
sa0   --   U49884.Y
sa1   --   U49884.A
sa1   --   U96712.B
sa1   DT   U49884.Y
sa0   --   U49884.A
sa1   --   U96711.A
sa0   DT   U96647.Y
sa0   --   U96648.B
sa1   DT   U51284.Y
sa0   --   U51284.A
sa1   --   U96647.A
sa0   DT   U96645.Y
sa0   PT   U96526.B
sa0   DT   U96526.A
sa1   DT   U96526.Y
sa0   DT   U53634.Y
sa1   --   U53634.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_38_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_38_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_38_.CLK
sa1   DT   U96737.Y
sa0   --   U96737.B1
sa0   --   U96736.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_38_.D
sa0   PT   U96737.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_18_.Q
sa1   --   U96736.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_18_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_18_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_18_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_d_reg_18_.CLK
sa1   PT   U96820.A
sa1   PT   U96821.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_25_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_25_.CLK
sa1   DT   U51368.Y
sa0   --   U51368.A
sa0   --   U97330.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_25_.D
sa1   PT   U97330.C1
sa1   PT   U97330.B1
sa1   PT   U97330.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_25_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_25_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_25_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_25_.Q
sa1   --   U97330.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_25_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_25_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_25_.CLK
sa0   DT   U96817.A1
sa1   DT   U96817.Y
sa0   --   U96817.C1
sa0   --   U96817.B1
sa0   --   U96816.Y
sa0   --   U96815.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_25_.D
sa0   DT   U96812.Y
sa1   DT   U96812.A
sa1   PT   U96815.A
sa1   PT   U96816.A
sa0   DT   U51378.Y
sa1   --   U51378.A
sa1   --   U97329.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_24_.D
sa1   DT   U51378.Y
sa0   --   U51378.A
sa0   --   U97329.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_24_.D
sa0   DT   U97329.A2
sa0   --   U97329.A1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_24_.Q
sa1   PT   U97329.C1
sa1   PT   U97329.B1
sa1   PT   U97329.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_24_.Q
sa1   --   U97329.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_24_.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_24_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_24_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_24_.Q
sa0   DT   U96811.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_24_.D
sa1   DT   U96811.Y
sa0   --   U96811.B
sa0   --   U96811.A
sa0   --   U96810.Y
sa0   --   U96809.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_24_.D
sa1   DT   U96809.A
sa1   DT   U96809.Y
sa0   --   U96809.B
sa0   --   U96809.A
sa1   --   U96811.A
sa1   DT   U96806.Y
sa0   --   U96806.B
sa0   --   U96806.A
sa0   --   U96806.C
sa0   --   U96804.Y
sa0   --   U96805.Y
sa0   DT   U96806.Y
sa1   DT   U96804.B
sa1   DT   U96804.Y
sa0   --   U96804.B
sa0   --   U96804.A
sa1   --   U96806.A
sa1   DT   U96805.B
sa1   PT   U96810.A1
sa1   DT   U96810.B1
sa0   DT   U51453.Y
sa1   --   U51453.A
sa1   --   U97328.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_23_.D
sa1   DT   U51453.Y
sa0   --   U51453.A
sa0   --   U97328.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_23_.D
sa0   DT   U97328.A2
sa0   --   U97328.A1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_23_.Q
sa1   PT   U97328.C1
sa1   PT   U97328.B1
sa1   PT   U97328.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_23_.Q
sa1   --   U97328.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_23_.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_23_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_23_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_23_.Q
sa0   DT   U96803.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_23_.D
sa1   DT   U96803.Y
sa0   --   U96803.B
sa0   --   U96803.A
sa0   --   U96802.Y
sa0   --   U96801.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_23_.D
sa1   DT   U96801.A
sa1   DT   U96801.Y
sa0   --   U96801.B
sa0   --   U96801.A
sa1   --   U96803.A
sa1   DT   U96797.Y
sa0   --   U96797.C1
sa0   --   U96797.B1
sa0   --   U96796.Y
sa1   --   U96796.B1
sa1   --   U96795.Y
sa0   DT   U96797.A2
sa0   DT   U96797.Y
sa1   DT   U96796.A2
sa0   DT   U96796.A1
sa0   --   U96796.A2
sa1   DT   U96796.Y
sa1   --   U96797.B1
sa0   DT   U96793.Y
sa1   --   U96793.B1
sa0   --   U96795.A1
sa1   DT   U96793.A2
sa0   DT   U96794.Y
sa0   --   U96795.B2
sa1   DT   U96794.B
sa0   DT   U96781.X
sa0   --   U96781.B1
sa0   --   U96781.C1
sa0   --   U96779.Y
sa0   --   U96780.Y
sa0   DT   U96781.A1
sa1   DT   U96779.A1
sa1   DT   U59744.Y
sa0   --   U59744.B1
sa0   --   U57692.Y
sa1   --   U57692.A
sa1   --   U96779.B1
sa0   DT   U59744.A1
sa1   DT   U96780.B
sa1   PT   U96802.A1
sa1   DT   U96802.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_22_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_22_.CLK
sa1   DT   U62450.Y
sa0   --   U62450.A
sa0   --   U97327.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_22_.D
sa1   PT   U97327.C1
sa1   PT   U97327.B1
sa1   PT   U97327.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_22_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_22_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_22_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_22_.Q
sa1   --   U97327.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_22_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_22_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_22_.CLK
sa1   DT   U96792.Y
sa0   --   U96792.B
sa0   --   U96792.A
sa0   --   U96791.Y
sa0   --   U96790.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_22_.D
sa1   DT   U96790.A
sa1   DT   U96786.Y
sa0   --   U96786.B
sa0   --   U96786.A
sa0   --   U96786.C
sa0   --   U96777.Y
sa0   --   U96785.Y
sa1   --   U96785.B1
sa1   --   U96784.Y
sa0   --   U96784.B1
sa0   --   U96783.Y
sa1   DT   U96777.B
sa1   DT   U96785.A2
sa1   DT   U96782.A2
sa0   DT   U96782.Y
sa1   --   U96782.B1
sa0   --   U96784.A3
sa1   DT   U96783.C
sa1   PT   U96791.B1
sa1   PT   U96791.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_21_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_21_.CLK
sa1   DT   U51459.Y
sa0   --   U51459.A
sa0   --   U97326.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_21_.D
sa1   PT   U97326.C1
sa1   PT   U97326.B1
sa1   PT   U97326.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_21_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_21_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_21_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_21_.Q
sa1   --   U97326.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_21_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_21_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_21_.CLK
sa0   DT   U96523.A1
sa1   DT   U96523.Y
sa0   --   U96523.C1
sa0   --   U96523.B1
sa0   --   U96522.Y
sa0   --   U96521.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_21_.D
sa0   DT   U47567.Y
sa1   --   U47567.A
sa1   DT   U96244.Y
sa0   --   U96244.B
sa0   --   U96244.A
sa0   --   U96244.C
sa0   --   U96243.Y
sa1   --   U96243.A
sa1   --   U96243.B
sa0   --   U96242.Y
sa1   --   U96242.A
sa1   --   U96242.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_17_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_17_.CLK
sa1   DT   U96361.Y
sa0   --   U96361.B
sa0   --   U96361.A
sa0   --   U96360.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_17_.D
sa0   DT   U49644.Y
sa1   DT   U47453.COUT
sa1   --   U49644.A
sa1   DT   U47453.SUM
sa1   --   U96352.A
sa1   DT   U47453.B
sa1   --   U96236.Y
sa1   DT   U47453.CI
sa1   --   U96351.X
sa1   --   U96351.B1
sa1   --   U51006.Y
sa0   --   U51006.A
sa1   DT   U47453.A
sa1   --   U47493.X
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_19_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_19_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_19_.CLK
sa1   DT   U96353.Y
sa0   --   U96353.B
sa0   --   U96353.A
sa0   --   U96352.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_19_.D
sa0   PT   U96236.B
sa0   DT   U96236.A
sa0   DT   U52392.Y
sa1   --   U52392.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_59_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_59_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_59_.CLK
sa1   DT   U96436.Y
sa0   --   U96436.B1
sa0   --   U96435.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_59_.D
sa0   PT   U96436.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_19_.Q
sa1   --   U96435.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_19_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_19_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_19_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_19_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_19_.CLK
sa1   DT   U97553.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_19_.D
sa0   DT   U97553.A1
sa0   --   U97553.A2
sa0   PT   U97553.B1
sa0   DT   U97511.Y
sa1   DT   U97510.Y
sa0   DT   U97509.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_16_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_16_.CLK
sa0   DT   U97547.A1
sa0   --   U97547.A2
sa0   --   U97546.Y
sa1   DT   U97547.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_16_.D
sa0   PT   U97547.B1
sa0   DT   U62368.Y
sa1   --   U62368.A
sa1   DT   U97512.Y
sa0   DT   U62367.Y
sa1   --   U62367.A
sa1   DT   U97546.A2
sa1   --   U97546.A1
sa1   DT   U97508.Y
sa0   DT   U97506.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_14_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_14_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_14_.CLK
sa0   DT   U97542.A1
sa0   --   U97542.A2
sa0   --   U97541.Y
sa1   DT   U97542.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_14_.D
sa0   PT   U97542.B1
sa1   DT   U97541.A2
sa1   --   U97541.A1
sa1   DT   U97505.Y
sa0   DT   U97503.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_12_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_12_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_12_.CLK
sa0   DT   U97537.A1
sa0   --   U97537.A2
sa0   --   U97536.Y
sa1   DT   U97537.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_12_.D
sa0   PT   U97537.B1
sa1   DT   U97536.A2
sa1   --   U97536.A1
sa1   DT   U97502.Y
sa0   DT   U97501.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_10_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_10_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_10_.CLK
sa0   DT   U97533.A1
sa0   --   U97533.A2
sa0   --   U97532.Y
sa1   DT   U97533.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_10_.D
sa0   PT   U97533.B1
sa1   DT   U97532.A2
sa1   --   U97532.A1
sa1   DT   U97500.Y
sa0   DT   U97499.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_8_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_8_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_8_.CLK
sa0   DT   U97528.A1
sa0   --   U97528.A2
sa0   --   U97527.Y
sa1   DT   U97528.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_8_.D
sa0   PT   U97528.B1
sa1   DT   U97527.A2
sa1   --   U97527.A1
sa1   DT   U97498.Y
sa0   DT   U97497.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_6_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_6_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_6_.CLK
sa0   DT   U97523.A1
sa0   --   U97523.A2
sa0   --   U97522.Y
sa1   DT   U97523.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_6_.D
sa0   PT   U97523.B1
sa1   DT   U97522.A2
sa1   --   U97522.A1
sa0   DT   U97496.B
sa1   DT   U97496.Y
sa1   DT   U97491.Y
sa0   --   U97491.A
sa0   DT   U97491.Y
sa1   --   U97491.A
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_5_.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_5_.Q
sa1   PT   U98048.B1
sa1   DT   U98048.A2
sa1   --   U98048.A1
sa1   --   U98047.Y
sa0   DT   U98048.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_5_.D
sa0   DT   U98048.A1
sa1   DT   U98048.Y
sa0   --   U98048.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_5_.D
sa0   DT   U98047.Y
sa1   --   U98047.A
sa1   --   U98047.B
sa1   --   U98046.Y
sa0   --   U98048.A2
sa0   DT   U98046.Y
sa1   --   U98046.B1
sa0   --   U98047.B
sa0   DT   U98046.A1
sa0   --   U98046.A2
sa1   DT   U98046.A2
sa0   DT   U97495.Y
sa1   DT   U97494.Y
sa0   DT   U97492.Y
sa1   --   U97492.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_3_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_3_.CLK
sa1   DT   U97519.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_3_.D
sa0   PT   U97519.B
sa0   DT   U97518.Y
sa1   --   U97518.A
sa1   --   U97518.B
sa1   --   U97517.Y
sa0   --   U97519.A
sa0   DT   U97517.A1
sa0   --   U97517.A2
sa0   DT   U97493.Y
sa1   DT   U61678.Y
sa0   --   U61678.A
sa0   DT   U97489.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_1_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_1_.CLK
sa1   DT   U97514.Y
sa0   --   U97514.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_1_.D
sa0   PT   U97514.A1
sa0   DT   U97490.Y
sa0   --   U97514.A2
sa1   DT   U97490.A2
sa1   --   U97490.A1
sa1   --   U97488.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_0_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_0_.CLK
sa1   DT   U98045.Y
sa0   --   U98045.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_0_.D
sa0   PT   U98045.A1
sa0   DT   U98044.Y
sa0   --   U98045.A2
sa0   DT   U98044.A2_N
sa0   --   U98044.A1_N
sa0   DT   U98043.Y
sa1   DT   U98043.B
sa0   DT   U97513.Y
sa1   DT   U97513.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_2_.CLK
sa0   DT   U97516.A1
sa0   --   U97516.A2
sa0   --   U97515.Y
sa1   DT   U97516.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_2_.D
sa0   PT   U97516.B1
sa1   DT   U97515.A2
sa1   --   U97515.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_4_.CLK
sa0   DT   U97521.A1
sa0   --   U97521.A2
sa0   --   U97520.Y
sa1   DT   U97521.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_4_.D
sa0   PT   U97521.B1
sa1   DT   U97520.A2
sa1   --   U97520.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_7_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_7_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_7_.CLK
sa1   DT   U97526.Y
sa0   --   U97526.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_7_.D
sa0   DT   U97525.Y
sa0   --   U97526.A2
sa1   DT   U97525.A2
sa1   --   U97525.A1
sa1   --   U97524.Y
sa0   --   U97524.A
sa1   PT   U97525.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_9_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_9_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_9_.CLK
sa1   DT   U97531.Y
sa0   --   U97531.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_9_.D
sa0   DT   U97530.Y
sa0   --   U97531.A2
sa1   DT   U97530.A2
sa1   --   U97530.A1
sa1   --   U97529.Y
sa0   --   U97529.A
sa1   PT   U97530.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_11_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_11_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_11_.CLK
sa1   DT   U97535.Y
sa0   --   U97535.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_11_.D
sa0   DT   U97534.Y
sa0   --   U97535.A2
sa1   DT   U97534.A2
sa1   --   U97534.A1
sa1   --   U61677.Y
sa0   --   U61677.A
sa1   PT   U97534.B1
sa0   DT   U97504.Y
sa1   --   U97504.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_13_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_13_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_13_.CLK
sa1   DT   U97540.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_13_.D
sa0   PT   U97540.B
sa0   DT   U97539.Y
sa1   --   U97539.A
sa1   --   U97539.B
sa1   --   U97538.Y
sa0   --   U97540.A
sa0   DT   U97538.A1
sa0   --   U97538.A2
sa0   DT   U97507.Y
sa1   --   U97507.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_15_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_15_.CLK
sa1   DT   U97545.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_15_.D
sa0   PT   U97545.B
sa0   DT   U97544.Y
sa1   --   U97544.A
sa1   --   U97544.B
sa1   --   U97543.Y
sa0   --   U97545.A
sa0   DT   U97543.A1
sa0   --   U97543.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_17_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_17_.CLK
sa1   DT   U97550.Y
sa0   --   U97550.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_17_.D
sa1   DT   U97549.A2
sa1   --   U97549.A1
sa1   --   U97548.Y
sa0   --   U97548.A
sa1   PT   U97549.B1
sa0   DT   U97549.Y
sa0   --   U97550.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_18_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_18_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_18_.CLK
sa0   PT   U97552.A
sa1   DT   U97552.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_c_reg_18_.D
sa0   DT   U97551.Y
sa0   --   U97552.B
sa1   DT   U97551.A1
sa1   --   U97551.A2
sa0   PT   U60838.X
sa0   --   U60838.A
sa1   DT   U60838.X
sa1   --   U60838.A
sa1   DT   U96347.Y
sa0   --   U96347.B1
sa0   DT   U96240.Y
sa1   --   U96240.A
sa1   --   U96240.B
sa1   DT   U96238.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_18_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_18_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_18_.CLK
sa1   DT   U96357.Y
sa0   --   U96357.B
sa0   --   U96357.A
sa0   --   U96356.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_18_.D
sa1   DT   U96355.Y
sa1   --   U96356.A
sa1   DT   U96355.B
sa0   DT   U96354.Y
sa0   --   U96355.A
sa1   DT   U96354.A
sa1   DT   U48754.X
sa1   --   U48754.B
sa1   --   U48754.A
sa1   DT   U96348.Y
sa0   PT   U96349.B
sa0   DT   U96349.A
sa1   DT   U96349.Y
sa0   DT   U52161.Y
sa1   --   U52161.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_58_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_58_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_58_.CLK
sa1   DT   U96438.Y
sa0   --   U96438.B1
sa0   --   U96437.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_58_.D
sa0   PT   U96438.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_18_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_18_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_18_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_18_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_18_.Q
sa1   --   U96437.B
sa0   DT   U96350.Y
sa0   DT   U96239.A
sa1   DT   U96239.Y
sa0   PT   U96239.B
sa0   DT   U52180.Y
sa1   --   U52180.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_57_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_57_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_57_.CLK
sa1   DT   U96440.Y
sa0   --   U96440.B1
sa0   --   U96439.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_57_.D
sa0   PT   U96440.A2
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_17_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_17_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_17_.DE
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_17_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_17_.Q
sa1   --   U96439.B
sa0   DT   U96345.Y
sa1   --   U96345.B1
sa1   --   U96344.Y
sa0   --   U96344.B1
sa1   DT   U96308.Y
sa0   --   U96308.B1
sa0   --   U96307.Y
sa1   --   U96307.B1
sa1   --   U96306.Y
sa0   --   U96306.B1
sa0   --   U96305.Y
sa1   --   U96305.B1
sa1   --   U50602.Y
sa0   --   U50602.A
sa0   DT   U96255.Y
sa1   --   U96255.A
sa1   --   U96255.B
sa1   DT   U96255.Y
sa0   DT   U96255.A
sa1   DT   U96241.Y
sa0   DT   U96241.Y
sa1   --   U96241.A
sa1   --   U96241.B
sa0   DT   U96241.B
sa0   DT   U96241.A
sa1   DT   U52167.Y
sa0   --   U52167.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_45_.Q
sa0   DT   U52167.Y
sa1   --   U52167.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_45_.Q
sa0   DT   U96464.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_45_.D
sa1   DT   U96464.Y
sa0   --   U96464.B1
sa0   --   U96463.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_45_.D
sa0   DT   U96464.A2
sa1   DT   U96463.Y
sa0   --   U96463.B
sa0   --   U96463.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_5_.Q
sa1   --   U96464.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_5_.DE
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_5_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_5_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_5_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_5_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_5_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_5_.Q
sa1   --   U96463.B
sa1   DT   U96254.Y
sa0   DT   U96254.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_5_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_5_.Q
sa1   DT   U96415.Y
sa0   --   U96415.B
sa0   --   U96415.A
sa0   --   U96414.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_5_.D
sa0   DT   U96415.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_5_.D
sa1   DT   U96414.Y
sa0   --   U96414.B
sa0   --   U96414.A
sa0   --   U96413.X
sa1   --   U96415.B
sa1   DT   U96413.X
sa1   --   U96414.A
sa0   DT   U96411.Y
sa1   --   U96411.B1
sa1   --   U50130.Y
sa0   --   U50130.A
sa0   --   U96413.A
sa1   DT   U49955.Y
sa0   --   U49955.A
sa0   DT   U96296.Y
sa1   --   U96296.B1
sa1   --   U47607.Y
sa0   --   U47607.B1
sa0   DT   U96277.Y
sa1   --   U96277.A
sa1   --   U96277.B
sa0   PT   U96273.B
sa0   DT   U96273.A
sa1   DT   U96273.Y
sa0   DT   U52657.Y
sa1   --   U52657.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_42_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_42_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_42_.CLK
sa1   DT   U96470.Y
sa0   --   U96470.B1
sa0   --   U96469.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_42_.D
sa0   PT   U96470.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_2_.Q
sa1   --   U96469.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_2_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_2_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_2_.CLK
sa1   DT   U96276.B1
sa1   DT   U96276.X
sa1   DT   U96275.Y
sa0   --   U96275.B
sa0   --   U96275.A
sa0   --   U96275.C
sa0   --   U52424.Y
sa1   --   U52424.A
sa0   --   U52409.Y
sa1   --   U52409.A
sa1   DT   U96275.A
sa0   DT   U96275.Y
sa0   DT   U96274.Y
sa1   --   U96274.A
sa1   --   U96274.B
sa1   DT   U96274.Y
sa0   DT   U96274.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_6_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_6_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_6_.CLK
sa1   DT   U96410.Y
sa0   --   U96410.B
sa0   --   U96410.A
sa0   --   U96409.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_6_.D
sa1   DT   U96408.Y
sa1   --   U96409.A
sa1   DT   U96408.B
sa0   DT   U96407.Y
sa0   --   U96408.A
sa1   DT   U96407.A
sa1   DT   U50354.Y
sa0   --   U50354.A
sa0   DT   U96267.Y
sa1   --   U96267.A
sa1   --   U96267.B
sa0   PT   U96266.B
sa0   DT   U96266.A
sa1   DT   U96266.Y
sa0   DT   U52092.Y
sa1   --   U52092.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_46_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_46_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_46_.CLK
sa1   DT   U96462.Y
sa0   --   U96462.B1
sa0   --   U96461.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_46_.D
sa0   PT   U96462.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_6_.Q
sa1   --   U96461.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_6_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_6_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_6_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_6_.CLK
sa1   DT   U47432.X
sa1   DT   U96252.Y
sa0   --   U96252.B
sa0   --   U96252.A
sa0   DT   U96251.Y
sa1   --   U96251.A
sa1   --   U96251.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_8_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_8_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_8_.CLK
sa1   DT   U96401.Y
sa0   --   U96401.B
sa0   --   U96401.A
sa0   --   U96400.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_8_.D
sa1   DT   U96399.X
sa1   --   U96400.A
sa0   DT   U96399.A
sa0   DT   U96393.Y
sa1   --   U96393.B1
sa1   --   U50131.Y
sa0   --   U50131.A
sa1   DT   U49789.Y
sa0   --   U49789.A
sa0   DT   U96392.Y
sa1   --   U96392.B1
sa0   DT   U96299.A2
sa1   DT   U96299.Y
sa0   --   U96299.B1
sa0   DT   U96297.Y
sa1   DT   U47405.X
sa1   DT   U47405.B
sa0   DT   U96253.Y
sa1   --   U96253.A
sa1   --   U96253.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_4_.CLK
sa1   DT   U96419.Y
sa0   --   U96419.B
sa0   --   U96419.A
sa0   --   U96418.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_4_.D
sa1   DT   U96417.Y
sa1   --   U96418.A
sa1   DT   U96417.B
sa0   DT   U96416.Y
sa0   --   U96417.A
sa1   DT   U96416.A
sa1   DT   U50110.Y
sa0   --   U50110.A
sa0   DT   U96258.Y
sa1   --   U96258.A
sa1   --   U96258.B
sa0   PT   U96256.B
sa0   DT   U96256.A
sa1   DT   U96256.Y
sa0   DT   U52143.Y
sa1   --   U52143.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_44_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_44_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_44_.CLK
sa1   DT   U96466.Y
sa0   --   U96466.B1
sa0   --   U96465.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_44_.D
sa0   PT   U96466.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_4_.Q
sa1   --   U96465.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_4_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_4_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_4_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_4_.CLK
sa1   DT   U96298.A
sa0   DT   U96298.Y
sa1   DT   U48643.X
sa1   --   U48643.B
sa1   --   U48643.A
sa0   PT   U96268.B
sa0   DT   U96268.A
sa1   DT   U96268.Y
sa0   DT   U52118.Y
sa1   --   U52118.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_47_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_47_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_47_.CLK
sa1   DT   U70226.Y
sa0   --   U70226.B1
sa0   --   U96459.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_47_.D
sa0   PT   U70226.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_7_.Q
sa1   --   U96459.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_7_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_7_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_7_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_7_.CLK
sa1   DT   U96269.Y
sa0   DT   U52622.Y
sa1   --   U52622.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_7_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_7_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_7_.CLK
sa1   DT   U96406.Y
sa0   --   U96406.B
sa0   --   U96406.A
sa0   --   U96405.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_7_.D
sa1   DT   U96404.Y
sa1   --   U96405.A
sa0   DT   U96402.Y
sa0   --   U96404.A
sa1   DT   U96402.A
sa0   DT   U96301.Y
sa1   DT   U96403.Y
sa0   --   U96403.B1
sa1   --   U96404.B
sa0   DT   U96300.Y
sa0   DT   U96302.Y
sa1   --   U96302.B1
sa1   --   U50507.Y
sa0   --   U50507.A
sa0   DT   U96398.Y
sa0   --   U96399.B
sa1   DT   U96398.A
sa1   DT   U50561.Y
sa0   --   U50561.A
sa0   DT   U96264.Y
sa1   --   U96264.A
sa1   --   U96264.B
sa0   PT   U96263.B
sa0   DT   U96263.A
sa1   DT   U96263.Y
sa0   DT   U62359.Y
sa1   --   U62359.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_48_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_48_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_48_.CLK
sa1   DT   U96458.Y
sa0   --   U96458.B1
sa0   --   U96457.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_48_.D
sa0   PT   U96458.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_8_.Q
sa1   --   U96457.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_8_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_8_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_8_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_8_.CLK
sa1   DT   U47420.X
sa1   DT   U96250.Y
sa0   --   U96250.B
sa0   --   U96250.A
sa0   DT   U96245.Y
sa1   --   U96245.A
sa1   --   U96245.B
sa0   DT   U96249.Y
sa1   --   U96249.A
sa1   --   U96249.B
sa1   --   U96246.Y
sa0   --   U96246.B
sa0   --   U96246.A
sa0   --   U61189.Y
sa1   --   U61189.A
sa0   --   U59740.Y
sa1   --   U59740.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_10_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_10_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_10_.CLK
sa1   DT   U96390.Y
sa0   --   U96390.B
sa0   --   U96390.A
sa0   --   U96389.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_10_.D
sa1   DT   U96388.X
sa1   --   U96389.A
sa0   DT   U96388.A
sa0   DT   U47626.Y
sa1   --   U47626.A
sa0   DT   U96387.Y
sa0   --   U96388.B
sa1   DT   U96387.A
sa1   DT   U50599.Y
sa0   --   U50599.A
sa0   DT   U96317.Y
sa1   --   U96317.A
sa1   --   U96317.B
sa0   PT   U96316.B
sa0   DT   U96316.A
sa1   DT   U96316.Y
sa0   DT   U52266.Y
sa1   --   U52266.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_50_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_50_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_50_.CLK
sa1   DT   U96454.Y
sa0   --   U96454.B1
sa0   --   U96453.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_50_.D
sa0   PT   U96454.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_10_.Q
sa1   --   U96453.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_10_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_10_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_10_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_10_.CLK
sa1   DT   U59890.X
sa0   DT   U51433.Y
sa1   --   U51433.A
sa1   DT   U96248.Y
sa0   --   U96248.B
sa0   --   U96248.A
sa0   --   U96248.C
sa0   --   U52645.Y
sa1   --   U52645.A
sa0   --   U96247.Y
sa1   --   U96247.A
sa1   --   U96247.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_12_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_12_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_12_.CLK
sa1   DT   U96381.Y
sa0   --   U96381.B
sa0   --   U96381.A
sa0   --   U96380.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_12_.D
sa1   DT   U96379.Y
sa1   --   U96380.A
sa1   DT   U96379.B
sa0   DT   U96378.Y
sa0   --   U96379.A
sa1   DT   U96378.A
sa1   DT   U48645.X
sa1   --   U48645.B
sa1   --   U48645.A
sa0   PT   U96325.B
sa0   DT   U96325.A
sa1   DT   U96325.Y
sa0   DT   U52350.Y
sa1   --   U52350.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_52_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_52_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_52_.CLK
sa1   DT   U96450.Y
sa0   --   U96450.B1
sa0   --   U96449.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_52_.D
sa0   PT   U96450.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_12_.Q
sa1   --   U96449.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_12_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_12_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_12_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_12_.CLK
sa1   DT   U50867.X
sa0   DT   U52637.Y
sa1   --   U52637.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_14_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_14_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_14_.CLK
sa1   DT   U96373.Y
sa0   --   U96373.B
sa0   --   U96373.A
sa0   --   U96372.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_14_.D
sa1   DT   U96371.Y
sa1   --   U96372.A
sa0   DT   U96367.Y
sa0   --   U96371.A
sa1   DT   U50881.Y
sa0   --   U50881.A
sa1   --   U96367.A
sa0   DT   U96321.Y
sa1   --   U96321.A
sa1   --   U96321.B
sa0   PT   U96319.B
sa0   DT   U96319.A
sa1   DT   U96319.Y
sa0   DT   U52294.Y
sa1   --   U52294.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_54_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_54_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_54_.CLK
sa1   DT   U96446.Y
sa0   --   U96446.B1
sa0   --   U96445.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_54_.D
sa0   PT   U96446.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_14_.Q
sa1   --   U96445.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_14_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_14_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_14_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_14_.CLK
sa1   DT   U96320.Y
sa0   DT   U96337.Y
sa1   DT   U96370.Y
sa0   --   U96370.B1
sa1   --   U96371.B
sa0   DT   U96323.Y
sa1   --   U96323.A
sa1   --   U96323.B
sa0   PT   U96322.B
sa0   DT   U96322.A
sa1   DT   U96322.Y
sa0   DT   U52315.Y
sa1   --   U52315.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_53_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_53_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_53_.CLK
sa1   DT   U96448.Y
sa0   --   U96448.B1
sa0   --   U96447.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_53_.D
sa0   PT   U96448.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_13_.Q
sa1   --   U96447.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_13_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_13_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_13_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_13_.CLK
sa1   DT   U51008.X
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_13_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_13_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_13_.CLK
sa1   DT   U96377.Y
sa0   --   U96377.B
sa0   --   U96377.A
sa0   --   U96376.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_13_.D
sa1   DT   U96375.X
sa1   --   U96376.A
sa0   DT   U96375.A
sa0   DT   U96369.Y
sa1   --   U96369.B1
sa1   DT   U60730.Y
sa0   --   U60730.B1
sa1   DT   U48647.X
sa1   --   U48647.B
sa1   --   U48647.A
sa0   DT   U96312.A
sa1   DT   U96312.Y
sa0   PT   U96312.B
sa0   DT   U52250.Y
sa1   --   U52250.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_51_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_51_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_51_.CLK
sa1   DT   U96452.Y
sa0   --   U96452.B1
sa0   --   U96451.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_51_.D
sa0   PT   U96452.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_11_.Q
sa1   --   U96451.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_11_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_11_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_11_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_11_.DE
sa1   DT   U96315.X
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_11_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_11_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_11_.CLK
sa1   DT   U96386.Y
sa0   --   U96386.B
sa0   --   U96386.A
sa0   --   U96385.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_11_.D
sa1   DT   U96384.Y
sa1   --   U96385.A
sa0   DT   U96382.Y
sa0   --   U96384.A
sa1   DT   U96382.A
sa0   DT   U96333.Y
sa1   DT   U96383.Y
sa0   --   U96383.B1
sa1   --   U96384.B
sa0   DT   U96332.Y
sa0   DT   U96334.Y
sa1   --   U96334.B1
sa1   --   U50509.Y
sa0   --   U50509.A
sa1   DT   U50510.Y
sa0   --   U50510.A
sa0   DT   U96335.Y
sa0   DT   U96374.Y
sa0   --   U96375.B
sa1   DT   U50671.Y
sa0   --   U50671.A
sa1   --   U96374.A
sa0   DT   U96336.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_9_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_9_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_9_.CLK
sa1   DT   U96397.Y
sa0   --   U96397.B
sa0   --   U96397.A
sa0   --   U96396.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_9_.D
sa1   DT   U96395.Y
sa1   --   U96396.A
sa0   DT   U96391.Y
sa0   --   U96395.A
sa1   DT   U96391.A
sa1   DT   U48672.X
sa1   --   U48672.B
sa1   --   U48672.A
sa0   PT   U96260.B
sa0   DT   U96260.A
sa1   DT   U96260.Y
sa0   DT   U52322.Y
sa1   --   U52322.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_49_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_49_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_49_.CLK
sa1   DT   U96456.Y
sa0   --   U96456.B1
sa0   --   U96455.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_49_.D
sa0   PT   U96456.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_9_.Q
sa1   --   U96455.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_9_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_9_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_9_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_9_.CLK
sa1   DT   U96262.X
sa0   DT   U96304.Y
sa1   DT   U96394.Y
sa0   --   U96394.B1
sa1   --   U96395.B
sa0   DT   U96303.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_3_.CLK
sa1   DT   U96424.Y
sa0   --   U96424.B
sa0   --   U96424.A
sa0   --   U96423.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_3_.D
sa1   DT   U96422.Y
sa1   --   U96423.A
sa0   DT   U96420.Y
sa0   --   U96422.A
sa1   DT   U47704.Y
sa0   --   U47704.A
sa1   --   U96420.A
sa0   DT   U96280.Y
sa1   --   U96280.A
sa1   --   U96280.B
sa0   PT   U96278.B
sa0   DT   U96278.A
sa1   DT   U96278.Y
sa0   DT   U52548.Y
sa1   --   U52548.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_43_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_43_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_43_.CLK
sa1   DT   U96468.Y
sa0   --   U96468.B1
sa0   --   U96467.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_43_.D
sa0   PT   U96468.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_3_.Q
sa1   --   U96467.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_3_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_3_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_3_.CLK
sa1   DT   U96279.X
sa1   DT   U96279.B1
sa0   DT   U96294.Y
sa1   DT   U96421.Y
sa0   --   U96421.B1
sa1   --   U96422.B
sa0   DT   U50073.Y
sa1   --   U50073.A
sa1   DT   U96292.Y
sa0   --   U96292.B1
sa0   DT   U96288.Y
sa1   DT   U96286.X
sa1   DT   U96286.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_1_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_1_.CLK
sa1   DT   U96432.Y
sa0   --   U96432.B
sa0   --   U96432.A
sa0   --   U96431.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_1_.D
sa1   DT   U96430.X
sa1   --   U96431.A
sa0   DT   U96430.B
sa0   DT   U96429.Y
sa0   --   U96430.A
sa1   DT   U60096.Y
sa0   --   U60096.A
sa1   --   U96429.A
sa0   DT   U96290.Y
sa1   --   U96290.A
sa1   --   U96290.B
sa0   PT   U96289.B
sa0   DT   U96289.A
sa1   DT   U96289.Y
sa0   DT   U52635.Y
sa1   --   U52635.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_41_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_41_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_41_.CLK
sa1   DT   U96472.Y
sa0   --   U96472.B1
sa0   --   U96471.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_41_.D
sa0   PT   U96472.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_1_.Q
sa1   --   U96471.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_1_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_1_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_1_.CLK
sa1   DT   U59891.X
sa1   DT   U59891.B
sa0   DT   U96283.Y
sa1   --   U96283.A
sa1   --   U96283.B
sa1   DT   U96282.Y
sa0   --   U96282.B
sa0   --   U96282.A
sa0   --   U96282.C
sa0   --   U52609.Y
sa1   --   U52609.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_2_.CLK
sa1   DT   U96428.Y
sa0   --   U96428.B
sa0   --   U96428.A
sa0   --   U96427.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_2_.D
sa1   DT   U96426.X
sa1   --   U96427.A
sa0   DT   U96426.A
sa0   DT   U96425.Y
sa0   --   U96426.B
sa1   DT   U50339.Y
sa0   --   U50339.A
sa1   --   U96425.A
sa0   DT   U96293.Y
sa0   DT   U96291.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_0_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_0_.CLK
sa1   DT   U96434.Y
sa0   --   U96434.B
sa0   --   U96434.A
sa0   --   U96433.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_0_.D
sa1   DT   U62629.X
sa1   --   U96433.A
sa1   DT   U50261.X
sa1   --   U50261.B
sa1   --   U50261.A
sa1   --   U62629.A
sa0   PT   U96287.B
sa0   DT   U96287.A
sa1   DT   U96287.Y
sa0   DT   U62194.Y
sa1   --   U62194.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_40_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_40_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_40_.CLK
sa1   DT   U69598.Y
sa0   --   U69598.B1
sa0   --   U96473.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_40_.D
sa0   PT   U69598.A2
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_0_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_0_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_0_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_0_.Q
sa1   --   U96473.B
sa0   DT   U96412.Y
sa0   --   U96413.B
sa1   DT   U96412.Y
sa0   --   U96412.B
sa0   --   U96412.A
sa0   --   U60090.Y
sa1   --   U60090.A
sa1   --   U96413.B
sa1   DT   U60090.Y
sa0   --   U60090.A
sa1   --   U96412.A
sa0   DT   U96311.Y
sa1   --   U96311.A
sa1   --   U96311.B
sa1   DT   U51439.X
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_16_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_16_.CLK
sa1   DT   U96366.Y
sa0   --   U96366.B
sa0   --   U96366.A
sa0   --   U96365.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_16_.D
sa1   DT   U96364.Y
sa1   --   U96365.A
sa0   DT   U96362.Y
sa0   --   U96364.A
sa1   DT   U61335.Y
sa0   --   U61335.A
sa1   --   U96362.A
sa0   DT   U96343.Y
sa0   PT   U96310.B
sa0   DT   U96310.A
sa1   DT   U96310.Y
sa0   DT   U52086.Y
sa1   --   U52086.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_56_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_56_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_56_.CLK
sa1   DT   U96442.Y
sa0   --   U96442.B1
sa0   --   U96441.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_56_.D
sa0   PT   U96442.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_16_.Q
sa1   --   U96441.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_16_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_16_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_16_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_16_.CLK
sa1   DT   U96363.Y
sa0   --   U96363.B1
sa1   --   U96364.B
sa1   DT   U48752.X
sa1   --   U48752.B
sa1   --   U48752.A
sa0   PT   U96328.B
sa0   DT   U96328.A
sa1   DT   U96328.Y
sa0   DT   U62358.Y
sa1   --   U62358.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_55_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_55_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_55_.CLK
sa1   DT   U96444.Y
sa0   --   U96444.B1
sa0   --   U96443.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_55_.D
sa0   PT   U96444.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_15_.Q
sa1   --   U96443.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_15_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_15_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_c_reg_15_.CLK
sa1   DT   U96329.X
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_15_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_15_.CLK
sa1   DT   U96479.Y
sa0   --   U96479.B
sa0   --   U96479.A
sa0   --   U96478.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_c_reg_15_.D
sa1   DT   U96477.Y
sa1   --   U96478.A
sa0   DT   U96475.Y
sa0   --   U96477.A
sa1   DT   U96475.A
sa0   DT   U96341.Y
sa1   DT   U96476.Y
sa0   --   U96476.B1
sa0   --   U60086.Y
sa1   --   U60086.A
sa1   --   U96477.B
sa1   DT   U96340.Y
sa0   --   U96340.B1
sa0   --   U96339.Y
sa1   --   U96339.B1
sa1   --   U96338.Y
sa0   --   U96338.B1
sa0   DT   U96342.Y
sa1   --   U96342.B1
sa1   --   U51007.Y
sa0   --   U51007.A
sa0   DT   U96346.Y
sa1   DT   U96359.X
sa1   --   U96360.A
sa0   DT   U96359.A
sa0   DT   U96358.Y
sa0   --   U96359.B
sa1   DT   U50957.Y
sa0   --   U50957.A
sa1   --   U96358.A
sa0   DT   U61380.Y
sa1   --   U61380.A
sa1   PT   U96521.A
sa1   PT   U96522.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_20_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_20_.CLK
sa1   DT   U51451.Y
sa0   --   U51451.A
sa0   --   U97325.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_20_.D
sa1   PT   U97325.C1
sa1   PT   U97325.B1
sa1   PT   U97325.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_20_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_20_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_20_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_20_.Q
sa1   --   U97325.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_20_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_20_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_20_.CLK
sa0   DT   U96519.A1
sa1   DT   U96519.Y
sa0   --   U96519.C1
sa0   --   U96519.B1
sa0   --   U96518.Y
sa0   --   U96517.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_20_.D
sa0   DT   U96514.Y
sa1   DT   U96514.A
sa1   PT   U96517.A
sa1   PT   U96518.A
sa0   DT   U62449.Y
sa1   --   U62449.A
sa1   --   U97324.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_19_.D
sa1   DT   U62449.Y
sa0   --   U62449.A
sa0   --   U97324.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_19_.D
sa1   PT   U97324.A1
sa0   DT   U97324.A2
sa0   --   U97324.A1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_19_.Q
sa1   PT   U97324.C1
sa1   PT   U97324.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_19_.Q
sa1   --   U97324.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_19_.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_19_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_19_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_19_.Q
sa0   DT   U96513.A1
sa1   DT   U96513.A2
sa1   --   U96513.A1
sa0   DT   U96513.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_19_.D
sa1   DT   U96513.Y
sa0   --   U96513.C1
sa0   --   U96513.B1
sa0   --   U96512.Y
sa0   --   U96511.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_19_.D
sa1   DT   U96508.A2
sa0   DT   U96508.Y
sa1   --   U96508.B1
sa1   --   U61122.Y
sa0   --   U61122.B1
sa0   DT   U96508.A1
sa0   --   U96508.A2
sa1   DT   U96508.Y
sa0   DT   U61122.A2
sa0   DT   U47496.Y
sa1   --   U47496.A
sa1   PT   U96511.A
sa1   DT   U96512.A
sa0   DT   U51578.Y
sa1   --   U51578.A
sa1   --   U97323.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_18_.D
sa1   DT   U51578.Y
sa0   --   U51578.A
sa0   --   U97323.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_18_.D
sa1   PT   U97323.B1
sa0   DT   U97323.A2
sa0   --   U97323.A1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_18_.Q
sa1   PT   U97323.C1
sa1   PT   U97323.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_18_.Q
sa1   --   U97323.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_18_.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_18_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_18_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_18_.Q
sa0   PT   U96506.A2
sa0   DT   U96506.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_18_.D
sa1   DT   U96506.Y
sa0   --   U96506.C1
sa0   --   U96506.B1
sa0   --   U96505.Y
sa0   --   U96504.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_18_.D
sa1   DT   U96501.Y
sa0   --   U96501.C1
sa0   --   U96501.B1
sa0   --   U96500.Y
sa1   --   U96500.B1
sa1   --   U96499.Y
sa0   --   U96499.B1
sa0   --   U96498.Y
sa0   DT   U96501.A1
sa0   DT   U96501.Y
sa0   DT   U61381.Y
sa1   --   U61381.A
sa1   DT   U96500.A2
sa0   DT   U96500.A1
sa0   --   U96500.A2
sa1   DT   U96500.Y
sa1   --   U96501.B1
sa1   DT   U96497.A2
sa0   DT   U96497.Y
sa1   --   U96497.B1
sa0   --   U96499.A2
sa1   DT   U96498.C
sa1   DT   U96484.A1
sa0   DT   U96484.Y
sa1   DT   U96483.Y
sa0   --   U96483.B
sa0   --   U96483.A
sa0   --   U96483.C
sa0   --   U96481.X
sa0   --   U96482.Y
sa1   --   U96484.B1
sa0   DT   U96481.A1
sa0   --   U96481.A2
sa0   --   U53784.Y
sa1   --   U53784.A
sa0   --   U96480.Y
sa1   DT   U96480.B
sa1   DT   U96482.B
sa1   DT   U96504.A
sa1   DT   U96505.B
sa1   DT   U96505.Y
sa0   --   U96505.B
sa0   --   U96505.A
sa1   --   U96506.C1
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_17_.CLK
sa1   DT   U51551.Y
sa0   --   U51551.A
sa0   --   U97322.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_17_.D
sa1   PT   U97322.C1
sa1   PT   U97322.B1
sa1   PT   U97322.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_17_.Q
sa1   --   U97322.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_17_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_17_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_17_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_17_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_17_.CLK
sa0   PT   U96496.A2
sa1   DT   U96496.Y
sa0   --   U96496.C1
sa0   --   U96496.B1
sa0   --   U96495.Y
sa0   --   U96494.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_17_.D
sa1   DT   U96491.Y
sa0   --   U96491.B
sa0   --   U96491.A
sa0   --   U96491.C
sa0   --   U96485.Y
sa0   --   U96490.Y
sa1   --   U96490.B1
sa1   --   U96489.Y
sa0   --   U96489.B1
sa0   --   U96488.Y
sa1   DT   U96485.B
sa1   DT   U96490.A3
sa1   DT   U96486.A2
sa0   DT   U96486.Y
sa1   --   U96486.B1
sa0   --   U96489.A1
sa1   DT   U96488.C
sa1   PT   U96494.A
sa1   DT   U96495.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_16_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_16_.CLK
sa1   DT   U51544.Y
sa0   --   U51544.A
sa0   --   U97321.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_16_.D
sa1   PT   U97321.C1
sa1   PT   U97321.B1
sa1   PT   U97321.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_16_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_16_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_16_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_16_.Q
sa1   --   U97321.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_16_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_16_.CLK
sa0   DT   U96235.A1
sa1   DT   U96235.Y
sa0   --   U96235.C1
sa0   --   U96235.B1
sa0   --   U96234.Y
sa0   --   U96233.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_16_.D
sa0   DT   U47659.Y
sa1   --   U47659.A
sa1   DT   U95940.Y
sa0   --   U95940.B
sa0   --   U95940.A
sa0   --   U95940.C
sa0   DT   U48773.Y
sa1   --   U48773.A
sa1   DT   U95939.Y
sa0   --   U95939.B
sa0   --   U95939.A
sa0   --   U95939.C
sa0   DT   U53346.Y
sa1   --   U53346.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_19_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_19_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_19_.CLK
sa1   DT   U96060.Y
sa0   --   U96060.B
sa0   --   U96060.A
sa0   --   U96059.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_19_.D
sa1   DT   U47461.SUM
sa1   --   U96059.A
sa1   DT   U47461.B
sa1   --   U95934.Y
sa1   DT   U47461.COUT
sa1   --   U47460.A
sa1   DT   U47461.CI
sa1   --   U96058.X
sa1   --   U96058.B1
sa1   --   U60085.Y
sa0   --   U60085.B1
sa1   DT   U47461.A
sa1   --   U47489.X
sa0   PT   U95934.B
sa0   DT   U95934.A
sa0   DT   U53185.Y
sa1   --   U53185.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_79_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_79_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_79_.CLK
sa1   DT   U96145.Y
sa0   --   U96145.B1
sa0   --   U96144.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_79_.D
sa0   PT   U96145.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_19_.Q
sa1   --   U96144.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_19_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_19_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_19_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_19_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_19_.CLK
sa1   DT   U97487.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_19_.D
sa0   DT   U97487.A1
sa0   --   U97487.A2
sa0   PT   U97487.B1
sa0   DT   U97442.Y
sa1   DT   U97441.Y
sa0   DT   U97440.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_16_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_16_.CLK
sa0   DT   U97481.A1
sa0   --   U97481.A2
sa0   --   U97480.Y
sa1   DT   U97481.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_16_.D
sa0   PT   U97481.B1
sa0   DT   U97452.Y
sa1   --   U97452.A
sa1   DT   U97444.Y
sa0   DT   U97443.Y
sa1   --   U97443.A
sa1   DT   U97480.A2
sa1   --   U97480.A1
sa1   DT   U97439.Y
sa0   DT   U97437.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_14_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_14_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_14_.CLK
sa0   DT   U97476.A1
sa0   --   U97476.A2
sa0   --   U97475.Y
sa1   DT   U97476.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_14_.D
sa0   PT   U97476.B1
sa1   DT   U97475.A2
sa1   --   U97475.A1
sa1   DT   U97436.Y
sa0   DT   U97435.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_12_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_12_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_12_.CLK
sa0   DT   U97471.A1
sa0   --   U97471.A2
sa0   --   U97470.Y
sa1   DT   U97471.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_12_.D
sa0   PT   U97471.B1
sa1   DT   U97470.A2
sa1   --   U97470.A1
sa1   DT   U97434.Y
sa0   DT   U97433.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_10_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_10_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_10_.CLK
sa0   DT   U97466.A1
sa0   --   U97466.A2
sa0   --   U97465.Y
sa1   DT   U97466.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_10_.D
sa0   PT   U97466.B1
sa1   DT   U97465.A2
sa1   --   U97465.A1
sa1   DT   U97432.Y
sa0   DT   U97431.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_8_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_8_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_8_.CLK
sa0   DT   U97461.A1
sa0   --   U97461.A2
sa0   --   U97460.Y
sa1   DT   U97461.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_8_.D
sa0   PT   U97461.B1
sa1   DT   U97460.A2
sa1   --   U97460.A1
sa1   DT   U97430.Y
sa0   DT   U97428.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_6_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_6_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_6_.CLK
sa0   DT   U97456.A1
sa0   --   U97456.A2
sa0   --   U97455.Y
sa1   DT   U97456.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_6_.D
sa0   PT   U97456.B1
sa1   DT   U97455.A2
sa1   --   U97455.A1
sa0   DT   U97427.B
sa1   DT   U97427.Y
sa1   DT   U97423.Y
sa0   --   U97423.A
sa0   DT   U97423.Y
sa1   --   U97423.A
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_5_.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_5_.Q
sa0   DT   U98054.A1
sa0   DT   U98054.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_5_.D
sa1   DT   U98054.Y
sa0   --   U98054.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_5_.D
sa1   PT   U98054.B1
sa1   DT   U98054.A2
sa1   --   U98054.A1
sa1   --   U98053.Y
sa0   DT   U98053.Y
sa1   --   U98053.A
sa1   --   U98053.B
sa1   --   U98052.Y
sa0   --   U98054.A2
sa0   DT   U98052.Y
sa1   --   U98052.B1
sa0   --   U98053.B
sa0   DT   U98052.A1
sa0   --   U98052.A2
sa1   DT   U98052.A2
sa0   DT   U97426.Y
sa1   DT   U97425.Y
sa0   DT   U61500.Y
sa1   --   U61500.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_3_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_3_.CLK
sa1   DT   U97451.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_3_.D
sa0   PT   U97451.B
sa0   DT   U97450.Y
sa1   --   U97450.A
sa1   --   U97450.B
sa1   --   U97449.Y
sa0   --   U97451.A
sa0   DT   U97449.A1
sa0   --   U97449.A2
sa0   DT   U97424.Y
sa1   DT   U61679.Y
sa0   --   U61679.A
sa0   DT   U97421.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_1_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_1_.CLK
sa0   PT   U97446.A1
sa1   DT   U97446.Y
sa0   --   U97446.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_1_.D
sa0   DT   U97422.Y
sa0   --   U97446.A2
sa1   DT   U97422.A2
sa1   --   U97422.A1
sa1   --   U97420.Y
sa1   DT   U97201.C
sa0   DT   U97201.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_Queue__T_1_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_Queue__T_1_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_Queue__T_1_reg.CLK
sa1   DT   U98370.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_Queue__T_1_reg.D
sa0   PT   U98370.A
sa0   DT   U98369.Y
sa1   --   U98369.A
sa1   --   U98369.B
sa1   --   U98368.Y
sa0   --   U98368.B1
sa0   --   U98370.B
sa1   DT   U98311.Y
sa1   DT   U98311.B1_N
sa0   DT   U98368.A2
sa1   DT   U98327.Y
sa0   --   U98327.B
sa0   --   U98327.A
sa0   PT   U98326.Y
sa1   --   U98326.C
sa1   --   U98326.A
sa1   --   U98326.B
sa1   --   U98325.Y
sa0   --   U98325.B1
sa1   DT   U98314.Y
sa0   --   U98314.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_0_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_0_.CLK
sa0   PT   U98349.A
sa1   PT   U98349.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_0_.D
sa0   DT   U98348.Y
sa0   --   U98349.B
sa1   DT   U98348.A2
sa1   --   U98348.A1
sa1   DT   U98344.Y
sa0   DT   U61330.Y
sa1   --   U61330.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_maybe_full_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_maybe_full_reg.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_maybe_full_reg.CLK
sa1   DT   U98359.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_maybe_full_reg.D
sa1   DT   U98329.Y
sa0   DT   U98329.B
sa0   DT   U98328.Y
sa0   DT   U98317.A2
sa1   DT   U98317.Y
sa0   --   U98317.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_2_.CLK
sa0   PT   U98337.A
sa1   DT   U98337.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_2_.D
sa0   DT   U98336.Y
sa0   --   U98337.B
sa1   DT   U98336.A2
sa1   --   U98336.A1
sa1   DT   U98331.Y
sa0   DT   U98310.Y
sa1   --   U98310.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_1_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_1_.CLK
sa0   PT   U98332.B1
sa1   DT   U98332.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_1_.D
sa0   DT   U98332.A1
sa0   --   U98332.A2
sa0   DT   U98330.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_0_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_0_.CLK
sa0   PT   U98334.A
sa1   DT   U98334.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_0_.D
sa0   DT   U98333.Y
sa0   --   U98334.B
sa1   DT   U98333.A2
sa1   --   U98333.A1
sa0   DT   U98335.Y
sa0   DT   U98315.Y
sa1   --   U98315.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_2_.CLK
sa0   PT   U98352.A
sa1   DT   U98352.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_2_.D
sa0   DT   U98351.Y
sa0   --   U98352.B
sa1   DT   U98351.A2
sa1   --   U98351.A1
sa1   DT   U98346.Y
sa0   DT   U98312.Y
sa1   --   U98312.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_1_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_1_.CLK
sa0   PT   U98347.B1
sa1   DT   U98347.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_1_.D
sa0   DT   U98347.A1
sa0   --   U98347.A2
sa0   DT   U98345.Y
sa0   DT   U98350.Y
sa0   DT   U98316.Y
sa1   DT   U98316.A
sa1   DT   U98324.A1
sa1   --   U98324.A2
sa0   DT   U98324.Y
sa0   DT   U98320.B2
sa1   DT   U98320.Y
sa0   DT   U98320.A2
sa1   DT   U98319.X
sa1   DT   U98319.A
sa1   DT   U98319.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_4_.CLK
sa1   DT   U98341.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_4_.D
sa0   DT   U62373.Y
sa1   --   U62373.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_3_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_3_.CLK
sa0   PT   U98339.B1
sa1   DT   U98339.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_1_reg_3_.D
sa0   DT   U98339.A1
sa0   --   U98339.A2
sa1   PT   U98340.B1
sa0   DT   U98340.Y
sa0   --   U98341.B1
sa1   DT   U98340.A2
sa1   --   U98340.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_4_.CLK
sa1   DT   U98356.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_4_.D
sa0   DT   U98321.Y
sa1   --   U98321.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_3_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_3_.CLK
sa0   PT   U98354.B1
sa1   DT   U98354.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_hqb_fq_value_reg_3_.D
sa0   DT   U98354.A1
sa0   --   U98354.A2
sa1   PT   U98355.B1
sa0   DT   U98355.Y
sa0   --   U98356.B1
sa1   DT   U98355.A2
sa1   --   U98355.A1
sa0   DT   U98322.A2
sa1   DT   U98322.Y
sa1   --   U98322.B1_N
sa1   DT   U98313.A1
sa1   --   U98313.A2
sa0   DT   U98313.Y
sa0   PT   U98318.Y
sa1   --   U98318.A
sa1   PT   U98358.B1
sa0   PT   U98358.Y
sa0   --   U98359.B1
sa1   DT   U98358.A2
sa1   --   U98358.A1
sa0   DT   U98343.Y
sa1   DT   U98343.C
sa0   PT   U98343.A_N
sa0   DT   U61502.Y
sa1   --   U61502.A
sa0   --   U98314.A2
sa0   PT   U98325.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_0_.CLK
sa1   DT   U98051.Y
sa0   --   U98051.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_0_.D
sa0   PT   U98051.A1
sa0   DT   U98050.Y
sa0   --   U98051.A2
sa0   DT   U98050.A2_N
sa0   --   U98050.A1_N
sa0   DT   U98049.Y
sa1   DT   U98049.B
sa0   DT   U97445.Y
sa1   DT   U97445.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_2_.CLK
sa1   DT   U97448.Y
sa0   --   U97448.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_2_.D
sa0   PT   U97448.A1
sa0   DT   U97447.Y
sa0   --   U97448.A2
sa1   DT   U97447.A2
sa1   --   U97447.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_4_.CLK
sa0   DT   U97454.A1
sa0   --   U97454.A2
sa0   --   U97453.Y
sa1   DT   U97454.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_4_.D
sa0   PT   U97454.B1
sa1   DT   U97453.A2
sa1   --   U97453.A1
sa0   DT   U97429.Y
sa1   --   U97429.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_7_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_7_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_7_.CLK
sa1   DT   U97459.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_7_.D
sa0   PT   U97459.B
sa0   DT   U97458.Y
sa1   --   U97458.A
sa1   --   U97458.B
sa1   --   U97457.Y
sa0   --   U97459.A
sa0   DT   U97457.A1
sa0   --   U97457.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_9_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_9_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_9_.CLK
sa1   DT   U97464.Y
sa0   --   U97464.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_9_.D
sa0   DT   U97463.Y
sa0   --   U97464.A2
sa1   DT   U97463.A2
sa1   --   U97463.A1
sa1   --   U97462.Y
sa0   --   U97462.A
sa1   PT   U97463.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_11_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_11_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_11_.CLK
sa1   DT   U97469.Y
sa0   --   U97469.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_11_.D
sa0   DT   U97468.Y
sa0   --   U97469.A2
sa1   DT   U97468.A2
sa1   --   U97468.A1
sa1   --   U97467.Y
sa0   --   U97467.A
sa1   PT   U97468.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_13_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_13_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_13_.CLK
sa1   DT   U97474.Y
sa0   --   U97474.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_13_.D
sa0   DT   U97473.Y
sa0   --   U97474.A2
sa1   DT   U97473.A2
sa1   --   U97473.A1
sa1   --   U97472.Y
sa0   --   U97472.A
sa1   PT   U97473.B1
sa0   DT   U97438.Y
sa1   --   U97438.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_15_.CLK
sa1   DT   U97479.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_15_.D
sa0   PT   U97479.B
sa0   DT   U97478.Y
sa1   --   U97478.A
sa1   --   U97478.B
sa1   --   U97477.Y
sa0   --   U97479.A
sa0   DT   U97477.A1
sa0   --   U97477.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_17_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_17_.CLK
sa1   DT   U97484.Y
sa0   --   U97484.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_17_.D
sa0   DT   U97483.Y
sa0   --   U97484.A2
sa1   DT   U97483.A2
sa1   --   U97483.A1
sa1   --   U97482.Y
sa0   --   U97482.A
sa1   PT   U97483.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_18_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_18_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_18_.CLK
sa1   DT   U97486.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_b_reg_18_.D
sa0   PT   U97486.A
sa0   DT   U97485.Y
sa0   --   U97486.B
sa1   DT   U97485.A1
sa1   --   U97485.A2
sa1   DT   U96034.Y
sa0   --   U96034.B1
sa0   --   U96033.Y
sa1   --   U96033.B1
sa1   --   U59691.Y
sa0   --   U59691.B1
sa0   --   U96031.Y
sa1   --   U96031.B1
sa1   --   U96030.Y
sa0   --   U96030.B1
sa0   DT   U95947.Y
sa1   --   U95947.A
sa1   --   U95947.B
sa1   DT   U95947.Y
sa0   DT   U95947.A
sa1   DT   U95935.Y
sa0   DT   U95935.Y
sa1   --   U95935.A
sa1   --   U95935.B
sa0   DT   U95935.B
sa0   DT   U95935.A
sa1   DT   U52956.Y
sa0   --   U52956.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_65_.Q
sa0   DT   U52956.Y
sa1   --   U52956.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_65_.Q
sa0   DT   U96173.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_65_.D
sa1   DT   U96173.Y
sa0   --   U96173.B1
sa0   --   U96172.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_65_.D
sa0   DT   U96173.A2
sa1   DT   U96172.Y
sa0   --   U96172.B
sa0   --   U96172.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_5_.Q
sa1   --   U96173.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_5_.Q
sa1   --   U96172.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_5_.DE
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_5_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_5_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_5_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_5_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_5_.CLK
sa0   DT   U95946.B
sa1   DT   U95946.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_5_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_5_.Q
sa1   DT   U96128.Y
sa0   --   U96128.B
sa0   --   U96128.A
sa0   --   U96127.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_5_.D
sa0   DT   U96128.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_5_.D
sa0   DT   U47460.Y
sa1   DT   U96127.Y
sa0   --   U96127.B
sa0   --   U96127.A
sa0   --   U96126.Y
sa1   --   U96128.B
sa1   DT   U96126.Y
sa1   --   U96127.A
sa1   DT   U96126.B
sa0   DT   U96125.Y
sa0   --   U96126.A
sa1   DT   U96125.A
sa1   DT   U96125.Y
sa0   --   U96125.B
sa0   --   U96125.A
sa1   --   U96126.A
sa1   DT   U50047.Y
sa0   --   U50047.A
sa0   DT   U50047.Y
sa1   --   U50047.A
sa0   DT   U96015.Y
sa1   DT   U96015.A
sa1   DT   U48492.Y
sa0   --   U48492.A
sa0   DT   U96014.Y
sa1   --   U96014.B1
sa1   --   U47619.Y
sa0   --   U47619.B1
sa0   DT   U95987.Y
sa1   --   U95987.A
sa1   --   U95987.B
sa0   PT   U95985.B
sa0   DT   U95985.A
sa1   DT   U95985.Y
sa0   DT   U52923.Y
sa1   --   U52923.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_64_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_64_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_64_.CLK
sa1   DT   U96175.Y
sa0   --   U96175.B1
sa0   --   U96174.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_64_.D
sa0   PT   U96175.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_4_.Q
sa1   --   U96174.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_4_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_4_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_4_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_4_.DE
sa1   DT   U47434.X
sa1   DT   U47434.B
sa0   DT   U95945.Y
sa1   --   U95945.A
sa1   --   U95945.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_6_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_6_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_6_.CLK
sa1   DT   U96124.Y
sa0   --   U96124.B
sa0   --   U96124.A
sa0   --   U96123.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_6_.D
sa1   DT   U96122.X
sa1   --   U96123.A
sa0   DT   U96122.A
sa0   DT   U96116.Y
sa1   --   U96116.B1
sa1   --   U50048.Y
sa0   --   U50048.A
sa1   DT   U96116.A1
sa0   DT   U96121.Y
sa0   --   U96122.B
sa1   DT   U96121.A
sa1   DT   U50170.Y
sa0   --   U50170.A
sa0   DT   U95949.Y
sa1   --   U95949.A
sa1   --   U95949.B
sa0   PT   U95948.B
sa0   DT   U95948.A
sa1   DT   U95948.Y
sa0   DT   U52840.Y
sa1   --   U52840.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_66_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_66_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_66_.CLK
sa1   DT   U96171.Y
sa0   --   U96171.B1
sa0   --   U96170.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_66_.D
sa0   PT   U96171.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_6_.Q
sa1   --   U96170.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_6_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_6_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_6_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_6_.CLK
sa1   DT   U47478.X
sa1   DT   U95944.Y
sa0   --   U95944.B
sa0   --   U95944.A
sa0   DT   U50544.Y
sa1   --   U50544.A
sa1   --   U50544.B
sa1   DT   U95936.Y
sa0   --   U95936.B
sa0   --   U95936.A
sa0   DT   U53447.Y
sa1   --   U53447.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_8_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_8_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_8_.CLK
sa1   DT   U96114.Y
sa0   --   U96114.B
sa0   --   U96114.A
sa0   --   U96113.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_8_.D
sa1   DT   U96112.X
sa1   --   U96113.A
sa0   DT   U96112.A
sa0   DT   U49688.Y
sa1   --   U49688.A
sa1   DT   U96080.Y
sa0   --   U96080.B1
sa0   --   U59889.Y
sa1   --   U59889.A
sa1   DT   U96019.Y
sa0   --   U96019.B1
sa0   --   U96018.Y
sa1   --   U96018.B1
sa1   --   U50209.Y
sa0   --   U50209.A
sa1   DT   U48604.X
sa1   --   U48604.B
sa1   --   U48604.A
sa0   PT   U95950.B
sa0   DT   U95950.A
sa1   DT   U95950.Y
sa0   DT   U52875.Y
sa1   --   U52875.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_67_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_67_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_67_.CLK
sa1   DT   U96169.Y
sa0   --   U96169.B1
sa0   --   U96168.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_67_.D
sa0   PT   U96169.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_7_.Q
sa1   --   U96168.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_7_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_7_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_7_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_7_.CLK
sa1   DT   U95952.Y
sa1   DT   U95943.Y
sa0   --   U95943.B
sa0   --   U95943.A
sa0   DT   U95941.Y
sa1   --   U95941.A
sa1   --   U95941.B
sa1   DT   U95938.Y
sa0   --   U95938.B
sa0   --   U95938.A
sa0   --   U95938.C
sa0   DT   U95937.Y
sa1   --   U95937.A
sa1   --   U95937.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_14_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_14_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_14_.CLK
sa1   DT   U96087.Y
sa0   --   U96087.B
sa0   --   U96087.A
sa0   --   U96086.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_14_.D
sa1   DT   U96085.X
sa1   --   U96086.A
sa0   DT   U96083.Y
sa1   --   U96083.B1
sa1   --   U50361.Y
sa0   --   U50361.A
sa0   --   U96085.A
sa1   DT   U96082.Y
sa0   --   U96082.B1
sa0   --   U50148.Y
sa1   --   U50148.A
sa0   DT   U95971.Y
sa1   --   U95971.A
sa1   --   U95971.B
sa0   PT   U95966.B
sa0   DT   U95966.A
sa1   DT   U95966.Y
sa0   DT   U53649.Y
sa1   --   U53649.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_72_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_72_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_72_.CLK
sa1   DT   U96159.Y
sa0   --   U96159.B1
sa0   --   U96158.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_72_.D
sa0   PT   U96159.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_12_.Q
sa1   --   U96158.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_12_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_12_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_12_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_12_.CLK
sa1   DT   U95970.Y
sa0   DT   U53331.Y
sa1   --   U53331.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_12_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_12_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_12_.CLK
sa1   DT   U96096.Y
sa0   --   U96096.B
sa0   --   U96096.A
sa0   --   U96095.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_12_.D
sa1   DT   U96094.X
sa1   --   U96095.A
sa0   DT   U96092.Y
sa1   --   U96092.B1
sa1   --   U50194.Y
sa0   --   U50194.A
sa0   --   U96094.A
sa1   DT   U48452.Y
sa0   --   U48452.A
sa0   DT   U96081.Y
sa1   --   U96081.B1
sa1   --   U50055.Y
sa0   --   U50055.A
sa0   DT   U95957.Y
sa1   --   U95957.A
sa1   --   U95957.B
sa0   PT   U95955.B
sa0   DT   U95955.A
sa1   DT   U95955.Y
sa0   DT   U62356.Y
sa1   --   U62356.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_70_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_70_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_70_.CLK
sa1   DT   U96163.Y
sa0   --   U96163.B1
sa0   --   U96162.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_70_.D
sa0   PT   U96163.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_10_.Q
sa1   --   U96162.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_10_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_10_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_10_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_10_.CLK
sa1   DT   U57846.X
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_10_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_10_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_10_.CLK
sa1   DT   U96106.Y
sa0   --   U96106.B
sa0   --   U96106.A
sa0   --   U96105.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_10_.D
sa1   DT   U96104.X
sa1   --   U96105.A
sa0   DT   U96102.Y
sa1   --   U96102.B1
sa1   --   U50364.Y
sa0   --   U50364.A
sa0   --   U96104.A
sa1   DT   U96101.Y
sa0   --   U96101.B1
sa0   DT   U95964.Y
sa1   --   U95964.A
sa1   --   U95964.B
sa0   PT   U95962.B
sa0   DT   U95962.A
sa1   DT   U95962.Y
sa0   DT   U53736.Y
sa1   --   U53736.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_68_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_68_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_68_.CLK
sa1   DT   U96167.Y
sa0   --   U96167.B1
sa0   --   U96166.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_68_.D
sa0   PT   U96167.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_8_.Q
sa1   --   U96166.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_8_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_8_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_8_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_8_.CLK
sa1   DT   U95963.Y
sa0   DT   U96020.Y
sa1   DT   U50366.Y
sa0   --   U50366.A
sa0   DT   U95960.Y
sa1   --   U95960.A
sa1   --   U95960.B
sa0   PT   U95958.B
sa0   DT   U95958.A
sa1   DT   U95958.Y
sa0   DT   U53590.Y
sa1   --   U53590.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_69_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_69_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_69_.CLK
sa1   DT   U96165.Y
sa0   --   U96165.B1
sa0   --   U96164.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_69_.D
sa0   PT   U96165.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_9_.Q
sa1   --   U96164.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_9_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_9_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_9_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_9_.DE
sa1   DT   U95959.X
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_9_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_9_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_9_.CLK
sa1   DT   U96110.Y
sa0   --   U96110.B
sa0   --   U96110.A
sa0   --   U96109.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_9_.D
sa1   DT   U96108.Y
sa1   --   U96109.A
sa1   DT   U96108.B
sa0   DT   U96107.Y
sa0   --   U96108.A
sa1   DT   U96107.A
sa0   DT   U96021.Y
sa0   DT   U96103.Y
sa0   --   U96104.B
sa1   DT   U50365.Y
sa0   --   U50365.A
sa1   --   U96103.A
sa0   DT   U96022.Y
sa1   DT   U50196.Y
sa0   --   U50196.A
sa0   DT   U96024.Y
sa1   --   U96024.B1
sa1   --   U59596.Y
sa0   --   U59596.B1
sa1   DT   U61334.Y
sa0   --   U61334.A
sa0   DT   U95974.Y
sa1   --   U95974.A
sa1   --   U95974.B
sa0   PT   U95972.B
sa0   DT   U95972.A
sa1   DT   U95972.Y
sa0   DT   U53631.Y
sa1   --   U53631.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_71_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_71_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_71_.CLK
sa1   DT   U96161.Y
sa0   --   U96161.B1
sa0   --   U96160.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_71_.D
sa0   PT   U96161.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_11_.Q
sa1   --   U96160.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_11_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_11_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_11_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_11_.CLK
sa1   DT   U95973.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_13_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_13_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_13_.CLK
sa1   DT   U96091.Y
sa0   --   U96091.B
sa0   --   U96091.A
sa0   --   U96090.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_13_.D
sa1   DT   U96089.Y
sa1   --   U96090.A
sa1   DT   U96089.B
sa0   DT   U96088.Y
sa0   --   U96089.A
sa1   DT   U96088.A
sa1   DT   U50363.Y
sa0   --   U50363.A
sa0   DT   U95980.Y
sa1   --   U95980.A
sa1   --   U95980.B
sa0   PT   U95979.B
sa0   DT   U95979.A
sa1   DT   U95979.Y
sa0   DT   U53820.Y
sa1   --   U53820.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_73_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_73_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_73_.CLK
sa1   DT   U96157.Y
sa0   --   U96157.B1
sa0   --   U96156.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_73_.D
sa0   PT   U96157.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_13_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_13_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_13_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_13_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_13_.Q
sa1   --   U96156.B
sa1   DT   U57845.X
sa0   DT   U61159.Y
sa1   --   U61159.A
sa0   DT   U96028.Y
sa0   DT   U53322.Y
sa1   --   U53322.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_11_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_11_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_11_.CLK
sa1   DT   U96100.Y
sa0   --   U96100.B
sa0   --   U96100.A
sa0   --   U96099.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_11_.D
sa1   DT   U96098.Y
sa1   --   U96099.A
sa1   DT   U96098.B
sa0   DT   U96097.Y
sa0   --   U96098.A
sa1   DT   U96097.A
sa0   DT   U96025.Y
sa0   DT   U96093.Y
sa0   --   U96094.B
sa1   DT   U50195.Y
sa0   --   U50195.A
sa1   --   U96093.A
sa0   DT   U96026.Y
sa1   DT   U96027.Y
sa0   --   U96027.B1
sa0   DT   U96084.Y
sa0   --   U96085.B
sa1   DT   U50414.Y
sa0   --   U50414.A
sa1   --   U96084.A
sa0   DT   U95978.Y
sa1   --   U95978.A
sa1   --   U95978.B
sa0   PT   U95976.B
sa0   DT   U95976.A
sa1   DT   U95976.Y
sa0   DT   U53843.Y
sa1   --   U53843.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_74_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_74_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_74_.CLK
sa0   PT   U96155.A2
sa1   DT   U96155.Y
sa0   --   U96155.B1
sa0   --   U96154.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_74_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_14_.Q
sa1   --   U96154.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_14_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_14_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_14_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_14_.CLK
sa1   DT   U95977.Y
sa0   DT   U96029.Y
sa0   DT   U95942.Y
sa1   --   U95942.A
sa1   --   U95942.B
sa0   DT   U53546.Y
sa1   --   U53546.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_7_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_7_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_7_.CLK
sa1   DT   U96120.Y
sa0   --   U96120.B
sa0   --   U96120.A
sa0   --   U96119.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_7_.D
sa1   DT   U96118.Y
sa1   --   U96119.A
sa0   DT   U96115.Y
sa0   --   U96118.A
sa1   DT   U96115.A
sa0   DT   U96017.Y
sa1   DT   U96117.Y
sa0   --   U96117.B1
sa1   --   U96118.B
sa0   DT   U96016.Y
sa0   DT   U96111.Y
sa0   --   U96112.B
sa1   DT   U96111.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_4_.CLK
sa1   DT   U96133.Y
sa0   --   U96133.B
sa0   --   U96133.A
sa0   --   U96132.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_4_.D
sa1   DT   U96131.Y
sa1   --   U96132.A
sa0   DT   U96129.Y
sa0   --   U96131.A
sa1   DT   U47594.Y
sa0   --   U47594.A
sa1   --   U96129.A
sa0   DT   U96012.Y
sa1   DT   U96130.Y
sa0   --   U96130.B1
sa1   --   U96131.B
sa0   DT   U49981.Y
sa1   --   U49981.A
sa1   DT   U96010.Y
sa0   --   U96010.B1
sa0   DT   U95999.Y
sa1   --   U95999.A
sa1   --   U95999.B
sa0   PT   U95992.B
sa0   DT   U95992.A
sa1   DT   U95992.Y
sa0   DT   U52684.Y
sa1   --   U52684.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_62_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_62_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_62_.CLK
sa1   DT   U70151.Y
sa0   --   U70151.B1
sa0   --   U96178.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_62_.D
sa0   PT   U70151.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_2_.Q
sa1   --   U96178.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_2_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_2_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_2_.CLK
sa1   DT   U95998.Y
sa0   DT   U95998.A
sa0   DT   U53296.Y
sa1   --   U53296.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_2_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_2_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_2_.CLK
sa1   DT   U96187.Y
sa0   --   U96187.B
sa0   --   U96187.A
sa0   --   U96186.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_2_.D
sa1   DT   U96185.X
sa1   --   U96186.A
sa0   DT   U96185.A
sa0   DT   U96008.Y
sa1   --   U96008.B1
sa1   --   U50207.Y
sa0   --   U50207.A
sa1   DT   U50384.X
sa1   --   U50384.B
sa1   --   U50384.A
sa0   PT   U96000.B
sa0   DT   U96000.A
sa1   DT   U96000.Y
sa0   DT   U52802.Y
sa1   --   U52802.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_61_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_61_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_61_.CLK
sa1   DT   U96181.Y
sa0   --   U96181.B1
sa0   --   U96180.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_61_.D
sa0   PT   U96181.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_1_.Q
sa1   --   U96180.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_1_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_1_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_1_.CLK
sa0   DT   U96001.B1
sa1   DT   U96001.Y
sa0   DT   U53523.Y
sa1   --   U53523.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_3_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_3_.CLK
sa1   DT   U96137.Y
sa0   --   U96137.B
sa0   --   U96137.A
sa0   --   U96136.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_3_.D
sa1   DT   U96135.X
sa1   --   U96136.A
sa0   DT   U96135.B
sa0   DT   U96134.Y
sa0   --   U96135.A
sa1   DT   U47611.Y
sa0   --   U47611.A
sa1   --   U96134.A
sa0   DT   U95990.Y
sa1   --   U95990.A
sa1   --   U95990.B
sa0   PT   U95988.B
sa0   DT   U95988.A
sa1   DT   U95988.Y
sa0   DT   U62357.Y
sa1   --   U62357.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_63_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_63_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_63_.CLK
sa1   DT   U96177.Y
sa0   --   U96177.B1
sa0   --   U96176.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_63_.D
sa0   PT   U96177.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_3_.Q
sa1   --   U96176.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_3_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_3_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_3_.CLK
sa1   DT   U95989.X
sa1   DT   U95989.B1
sa0   DT   U96011.Y
sa0   DT   U53535.Y
sa1   --   U53535.A
sa0   DT   U61190.Y
sa1   --   U61190.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_1_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_1_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_1_.CLK
sa1   DT   U96141.Y
sa0   --   U96141.B
sa0   --   U96141.A
sa0   --   U96140.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_1_.D
sa1   DT   U96139.Y
sa1   --   U96140.A
sa1   DT   U96139.A
sa1   DT   U50206.Y
sa0   --   U50206.A
sa0   DT   U96006.Y
sa1   DT   U96004.Y
sa0   DT   U61240.Y
sa1   --   U61240.A
sa0   --   U96004.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_0_.CLK
sa1   DT   U96143.Y
sa0   --   U96143.B
sa0   --   U96143.A
sa0   --   U96142.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_0_.D
sa1   DT   U62604.X
sa1   --   U96142.A
sa1   DT   U50378.X
sa1   --   U50378.B
sa1   --   U50378.A
sa1   --   U62604.A
sa0   PT   U96005.B
sa0   DT   U96005.A
sa1   DT   U96005.Y
sa0   DT   U53492.Y
sa1   --   U53492.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_60_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_60_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_60_.CLK
sa1   DT   U96183.Y
sa0   --   U96183.B1
sa0   --   U96182.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_60_.D
sa0   PT   U96183.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_0_.Q
sa1   --   U96182.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_0_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_0_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_0_.CLK
sa0   DT   U96138.Y
sa0   --   U96139.B
sa1   DT   U96138.A
sa0   DT   U96007.Y
sa0   DT   U96184.Y
sa0   --   U96185.B
sa1   DT   U50189.Y
sa0   --   U50189.A
sa1   --   U96184.A
sa0   DT   U96009.Y
sa0   DT   U96038.Y
sa1   --   U96038.A
sa1   --   U96038.B
sa1   DT   U96036.Y
sa0   DT   U57713.Y
sa1   --   U57713.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_18_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_18_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_18_.CLK
sa1   DT   U96065.Y
sa0   --   U96065.B
sa0   --   U96065.A
sa0   --   U96064.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_18_.D
sa1   DT   U96063.Y
sa1   --   U96064.A
sa0   DT   U96061.Y
sa0   --   U96063.A
sa1   DT   U51113.Y
sa0   --   U51113.A
sa1   --   U96061.A
sa0   DT   U96056.Y
sa0   PT   U96037.B
sa0   DT   U96037.A
sa1   DT   U96037.Y
sa0   DT   U62355.Y
sa1   --   U62355.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_78_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_78_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_78_.CLK
sa1   DT   U96147.Y
sa0   --   U96147.B1
sa0   --   U96146.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_78_.D
sa0   PT   U96147.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_18_.Q
sa1   --   U96146.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_18_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_18_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_18_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_18_.CLK
sa1   DT   U96062.Y
sa0   --   U96062.B1
sa1   --   U96063.B
sa0   DT   U96042.Y
sa1   --   U96042.A
sa1   --   U96042.B
sa1   DT   U96040.Y
sa0   DT   U57371.Y
sa1   --   U57371.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_16_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_16_.CLK
sa1   DT   U96075.Y
sa0   --   U96075.B
sa0   --   U96075.A
sa0   --   U96074.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_16_.D
sa1   DT   U96073.Y
sa1   --   U96074.A
sa0   DT   U96071.Y
sa0   --   U96073.A
sa1   DT   U61333.Y
sa0   --   U61333.A
sa1   --   U96071.A
sa0   DT   U96052.Y
sa0   PT   U96041.B
sa0   DT   U96041.A
sa1   DT   U96041.Y
sa0   DT   U53798.Y
sa1   --   U53798.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_76_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_76_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_76_.CLK
sa1   DT   U96151.Y
sa0   --   U96151.B1
sa0   --   U96150.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_76_.D
sa0   PT   U96151.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_16_.Q
sa1   --   U96150.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_16_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_16_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_16_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_16_.CLK
sa1   DT   U96072.Y
sa0   --   U96072.B1
sa1   --   U96073.B
sa0   DT   U96045.Y
sa1   --   U96045.A
sa1   --   U96045.B
sa1   DT   U96043.Y
sa0   DT   U53507.Y
sa1   --   U53507.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_15_.CLK
sa1   DT   U96079.Y
sa0   --   U96079.B
sa0   --   U96079.A
sa0   --   U96078.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_15_.D
sa1   DT   U96077.X
sa1   --   U96078.A
sa0   DT   U96077.A
sa0   DT   U47541.Y
sa1   --   U47541.A
sa0   DT   U96076.Y
sa0   --   U96077.B
sa1   DT   U50805.Y
sa0   --   U50805.A
sa1   --   U96076.A
sa0   DT   U96051.Y
sa0   PT   U96044.B
sa0   DT   U96044.A
sa1   DT   U96044.Y
sa0   DT   U53757.Y
sa1   --   U53757.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_75_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_75_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_75_.CLK
sa1   DT   U96153.Y
sa0   --   U96153.B1
sa0   --   U96152.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_75_.D
sa0   PT   U96153.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_15_.Q
sa1   --   U96152.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_15_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_15_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_15_.CLK
sa1   DT   U48774.X
sa1   --   U48774.B
sa1   --   U48774.A
sa1   DT   U96047.Y
sa0   DT   U57342.Y
sa1   --   U57342.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_17_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_17_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_17_.CLK
sa1   DT   U96070.Y
sa0   --   U96070.B
sa0   --   U96070.A
sa0   --   U96069.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_b_reg_17_.D
sa1   DT   U96068.Y
sa1   --   U96069.A
sa0   DT   U96066.Y
sa0   --   U96068.A
sa1   DT   U96066.A
sa0   DT   U96054.Y
sa0   PT   U96048.B
sa0   DT   U96048.A
sa1   DT   U96048.Y
sa0   DT   U53389.Y
sa1   --   U53389.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_77_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_77_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_77_.CLK
sa1   DT   U70106.Y
sa0   --   U70106.B1
sa0   --   U96148.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_77_.D
sa0   PT   U70106.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_17_.Q
sa1   --   U96148.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_17_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_17_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_b_reg_17_.CLK
sa1   DT   U96067.Y
sa0   --   U96067.B1
sa0   --   U50744.Y
sa1   --   U50744.A
sa1   --   U96068.B
sa1   DT   U59884.Y
sa0   --   U59884.B1
sa0   DT   U96055.Y
sa1   --   U96055.B1
sa1   --   U61239.Y
sa0   --   U61239.A
sa1   PT   U96233.A
sa1   PT   U96234.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_15_.CLK
sa1   DT   U51555.Y
sa0   --   U51555.A
sa0   --   U97320.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_15_.D
sa1   PT   U97320.C1
sa1   PT   U97320.B1
sa1   PT   U97320.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_15_.Q
sa1   --   U97320.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_15_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_15_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_15_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_15_.CLK
sa0   DT   U96230.A1
sa1   DT   U96230.Y
sa0   --   U96230.C1
sa0   --   U96230.B1
sa0   --   U96229.Y
sa0   --   U96228.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_15_.D
sa0   DT   U63399.X
sa0   --   U63399.B1
sa0   --   U63399.C1
sa0   --   U96225.Y
sa0   DT   U51372.Y
sa1   --   U51372.A
sa0   --   U63399.A1
sa0   DT   U96218.Y
sa1   DT   U96218.B
sa1   DT   U51541.Y
sa0   --   U51541.A
sa1   --   U96225.B
sa1   PT   U96228.A
sa1   PT   U96229.A
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_14_.CLK
sa1   DT   U62457.Y
sa0   --   U62457.A
sa0   --   U97319.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_14_.D
sa0   DT   U62457.Y
sa1   --   U62457.A
sa1   --   U97319.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_14_.D
sa0   DT   U97319.A2
sa0   --   U97319.A1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_14_.Q
sa1   PT   U97319.C1
sa1   PT   U97319.B1
sa1   PT   U97319.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_14_.Q
sa1   --   U97319.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_14_.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_14_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_14_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_14_.Q
sa0   PT   U96224.A2
sa0   DT   U96224.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_14_.D
sa1   DT   U96224.Y
sa0   --   U96224.C1
sa0   --   U96224.B1
sa0   --   U96223.Y
sa0   --   U96222.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_14_.D
sa1   DT   U96219.Y
sa0   --   U96219.B
sa0   --   U96219.A
sa0   --   U96219.C
sa0   --   U96217.Y
sa0   DT   U96219.Y
sa1   DT   U96217.Y
sa0   --   U96217.B
sa0   --   U96217.A
sa0   --   U96216.Y
sa1   --   U96219.A
sa1   DT   U96216.Y
sa0   --   U96216.B
sa0   --   U96216.A
sa0   --   U96216.C
sa1   --   U96217.B
sa1   DT   U96216.A
sa1   DT   U96196.Y
sa0   DT   U96196.B
sa0   DT   U96196.Y
sa1   --   U96196.A
sa1   --   U96196.B
sa1   DT   U96222.A
sa1   DT   U96223.B
sa1   DT   U96223.Y
sa0   --   U96223.B
sa0   --   U96223.A
sa1   --   U96224.C1
sa0   DT   U51550.Y
sa1   --   U51550.A
sa1   --   U97318.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_13_.D
sa1   DT   U51550.Y
sa0   --   U51550.A
sa0   --   U97318.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_13_.D
sa0   DT   U97318.A2
sa0   --   U97318.A1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_13_.Q
sa1   PT   U97318.C1
sa1   PT   U97318.B1
sa1   PT   U97318.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_13_.Q
sa1   --   U97318.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_13_.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_13_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_13_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_13_.Q
sa0   DT   U96215.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_13_.D
sa1   DT   U96215.Y
sa0   --   U96215.B
sa0   --   U96215.A
sa0   --   U96214.Y
sa0   --   U96213.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_13_.D
sa1   DT   U96213.A
sa1   DT   U96213.Y
sa0   --   U96213.B
sa0   --   U96213.A
sa1   --   U96215.A
sa1   DT   U96209.Y
sa0   --   U96209.B
sa0   --   U96209.A
sa0   --   U96208.Y
sa1   --   U96208.B1
sa1   --   U59991.Y
sa0   --   U59991.B1
sa0   --   U96206.Y
sa1   --   U96206.B1
sa1   --   U96205.Y
sa0   DT   U96209.Y
sa0   DT   U96191.Y
sa1   --   U96191.B1
sa1   --   U96190.Y
sa0   --   U96190.B1
sa0   --   U96189.Y
sa1   --   U96189.B1
sa1   --   U96188.Y
sa1   DT   U96191.A2
sa0   DT   U96190.A1
sa1   DT   U96189.A2
sa0   DT   U96188.A2
sa0   DT   U96188.B1
sa1   DT   U96208.A2
sa0   DT   U96208.A1
sa0   --   U96208.A2
sa1   DT   U96208.Y
sa1   --   U96209.B
sa0   DT   U59991.A1
sa1   DT   U96206.A2
sa0   DT   U96205.A2
sa0   DT   U57775.Y
sa1   --   U57775.A
sa0   --   U96205.B1
sa1   PT   U96214.A1
sa1   DT   U96214.B1
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_12_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_12_.CLK
sa1   DT   U97317.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_12_.D
sa1   PT   U97317.A1
sa1   PT   U97317.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_12_.Q
sa1   --   U97317.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_12_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_12_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_12_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_12_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_12_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_12_.CLK
sa1   DT   U96204.Y
sa0   --   U96204.B
sa0   --   U96204.A
sa0   --   U96203.Y
sa0   --   U96202.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_12_.D
sa1   DT   U96202.A
sa1   DT   U96198.Y
sa0   --   U96198.B
sa0   --   U96198.A
sa0   --   U96198.C
sa0   --   U96195.Y
sa1   --   U96195.B1
sa0   --   U96197.Y
sa1   --   U96194.Y
sa0   --   U96194.B1
sa0   --   U96193.Y
sa1   DT   U96195.A2
sa0   DT   U96194.A1
sa1   DT   U96193.B2
sa0   DT   U96192.Y
sa0   --   U96193.A1_N
sa1   DT   U96192.B
sa1   DT   U96197.B
sa1   PT   U96203.B1
sa1   PT   U96203.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_11_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_11_.CLK
sa1   DT   U51417.Y
sa0   --   U51417.A
sa0   --   U97316.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_11_.D
sa1   PT   U97316.C1
sa1   PT   U97316.B1
sa1   PT   U97316.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_11_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_11_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_11_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_11_.Q
sa1   --   U97316.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_11_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_11_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_11_.CLK
sa0   DT   U95933.A1
sa1   DT   U95933.Y
sa0   --   U95933.C1
sa0   --   U95933.B1
sa0   --   U95932.Y
sa0   --   U95931.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_11_.D
sa0   DT   U47861.Y
sa1   --   U47861.A
sa1   DT   U95647.Y
sa0   --   U95647.B
sa0   --   U95647.A
sa0   --   U95647.C
sa0   --   U53481.Y
sa1   --   U53481.A
sa0   --   U61379.Y
sa1   --   U61379.A
sa0   DT   U95646.Y
sa1   --   U95646.A
sa1   --   U95646.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_17_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_17_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_17_.CLK
sa1   DT   U95768.Y
sa0   --   U95768.B
sa0   --   U95768.A
sa0   --   U95767.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_17_.D
sa0   DT   U49661.Y
sa1   DT   U95758.SUM
sa1   --   U95757.A
sa1   DT   U95758.B
sa1   --   U95638.Y
sa1   DT   U95758.COUT
sa1   --   U49661.A
sa1   DT   U95758.CI
sa1   --   U95756.Y
sa0   --   U95756.B1
sa1   DT   U95758.A
sa1   --   U47511.X
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_19_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_19_.CLK
sa1   DT   U95759.Y
sa0   --   U95759.B
sa0   --   U95759.A
sa0   --   U95757.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_19_.D
sa0   PT   U95638.B
sa0   DT   U95638.A
sa0   DT   U62352.Y
sa1   --   U62352.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_99_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_99_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_99_.CLK
sa1   DT   U70102.Y
sa0   --   U70102.B1
sa0   --   U95844.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_99_.D
sa0   PT   U70102.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_19_.Q
sa1   --   U95844.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_19_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_19_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_19_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_19_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_19_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_19_.CLK
sa1   DT   U97406.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_19_.D
sa0   DT   U97406.A1
sa0   --   U97406.A2
sa0   PT   U97406.B1
sa0   DT   U97361.Y
sa1   DT   U97360.Y
sa0   DT   U97359.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_16_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_16_.CLK
sa0   DT   U97400.A1
sa0   --   U97400.A2
sa0   --   U97399.Y
sa1   DT   U97400.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_16_.D
sa0   PT   U97400.B1
sa0   DT   U62369.Y
sa1   --   U62369.A
sa1   DT   U97363.Y
sa0   DT   U97362.Y
sa1   --   U97362.A
sa1   DT   U97399.A2
sa1   --   U97399.A1
sa1   DT   U97358.Y
sa0   DT   U97357.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_14_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_14_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_14_.CLK
sa0   DT   U97395.A1
sa0   --   U97395.A2
sa0   --   U97394.Y
sa1   DT   U97395.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_14_.D
sa0   PT   U97395.B1
sa1   DT   U97394.A2
sa1   --   U97394.A1
sa1   DT   U97356.Y
sa0   DT   U97354.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_12_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_12_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_12_.CLK
sa0   DT   U97390.A1
sa0   --   U97390.A2
sa0   --   U97389.Y
sa1   DT   U97390.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_12_.D
sa0   PT   U97390.B1
sa1   DT   U97389.A2
sa1   --   U97389.A1
sa1   DT   U97353.Y
sa0   DT   U97352.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_10_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_10_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_10_.CLK
sa0   DT   U97386.A1
sa0   --   U97386.A2
sa0   --   U97385.Y
sa1   DT   U97386.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_10_.D
sa0   PT   U97386.B1
sa1   DT   U97385.A2
sa1   --   U97385.A1
sa1   DT   U97351.Y
sa0   DT   U97349.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_8_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_8_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_8_.CLK
sa0   DT   U97381.A1
sa0   --   U97381.A2
sa0   --   U97380.Y
sa1   DT   U97381.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_8_.D
sa0   PT   U97381.B1
sa1   DT   U97380.A2
sa1   --   U97380.A1
sa1   DT   U97348.Y
sa0   DT   U97347.Y
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_6_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_6_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_6_.CLK
sa0   DT   U97376.A1
sa0   --   U97376.A2
sa0   --   U97375.Y
sa1   DT   U97376.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_6_.D
sa0   PT   U97376.B1
sa1   DT   U97375.A2
sa1   --   U97375.A1
sa0   DT   U97346.B
sa1   DT   U97346.Y
sa1   DT   U97341.Y
sa0   --   U97341.A
sa0   DT   U97341.Y
sa1   --   U97341.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_5_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_5_.Q
sa1   DT   U98060.A2
sa1   --   U98060.A1
sa1   --   U98059.Y
sa0   DT   U98060.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_5_.D
sa0   DT   U98060.A1
sa1   DT   U98060.Y
sa0   --   U98060.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_5_.D
sa1   PT   U98060.B1
sa0   DT   U98059.Y
sa1   --   U98059.A
sa1   --   U98059.B
sa1   --   U98058.Y
sa0   --   U98060.A2
sa0   DT   U98058.Y
sa1   --   U98058.B1
sa0   --   U98059.B
sa0   DT   U98058.A1
sa0   --   U98058.A2
sa1   DT   U98058.A2
sa0   DT   U97345.Y
sa1   DT   U97344.Y
sa0   DT   U97342.Y
sa1   --   U97342.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_3_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_3_.CLK
sa1   DT   U97372.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_3_.D
sa0   PT   U97372.B
sa0   DT   U97370.Y
sa1   --   U97370.A
sa1   --   U97370.B
sa1   --   U97369.Y
sa0   --   U97372.A
sa0   DT   U97369.A1
sa0   --   U97369.A2
sa0   DT   U97343.Y
sa1   DT   U61681.Y
sa0   --   U61681.A
sa0   DT   U97339.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_1_.CLK
sa1   DT   U97365.Y
sa0   --   U97365.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_1_.D
sa0   PT   U97365.A1
sa1   DT   U97340.A2
sa1   --   U97340.A1
sa1   --   U97338.Y
sa0   DT   U97340.Y
sa0   --   U97365.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_0_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_0_.CLK
sa1   DT   U98057.Y
sa0   --   U98057.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_0_.D
sa0   PT   U98057.A1
sa0   DT   U98056.Y
sa0   --   U98057.A2
sa0   DT   U98056.A2_N
sa0   --   U98056.A1_N
sa0   DT   U98055.Y
sa1   DT   U98055.B
sa0   DT   U97364.Y
sa1   DT   U97364.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_2_.CLK
sa1   DT   U97368.Y
sa0   --   U97368.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_2_.D
sa0   PT   U97368.A1
sa0   DT   U97367.Y
sa0   --   U97368.A2
sa1   DT   U97367.A2
sa1   --   U97367.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_4_.CLK
sa0   DT   U97374.A1
sa0   --   U97374.A2
sa0   --   U97373.Y
sa1   DT   U97374.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_4_.D
sa0   PT   U97374.B1
sa1   DT   U97373.A2
sa1   --   U97373.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_7_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_7_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_7_.CLK
sa1   DT   U97379.Y
sa0   --   U97379.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_7_.D
sa0   DT   U97378.Y
sa0   --   U97379.A2
sa1   DT   U97378.A2
sa1   --   U97378.A1
sa1   --   U97377.Y
sa0   --   U97377.A
sa1   PT   U97378.B1
sa0   DT   U97350.Y
sa1   --   U97350.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_9_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_9_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_9_.CLK
sa1   DT   U97384.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_9_.D
sa0   PT   U97384.B
sa0   DT   U97383.Y
sa1   --   U97383.A
sa1   --   U97383.B
sa1   --   U97382.Y
sa0   --   U97384.A
sa0   DT   U97382.A1
sa0   --   U97382.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_11_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_11_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_11_.CLK
sa1   DT   U97388.Y
sa0   --   U97388.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_11_.D
sa0   DT   U97387.Y
sa0   --   U97388.A2
sa1   DT   U97387.A2
sa1   --   U97387.A1
sa1   --   U61680.Y
sa0   --   U61680.A
sa1   PT   U97387.B1
sa0   DT   U97355.Y
sa1   --   U97355.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_13_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_13_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_13_.CLK
sa1   DT   U97393.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_13_.D
sa0   PT   U97393.B
sa0   DT   U97392.Y
sa1   --   U97392.A
sa1   --   U97392.B
sa1   --   U97391.Y
sa0   --   U97393.A
sa0   DT   U97391.A1
sa0   --   U97391.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_15_.CLK
sa1   DT   U97398.Y
sa0   --   U97398.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_15_.D
sa0   DT   U97397.Y
sa0   --   U97398.A2
sa1   DT   U97397.A2
sa1   --   U97397.A1
sa1   --   U97396.Y
sa0   --   U97396.A
sa1   PT   U97397.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_17_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_17_.CLK
sa1   DT   U97403.Y
sa0   --   U97403.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_17_.D
sa1   DT   U97402.A2
sa1   --   U97402.A1
sa1   --   U97401.Y
sa0   --   U97401.A
sa1   PT   U97402.B1
sa0   DT   U97402.Y
sa0   --   U97403.A2
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_18_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_18_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_18_.CLK
sa1   DT   U97405.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_rx_a_reg_18_.D
sa0   PT   U97405.A
sa0   DT   U97404.Y
sa0   --   U97405.B
sa1   DT   U97404.A1
sa1   --   U97404.A2
sa0   DT   U95641.Y
sa1   --   U95641.A
sa1   --   U95641.B
sa1   DT   U95639.X
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_18_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_18_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_18_.CLK
sa1   DT   U95763.Y
sa0   --   U95763.B
sa0   --   U95763.A
sa0   --   U95762.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_18_.D
sa1   DT   U95761.X
sa1   --   U95762.A
sa0   DT   U95761.A
sa0   DT   U95754.Y
sa1   --   U95754.B1
sa1   --   U57153.Y
sa0   --   U57153.B1
sa1   DT   U95709.Y
sa0   --   U95709.B1
sa0   --   U95708.Y
sa1   --   U95708.B1
sa1   --   U95707.Y
sa0   --   U95707.B1
sa0   --   U95706.Y
sa1   --   U95706.B1
sa1   --   U50369.Y
sa0   --   U50369.A
sa0   DT   U95656.Y
sa1   --   U95656.A
sa1   --   U95656.B
sa1   DT   U95656.Y
sa0   DT   U95656.A
sa1   DT   U95642.Y
sa0   DT   U95642.Y
sa1   --   U95642.A
sa1   --   U95642.B
sa0   DT   U95642.B
sa0   DT   U95642.A
sa1   DT   U52003.Y
sa0   --   U52003.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_85_.Q
sa0   DT   U52003.Y
sa1   --   U52003.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_85_.Q
sa0   DT   U95873.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_85_.D
sa1   DT   U95873.Y
sa0   --   U95873.B1
sa0   --   U95872.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_85_.D
sa0   DT   U95873.A2
sa1   DT   U95872.Y
sa0   --   U95872.B
sa0   --   U95872.A
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_5_.Q
sa1   --   U95873.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_5_.DE
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_5_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_5_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_5_.DE
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_5_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_5_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_5_.Q
sa1   --   U95872.B
sa1   DT   U95655.Y
sa0   DT   U95655.B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_5_.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_5_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_5_.CLK
sa0   DT   U95823.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_5_.D
sa1   DT   U95823.Y
sa0   --   U95823.B
sa0   --   U95823.A
sa0   --   U95822.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_5_.D
sa1   DT   U95822.Y
sa0   --   U95822.B
sa0   --   U95822.A
sa0   --   U95821.X
sa1   --   U95823.B
sa1   DT   U95821.X
sa1   --   U95822.A
sa0   DT   U95819.Y
sa1   --   U95819.B1
sa1   --   U50032.Y
sa0   --   U50032.A
sa0   --   U95821.A
sa1   DT   U48512.Y
sa0   --   U48512.A
sa0   DT   U95697.Y
sa1   --   U95697.B1
sa1   --   U47623.Y
sa0   --   U47623.B1
sa0   DT   U95679.Y
sa1   --   U95679.A
sa1   --   U95679.B
sa0   DT   U95675.A
sa1   DT   U95675.Y
sa0   PT   U95675.B
sa0   DT   U53534.Y
sa1   --   U53534.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_82_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_82_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_82_.CLK
sa1   DT   U95879.Y
sa0   --   U95879.B1
sa0   --   U95878.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_82_.D
sa0   PT   U95879.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_2_.Q
sa1   --   U95878.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_2_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_2_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_2_.CLK
sa1   DT   U95678.X
sa1   DT   U95678.B1
sa1   DT   U95677.Y
sa0   --   U95677.B
sa0   --   U95677.A
sa0   --   U95677.C
sa0   --   U51684.Y
sa1   --   U51684.A
sa0   --   U95676.Y
sa1   --   U95676.A
sa1   --   U95676.B
sa0   DT   U95677.Y
sa1   DT   U95676.Y
sa1   --   U95677.A
sa0   DT   U95676.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_4_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_4_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_4_.CLK
sa1   DT   U95827.Y
sa0   --   U95827.B
sa0   --   U95827.A
sa0   --   U95826.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_4_.D
sa1   DT   U95825.Y
sa1   --   U95826.A
sa1   DT   U95825.B
sa0   DT   U95824.Y
sa0   --   U95825.A
sa1   DT   U95824.A
sa1   DT   U50029.Y
sa0   --   U50029.A
sa0   DT   U95659.Y
sa1   --   U95659.A
sa1   --   U95659.B
sa0   PT   U95657.B
sa0   DT   U95657.A
sa1   DT   U95657.Y
sa0   DT   U51788.Y
sa1   --   U51788.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_84_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_84_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_84_.CLK
sa1   DT   U95875.Y
sa0   --   U95875.B1
sa0   --   U95874.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_84_.D
sa0   PT   U95875.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_4_.Q
sa1   --   U95874.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_4_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_4_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_4_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_4_.CLK
sa1   DT   U47506.X
sa1   DT   U47506.B
sa0   DT   U95654.Y
sa1   --   U95654.A
sa1   --   U95654.B
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_6_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_6_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_6_.CLK
sa1   DT   U95818.Y
sa0   --   U95818.B
sa0   --   U95818.A
sa0   --   U95817.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_6_.D
sa1   DT   U95816.B
sa1   DT   U95816.Y
sa1   --   U95817.A
sa0   DT   U95815.Y
sa0   --   U95816.A
sa1   DT   U95815.A
sa1   DT   U48593.X
sa1   --   U48593.B
sa1   --   U48593.A
sa0   PT   U95669.B
sa0   DT   U95669.A
sa1   DT   U95669.Y
sa0   DT   U62354.Y
sa1   --   U62354.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_86_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_86_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_86_.CLK
sa1   DT   U95871.Y
sa0   --   U95871.B1
sa0   --   U95870.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_86_.D
sa0   PT   U95871.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_6_.Q
sa1   --   U95870.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_6_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_6_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_6_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_6_.CLK
sa1   DT   U47513.X
sa1   DT   U95653.Y
sa0   --   U95653.B
sa1   --   U95653.A_N
sa1   DT   U95652.Y
sa0   --   U95652.B
sa0   --   U95652.A
sa0   DT   U95648.Y
sa1   --   U95648.A
sa1   --   U95648.B
sa1   DT   U95644.Y
sa0   --   U95644.B
sa0   --   U95644.A
sa0   --   U95644.C
sa0   --   U95643.Y
sa1   --   U95643.A
sa1   --   U95643.B
sa0   --   U61258.Y
sa1   --   U61258.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_14_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_14_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_14_.CLK
sa1   DT   U95785.Y
sa0   --   U95785.B
sa0   --   U95785.A
sa0   --   U95784.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_14_.D
sa1   DT   U95783.X
sa1   --   U95784.A
sa0   DT   U95781.Y
sa1   --   U95781.B1
sa1   --   U50374.Y
sa0   --   U50374.A
sa0   --   U95783.A
sa1   DT   U95780.Y
sa0   --   U95780.B1
sa0   DT   U95727.Y
sa1   --   U95727.A
sa1   --   U95727.B
sa0   PT   U95726.B
sa0   DT   U95726.A
sa1   DT   U95726.Y
sa0   DT   U52199.Y
sa1   --   U52199.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_92_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_92_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_92_.CLK
sa0   PT   U95859.A2
sa1   DT   U95859.Y
sa0   --   U95859.B1
sa0   --   U95858.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_92_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_12_.Q
sa1   --   U95858.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_12_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_12_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_12_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_12_.CLK
sa1   DT   U50436.X
sa0   DT   U51869.Y
sa1   --   U51869.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_13_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_13_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_13_.CLK
sa1   DT   U95789.Y
sa0   --   U95789.B
sa0   --   U95789.A
sa0   --   U95788.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_13_.D
sa1   DT   U95787.Y
sa1   --   U95788.A
sa1   DT   U95787.B
sa0   DT   U95786.Y
sa0   --   U95787.A
sa1   DT   U95786.A
sa1   DT   U50368.Y
sa0   --   U50368.A
sa0   DT   U95724.Y
sa1   --   U95724.A
sa1   --   U95724.B
sa0   PT   U95723.B
sa0   DT   U95723.A
sa1   DT   U95723.Y
sa0   DT   U52287.Y
sa1   --   U52287.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_93_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_93_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_93_.CLK
sa1   DT   U70105.Y
sa0   --   U70105.B1
sa0   --   U95856.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_93_.D
sa0   PT   U70105.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_13_.Q
sa1   --   U95856.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_13_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_13_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_13_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_13_.CLK
sa1   DT   U50603.X
sa0   DT   U95743.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_12_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_12_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_12_.CLK
sa1   DT   U95793.Y
sa0   --   U95793.B
sa0   --   U95793.A
sa0   --   U95792.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_12_.D
sa1   DT   U95791.X
sa1   --   U95792.A
sa0   DT   U95791.A
sa0   DT   U95779.Y
sa1   --   U95779.B1
sa1   --   U47502.Y
sa0   --   U47502.A
sa1   DT   U48605.X
sa1   --   U48605.B
sa1   --   U48605.A
sa0   PT   U95713.B
sa0   DT   U95713.A
sa1   DT   U95713.Y
sa0   DT   U52528.Y
sa1   --   U52528.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_91_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_91_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_91_.CLK
sa1   DT   U95861.Y
sa0   --   U95861.B1
sa0   --   U95860.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_91_.D
sa0   PT   U95861.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_11_.Q
sa1   --   U95860.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_11_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_11_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_11_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_11_.CLK
sa1   DT   U95716.X
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_11_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_11_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_11_.CLK
sa1   DT   U95798.Y
sa0   --   U95798.B
sa0   --   U95798.A
sa0   --   U95797.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_11_.D
sa1   DT   U95796.Y
sa1   --   U95797.A
sa0   DT   U95794.Y
sa0   --   U95796.A
sa1   DT   U95794.A
sa0   DT   U95740.Y
sa1   DT   U95795.Y
sa0   --   U95795.B1
sa1   --   U95796.B
sa0   DT   U95718.Y
sa1   --   U95718.A
sa1   --   U95718.B
sa0   DT   U95717.A
sa1   DT   U95717.Y
sa0   PT   U95717.B
sa0   DT   U52600.Y
sa1   --   U52600.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_90_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_90_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_90_.CLK
sa1   DT   U95863.Y
sa0   --   U95863.B1
sa0   --   U95862.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_90_.D
sa0   PT   U95863.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_10_.Q
sa1   --   U95862.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_10_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_10_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_10_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_10_.CLK
sa1   DT   U57842.X
sa0   DT   U51374.Y
sa1   --   U51374.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_10_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_10_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_10_.CLK
sa1   DT   U95887.Y
sa0   --   U95887.B
sa0   --   U95887.A
sa0   --   U95886.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_10_.D
sa1   DT   U95885.X
sa1   --   U95886.A
sa0   DT   U95885.A
sa0   DT   U47948.Y
sa1   --   U47948.A
sa0   DT   U95884.Y
sa0   --   U95885.B
sa1   DT   U95884.A
sa1   DT   U50371.Y
sa0   --   U50371.A
sa0   DT   U95739.Y
sa0   DT   U95741.Y
sa1   --   U95741.B1
sa1   --   U61158.Y
sa0   --   U61158.A
sa0   DT   U95790.Y
sa0   --   U95791.B
sa1   DT   U95790.A
sa1   DT   U50291.Y
sa0   --   U50291.A
sa0   DT   U95742.Y
sa0   DT   U95782.Y
sa0   --   U95783.B
sa1   DT   U50426.Y
sa0   --   U50426.A
sa1   --   U95782.A
sa0   DT   U95722.Y
sa1   --   U95722.A
sa1   --   U95722.B
sa0   PT   U95720.B
sa0   DT   U95720.A
sa1   DT   U95720.Y
sa0   DT   U62353.Y
sa1   --   U62353.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_94_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_94_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_94_.CLK
sa1   DT   U95855.Y
sa0   --   U95855.B1
sa0   --   U95854.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_94_.D
sa0   PT   U95855.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_14_.Q
sa1   --   U95854.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_14_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_14_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_14_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_14_.CLK
sa1   DT   U95721.Y
sa0   DT   U95744.Y
sa0   DT   U95651.Y
sa1   --   U95651.A
sa1   --   U95651.B
sa1   --   U95649.Y
sa0   --   U95649.B
sa0   --   U95649.A
sa0   DT   U53573.Y
sa1   --   U53573.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_7_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_7_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_7_.CLK
sa1   DT   U95814.Y
sa0   --   U95814.B
sa0   --   U95814.A
sa0   --   U95813.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_7_.D
sa1   DT   U95812.X
sa1   --   U95813.A
sa0   DT   U95810.Y
sa1   --   U95810.B1
sa0   --   U95812.A
sa1   DT   U61504.Y
sa0   --   U61504.A
sa0   DT   U95799.Y
sa1   --   U95799.B1
sa1   DT   U59883.Y
sa0   --   U59883.B1
sa0   DT   U59883.A2
sa0   DT   U95698.Y
sa0   DT   U95699.Y
sa1   DT   U95699.A
sa1   DT   U50281.Y
sa0   --   U50281.A
sa0   DT   U95701.Y
sa0   DT   U95811.Y
sa0   --   U95812.B
sa1   DT   U95811.A
sa1   DT   U48595.X
sa1   --   U48595.B
sa1   --   U48595.A
sa0   PT   U95670.B
sa0   DT   U95670.A
sa1   DT   U95670.Y
sa0   DT   U51968.Y
sa1   --   U51968.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_87_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_87_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_87_.CLK
sa1   DT   U95869.Y
sa0   --   U95869.B1
sa0   --   U95868.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_87_.D
sa0   PT   U95869.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_7_.Q
sa1   --   U95868.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_7_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_7_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_7_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_7_.CLK
sa1   DT   U95671.Y
sa1   DT   U95650.Y
sa0   --   U95650.B
sa0   --   U95650.A
sa0   --   U53300.Y
sa1   --   U53300.A
sa0   DT   U53349.Y
sa1   --   U53349.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_9_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_9_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_9_.CLK
sa1   DT   U95805.Y
sa0   --   U95805.B
sa0   --   U95805.A
sa0   --   U95804.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_9_.D
sa1   DT   U95803.X
sa1   --   U95804.A
sa0   DT   U95801.Y
sa1   --   U95801.B1
sa0   --   U95803.A
sa1   DT   U60618.Y
sa0   --   U60618.B1
sa0   DT   U95703.Y
sa1   --   U95703.B1
sa1   --   U61238.Y
sa0   --   U61238.A
sa0   DT   U95702.Y
sa1   DT   U48594.X
sa1   --   U48594.B
sa1   --   U48594.A
sa0   PT   U95661.B
sa0   DT   U95661.A
sa1   DT   U95661.Y
sa0   DT   U51660.Y
sa1   --   U51660.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_88_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_88_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_88_.CLK
sa1   DT   U95867.Y
sa0   --   U95867.B1
sa0   --   U95866.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_88_.D
sa0   PT   U95867.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_8_.Q
sa1   --   U95866.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_8_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_8_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_8_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_8_.CLK
sa1   DT   U95665.Y
sa0   DT   U53526.Y
sa1   --   U53526.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_8_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_8_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_8_.CLK
sa1   DT   U95809.Y
sa0   --   U95809.B
sa0   --   U95809.A
sa0   --   U95808.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_8_.D
sa1   DT   U95807.Y
sa1   --   U95808.A
sa1   DT   U95807.B
sa0   DT   U95806.Y
sa0   --   U95807.A
sa1   DT   U95806.A
sa0   DT   U95704.Y
sa1   DT   U50295.Y
sa0   --   U50295.A
sa0   DT   U95802.Y
sa0   --   U95803.B
sa1   DT   U95802.A
sa1   DT   U48623.X
sa1   --   U48623.B
sa1   --   U48623.A
sa0   PT   U95666.B
sa0   DT   U95666.A
sa1   DT   U95666.Y
sa0   DT   U51715.Y
sa1   --   U51715.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_89_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_89_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_89_.CLK
sa1   DT   U95865.Y
sa0   --   U95865.B1
sa0   --   U95864.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_89_.D
sa0   PT   U95865.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_9_.Q
sa1   --   U95864.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_9_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_9_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_9_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_9_.CLK
sa1   DT   U95667.X
sa0   DT   U95705.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_3_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_3_.CLK
sa1   DT   U95832.Y
sa0   --   U95832.B
sa0   --   U95832.A
sa0   --   U95831.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_3_.D
sa1   DT   U95830.Y
sa1   --   U95831.A
sa0   DT   U95828.Y
sa0   --   U95830.A
sa1   DT   U47703.Y
sa0   --   U47703.A
sa1   --   U95828.A
sa0   DT   U95682.Y
sa1   --   U95682.A
sa1   --   U95682.B
sa0   PT   U95680.B
sa0   DT   U95680.A
sa1   DT   U95680.Y
sa0   DT   U53464.Y
sa1   --   U53464.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_83_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_83_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_83_.CLK
sa1   DT   U95877.Y
sa0   --   U95877.B1
sa0   --   U95876.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_83_.D
sa0   PT   U95877.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_3_.Q
sa1   --   U95876.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_3_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_3_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_3_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_3_.CLK
sa1   DT   U95681.X
sa1   DT   U95681.B1
sa0   DT   U95695.Y
sa1   DT   U60671.Y
sa0   --   U60671.B1
sa1   --   U95830.B
sa0   DT   U50024.Y
sa1   --   U50024.A
sa1   DT   U95693.Y
sa0   --   U95693.B1
sa0   DT   U95689.Y
sa1   DT   U95687.X
sa1   DT   U95687.B1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_1_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_1_.CLK
sa1   DT   U95840.Y
sa0   --   U95840.B
sa0   --   U95840.A
sa0   --   U95839.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_1_.D
sa1   DT   U95838.X
sa1   --   U95839.A
sa0   DT   U95838.B
sa0   DT   U95837.Y
sa0   --   U95838.A
sa1   DT   U61332.Y
sa0   --   U61332.A
sa1   --   U95837.A
sa0   DT   U95691.Y
sa1   --   U95691.A
sa1   --   U95691.B
sa0   PT   U95690.B
sa0   DT   U95690.A
sa1   DT   U95690.Y
sa0   DT   U53358.Y
sa1   --   U53358.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_81_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_81_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_81_.CLK
sa1   DT   U95881.Y
sa0   --   U95881.B1
sa0   --   U95880.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_81_.D
sa0   PT   U95881.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_1_.Q
sa1   --   U95880.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_1_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_1_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_1_.CLK
sa1   DT   U57844.X
sa1   DT   U57844.B
sa0   DT   U51998.Y
sa1   --   U51998.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_2_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_2_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_2_.CLK
sa1   DT   U95836.Y
sa0   --   U95836.B
sa0   --   U95836.A
sa0   --   U95835.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_2_.D
sa1   DT   U95834.X
sa1   --   U95835.A
sa0   DT   U95834.A
sa0   DT   U95833.Y
sa0   --   U95834.B
sa1   DT   U50285.Y
sa0   --   U50285.A
sa1   --   U95833.A
sa0   DT   U95694.Y
sa0   DT   U95692.Y
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_0_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_0_.CLK
sa1   DT   U95842.Y
sa0   --   U95842.B
sa0   --   U95842.A
sa0   --   U95841.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_0_.D
sa1   DT   U58409.X
sa1   --   U95841.A
sa1   DT   U50288.X
sa1   --   U50288.B
sa1   --   U50288.A
sa1   --   U58409.A
sa0   PT   U95688.B
sa0   DT   U95688.A
sa1   DT   U95688.Y
sa0   DT   U53385.Y
sa1   --   U53385.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_80_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_80_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_80_.CLK
sa1   DT   U69781.Y
sa0   --   U69781.B1
sa0   --   U95882.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_80_.D
sa0   PT   U69781.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_0_.Q
sa1   --   U95882.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_0_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_0_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_0_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_0_.CLK
sa0   DT   U51661.Y
sa1   --   U51661.A
sa0   DT   U95820.Y
sa0   --   U95821.B
sa1   DT   U95820.Y
sa0   --   U95820.B
sa0   --   U95820.A
sa0   --   U50158.Y
sa1   --   U50158.A
sa1   --   U95821.B
sa1   DT   U50158.Y
sa0   --   U50158.A
sa1   --   U95820.A
sa0   DT   U95712.Y
sa1   --   U95712.A
sa1   --   U95712.B
sa1   DT   U95710.X
sa1   DT   U95645.Y
sa0   --   U95645.B
sa0   --   U95645.A
sa0   --   U53495.Y
sa1   --   U53495.A
sa0   DT   U57370.Y
sa1   --   U57370.A
sa0   PT   U95711.B
sa0   DT   U95711.A
sa1   DT   U95711.Y
sa0   DT   U52162.Y
sa1   --   U52162.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_97_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_97_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_97_.CLK
sa1   DT   U95849.Y
sa0   --   U95849.B1
sa0   --   U95848.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_97_.D
sa0   PT   U95849.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_17_.Q
sa1   --   U95848.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_17_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_17_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_17_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_17_.CLK
sa0   DT   U95732.Y
sa1   --   U95732.A
sa1   --   U95732.B
sa1   DT   U57841.X
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_16_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_16_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_16_.CLK
sa1   DT   U95774.Y
sa0   --   U95774.B
sa0   --   U95774.A
sa0   --   U95773.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_16_.D
sa1   DT   U95772.X
sa1   --   U95773.A
sa0   DT   U95770.Y
sa1   --   U95770.B1
sa1   --   U50619.Y
sa0   --   U50619.A
sa0   --   U95772.A
sa1   DT   U95769.Y
sa0   --   U95769.B1
sa0   --   U49952.Y
sa1   --   U49952.A
sa1   DT   U95747.Y
sa0   --   U95747.B1
sa0   --   U95746.Y
sa1   --   U95746.B1
sa1   --   U95745.Y
sa0   --   U95745.B1
sa1   DT   U50741.Y
sa0   --   U50741.A
sa0   DT   U95735.Y
sa1   --   U95735.A
sa1   --   U95735.B
sa0   PT   U95733.B
sa0   DT   U95733.A
sa1   DT   U95733.Y
sa0   DT   U52272.Y
sa1   --   U52272.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_95_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_95_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_95_.CLK
sa1   DT   U95853.Y
sa0   --   U95853.B1
sa0   --   U95852.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_95_.D
sa0   PT   U95853.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_15_.Q
sa1   --   U95852.B
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_15_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_15_.D
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_15_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_15_.DE
sa1   DT   U95734.X
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_15_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_15_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_15_.CLK
sa1   DT   U95778.Y
sa0   --   U95778.B
sa0   --   U95778.A
sa0   --   U95777.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rx_a_reg_15_.D
sa1   DT   U95776.Y
sa1   --   U95777.A
sa1   DT   U95776.B
sa0   DT   U95775.Y
sa0   --   U95776.A
sa1   DT   U95775.A
sa0   DT   U95748.Y
sa0   DT   U95771.Y
sa0   --   U95772.B
sa1   DT   U50731.Y
sa0   --   U50731.A
sa1   --   U95771.A
sa0   DT   U95749.Y
sa0   PT   U95731.B
sa0   DT   U95731.A
sa1   DT   U95731.Y
sa0   DT   U52113.Y
sa1   --   U52113.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_96_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_96_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_96_.CLK
sa1   DT   U95851.Y
sa0   --   U95851.B1
sa0   --   U95850.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_96_.D
sa0   PT   U95851.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_16_.Q
sa1   --   U95850.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_16_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_16_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_16_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_16_.CLK
sa0   DT   U95751.Y
sa1   --   U95751.B1
sa1   --   U59869.Y
sa0   --   U59869.B1
sa0   DT   U95752.Y
sa0   DT   U95760.Y
sa0   --   U95761.B
sa1   DT   U51073.Y
sa0   --   U51073.A
sa1   --   U95760.A
sa0   DT   U95755.Y
sa0   PT   U95640.B
sa0   DT   U95640.A
sa1   DT   U95640.Y
sa0   DT   U52557.Y
sa1   --   U52557.A
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_98_.Q
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_98_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_98_.CLK
sa0   PT   U95847.A2
sa1   DT   U95847.Y
sa0   --   U95847.B1
sa0   --   U95846.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncQueueSink_deq_bits_reg_sync_0_reg_98_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_18_.Q
sa1   --   U95846.B
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_18_.DE
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_18_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_18_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_rx_AsyncQueueSource_6_mem_0_a_reg_18_.CLK
sa1   DT   U95766.Y
sa1   --   U95767.A
sa0   DT   U95764.Y
sa0   --   U95766.A
sa1   DT   U50944.Y
sa0   --   U50944.A
sa1   --   U95764.A
sa1   DT   U60617.Y
sa0   --   U60617.B1
sa1   --   U95766.B
sa1   PT   U95931.A
sa1   PT   U95932.A
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_10_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_10_.CLK
sa1   DT   U62456.Y
sa0   --   U62456.A
sa0   --   U97315.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_10_.D
sa1   PT   U97315.C1
sa1   PT   U97315.B1
sa1   PT   U97315.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_10_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_10_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_10_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_10_.Q
sa1   --   U97315.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_10_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_10_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_10_.CLK
sa1   DT   U95930.Y
sa0   --   U95930.C1
sa0   --   U95930.B1
sa0   --   U95929.Y
sa0   --   U95928.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_10_.D
sa0   DT   U95930.A1
sa0   DT   U61775.A1
sa0   --   U61775.A2
sa0   DT   U61775.X
sa1   PT   U95928.A
sa1   PT   U95929.A
sa0   DT   U51416.Y
sa1   --   U51416.A
sa1   --   U97314.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_9_.D
sa1   DT   U51416.Y
sa0   --   U51416.A
sa0   --   U97314.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_9_.D
sa1   PT   U97314.C1
sa1   PT   U97314.B1
sa1   PT   U97314.A1
sa0   DT   U97314.A2
sa0   --   U97314.A1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_9_.Q
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_9_.Q
sa1   --   U97314.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_9_.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_9_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_9_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_9_.Q
sa0   DT   U95925.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_9_.D
sa1   DT   U95925.Y
sa0   --   U95925.B
sa0   --   U95925.A
sa0   --   U95925.C
sa0   --   U95923.Y
sa0   --   U95922.Y
sa0   --   U95924.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_9_.D
sa1   DT   U95922.B
sa1   DT   U95922.Y
sa0   --   U95922.B
sa0   --   U95922.A
sa1   --   U95925.A
sa1   DT   U95919.Y
sa0   --   U95919.C1
sa0   --   U95919.B1
sa0   --   U95918.Y
sa0   DT   U95919.A1
sa0   DT   U95919.Y
sa1   DT   U95918.B
sa1   DT   U95918.Y
sa0   --   U95918.B
sa1   --   U95918.A_N
sa1   --   U95919.C1
sa1   PT   U95923.A
sa1   DT   U95924.A
sa0   DT   U51415.Y
sa1   --   U51415.A
sa1   --   U97313.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_8_.D
sa1   DT   U51415.Y
sa0   --   U51415.A
sa0   --   U97313.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_8_.D
sa0   DT   U97313.A2
sa0   --   U97313.A1
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_8_.Q
sa1   PT   U97313.C1
sa1   PT   U97313.B1
sa1   PT   U97313.A1
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_8_.Q
sa1   --   U97313.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_8_.D
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_8_.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_8_.Q
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_8_.Q
sa0   DT   U95917.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_8_.D
sa1   DT   U95917.Y
sa0   --   U95917.B
sa0   --   U95917.A
sa0   --   U95916.Y
sa0   --   U95915.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_8_.D
sa1   DT   U95915.A
sa1   DT   U95915.Y
sa0   --   U95915.B
sa0   --   U95915.A
sa1   --   U95917.A
sa1   DT   U95912.Y
sa0   --   U95912.B
sa0   --   U95912.A
sa0   --   U95912.C
sa0   --   U95908.Y
sa0   --   U95911.Y
sa1   --   U95911.B1
sa1   --   U95910.Y
sa0   --   U95910.B1
sa0   --   U95909.Y
sa0   DT   U95912.Y
sa1   DT   U95908.B
sa0   DT   U95891.X
sa0   --   U95891.B1
sa0   --   U95890.Y
sa0   DT   U95889.A1
sa0   DT   U95889.X
sa0   --   U95889.B1
sa0   --   U95891.A1
sa1   DT   U95890.A1
sa1   DT   U95890.B2
sa1   DT   U95911.A2
sa0   DT   U95911.A1
sa0   --   U95911.A2
sa1   DT   U95911.Y
sa1   --   U95912.C
sa0   DT   U47598.Y
sa1   --   U47598.A
sa0   DT   U51377.Y
sa1   --   U51377.A
sa0   --   U95910.A1
sa1   DT   U95909.A2
sa1   DT   U95909.B2
sa1   PT   U95916.A1
sa1   DT   U95916.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_7_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_7_.CLK
sa1   DT   U62455.Y
sa0   --   U62455.A
sa0   --   U97312.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_7_.D
sa1   PT   U97312.C1
sa1   PT   U97312.B1
sa1   PT   U97312.A1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_7_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_7_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_7_.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_401_5_reg_7_.Q
sa1   --   U97312.A2
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_7_.Q
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_7_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_7_.CLK
sa1   DT   U95906.Y
sa0   --   U95906.B
sa0   --   U95906.A
sa0   --   U95905.Y
sa0   --   U95903.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_rxQ__T_2_0_data_reg_7_.D
sa1   DT   U95903.A
sa1   DT   U95897.Y
sa0   --   U95897.D
sa0   --   U95897.C
sa0   --   U95897.B
sa0   --   U95897.A
sa0   --   U95896.Y
sa0   --   U95895.Y
sa1   --   U95895.B1
sa0   --   U95888.Y
sa1   --   U95894.Y
sa1   DT   U95888.B
sa1   DT   U59989.Y
sa0   --   U59989.B1
sa1   --   U95895.A2
sa0   DT   U59989.A1
sa1   DT   U95894.A2_N
sa0   DT   U95893.Y
sa0   --   U95894.B1
sa1   DT   U95893.B
sa1   DT   U95896.B
sa1   PT   U95905.B1
sa1   PT   U95905.A1
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_6_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_6_.CLK
sa1   DT   U97160.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_6_.D
sa1   PT   U97160.A1
sa1   PT   U97160.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_5_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_5_.CLK
sa1   DT   U97159.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_5_.D
sa1   PT   U97159.A1
sa1   PT   U97159.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_4_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_4_.CLK
sa1   DT   U97158.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_4_.D
sa1   PT   U97158.A1
sa1   PT   U97158.B1
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_3_.CLK
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_3_.CLK
sa1   DT   U97157.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_3_.D
sa1   PT   U97157.A1
sa1   PT   U97157.B1
sa1   PT   U97155.A1
sa0   DT   U97155.X
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_2_.D
sa0   DT   U97155.B1
sa1   DT   U97155.X
sa1   --   U97155.B1
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_2_.D
sa1   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_1_.CLK
sa1   PT   U97156.A1
sa1   DT   U97156.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_1_.D
sa1   PT   U97156.B1
sa0   DT   U97153.Y
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_0_.D
sa0   DT   U97153.A_N
sa1   DT   U97153.Y
sa0   --   U97153.B
sa1   --   U97153.A_N
sa0   --   U97152.Y
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_420_reg_0_.D
sa1   PT   U97152.B1
sa1   PT   U97152.A1
sa1   PT   u0_rcg_div4_core_reg.RESET_B
sa0   DT   u0_rcg_div4_core_reg.CLK
sa1   DT   u0_rcg_div4_core_reg.CLK
sa0   DT   u0_rcg_div4_core_reg.RESET_B
sa0   DT   U58202.B1
sa1   DT   U58202.Y
sa1   --   u0_rcg_div4_core_reg.D
sa1   DT   U58202.B2
sa1   --   U58202.B1
sa0   DT   U58202.Y
sa0   --   u0_rcg_div4_core_reg.D
sa0   DT   U58202.A2_N
sa0   --   U58202.A1_N
sa1   DT   U58202.A1_N
sa0   DT   U58202.B2
sa1   DT   U58202.A2_N
sa0   DT   U55529.Y
sa1   --   U55529.A
sa1   --   u0_rcg_cnt_reg_0_.Q
sa1   DT   U55529.Y
sa0   --   U55529.A
sa0   --   u0_rcg_cnt_reg_0_.Q
sa1   PT   u0_rcg_cnt_reg_0_.RESET_B
sa1   DT   u0_rcg_cnt_reg_0_.CLK
sa0   DT   u0_rcg_cnt_reg_0_.RESET_B
sa0   DT   u0_rcg_cnt_reg_0_.D
sa1   DT   u0_rcg_cnt_reg_0_.D
sa0   DT   u0_rcg_cnt_reg_0_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_s_out_reg.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_s_out_reg.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_s_out_reg.RESET_B
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_s_out_reg.RESET_B
sa0   DT   U104059.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_s_out_reg.D
sa1   DT   U104059.A2
sa1   --   U104059.A1
sa1   --   U58201.Y
sa0   --   U58201.A
sa0   DT   U104059.A2
sa1   DT   U104059.Y
sa0   --   U104059.B1
sa0   --   U47790.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_s_out_reg.D
sa0   DT   U58201.Y
sa1   --   U58201.A
sa0   --   U104059.A1
sa1   DT   U103928.A2
sa1   --   U103928.A1
sa1   --   U103927.Y
sa0   DT   U103928.Y
sa0   DT   U103927.B2
sa0   DT   U103927.A1
sa1   DT   U47790.Y
sa0   --   U47790.B
sa0   --   U47790.A
sa0   --   U47791.Y
sa1   --   U104059.B1
sa1   DT   U47791.Y
sa0   --   U47791.B1
sa0   --   U104058.Y
sa1   --   U47790.A
sa1   PT   U60202.Y
sa0   --   U60202.B1
sa0   --   U103929.Y
sa0   DT   U60202.Y
sa1   DT   U60202.A2
sa1   --   U60202.A1
sa0   PT   U60202.A1
sa1   PT   U103929.B
sa0   DT   U104011.Y
sa0   --   U47791.A2
sa1   DT   U104011.A1
sa1   --   U104011.A2
sa1   --   U103987.Y
sa0   --   U103987.B1
sa0   --   U103986.Y
sa1   DT   U103934.Y
sa0   --   U103934.B
sa0   --   U103934.A
sa0   --   U103933.Y
sa0   --   U103932.Y
sa1   DT   U103933.A
sa0   PT   U103987.A1
sa0   PT   U48598.Y
sa1   --   U48598.A
sa1   DT   U48598.Y
sa0   --   U48598.A
sa1   PT   U103937.Y
sa0   --   U103937.B
sa0   --   U103937.A
sa0   --   U103936.Y
sa0   --   U103935.Y
sa0   DT   U103937.Y
sa1   PT   U103935.B
sa1   DT   U103936.Y
sa0   --   U103936.B
sa0   --   U103936.A
sa1   --   U103937.B
sa1   PT   U103936.A
sa1   DT   U103974.A1
sa1   --   U103974.A2
sa1   --   U103953.X
sa1   --   U103968.Y
sa0   --   U103968.D
sa0   --   U103968.C
sa0   --   U103968.B
sa0   --   U103968.A
sa0   --   U103967.Y
sa0   --   U103964.Y
sa0   --   U103959.Y
sa0   DT   U103974.Y
sa0   --   U103987.A2
sa1   DT   U103953.A2
sa1   DT   U103953.B2
sa1   PT   U103953.A1
sa1   PT   U103953.B1
sa1   PT   U103950.X
sa1   --   U103950.A
sa1   --   U103949.Y
sa0   PT   U103949.B
sa0   PT   U103949.C
sa1   DT   U103941.Y
sa0   --   U103941.B
sa0   --   U103941.A
sa0   --   U103940.Y
sa0   --   U103939.Y
sa1   DT   U103939.B
sa1   DT   U103940.A
sa0   PT   U50814.Y
sa1   --   U50814.A
sa0   DT   U103945.Y
sa1   PT   U103945.Y
sa0   --   U103945.B
sa0   --   U103945.A
sa0   --   U103944.Y
sa0   --   U103943.Y
sa1   PT   U103943.B
sa1   DT   U103944.Y
sa0   --   U103944.B
sa0   --   U103944.A
sa1   --   U103945.B
sa1   PT   U103944.A
sa0   DT   U59423.Y
sa1   --   U59423.A
sa0   DT   U103948.Y
sa1   DT   U103948.Y
sa0   --   U103948.B
sa0   --   U103948.A
sa0   --   U103947.Y
sa0   --   U103946.Y
sa1   DT   U103946.B
sa1   DT   U103947.A
sa1   DT   U103947.Y
sa0   --   U103947.B
sa0   --   U103947.A
sa1   --   U103948.B
sa1   PT   U103952.X
sa1   --   U103952.A
sa1   --   U103951.Y
sa0   PT   U103951.B
sa0   PT   U103951.C
sa0   DT   U51203.Y
sa1   --   U51203.A
sa1   DT   U51203.Y
sa0   --   U51203.A
sa0   DT   U50305.Y
sa1   PT   U50305.Y
sa0   --   U50305.B
sa0   --   U50305.A
sa0   --   U103955.Y
sa0   --   U103954.Y
sa1   PT   U103954.B
sa1   DT   U103955.Y
sa0   --   U103955.B
sa0   --   U103955.A
sa1   --   U50305.B
sa1   PT   U103955.A
sa1   DT   U103959.A2
sa1   DT   U103959.B2
sa1   PT   U103959.B1
sa1   PT   U103959.A1
sa1   DT   U103957.X
sa1   --   U103957.A
sa1   --   U103956.Y
sa0   DT   U103956.C
sa1   PT   U48662.Y
sa0   PT   U48662.B
sa1   PT   U103958.A
sa1   PT   U103958.B
sa0   PT   U103958.Y
sa1   DT   U103964.B2
sa1   PT   U103964.B1
sa1   PT   U103964.A1
sa1   DT   U103964.A2
sa1   DT   U103961.X
sa1   --   U103961.A
sa1   --   U103960.Y
sa0   DT   U103961.X
sa0   --   U103961.A
sa0   --   U103960.Y
sa1   --   U103960.C
sa1   --   U103960.A
sa1   --   U103960.B
sa0   DT   U103960.B
sa0   DT   U103960.A
sa0   DT   U103960.C
sa1   PT   U103963.X
sa1   --   U103963.A
sa1   --   U103962.Y
sa0   PT   U103962.C
sa1   DT   U103967.A2
sa1   DT   U103967.B2
sa1   PT   U103967.A1
sa1   PT   U59126.Y
sa0   PT   U59126.B
sa0   PT   U59126.A
sa1   DT   U103966.X
sa1   --   U103966.A
sa1   --   U103965.Y
sa0   DT   U103966.X
sa0   --   U103966.A
sa0   --   U103965.Y
sa1   --   U103965.C
sa1   --   U103965.A
sa1   --   U103965.B
sa0   DT   U103965.C
sa0   DT   U103965.B
sa1   DT   U59526.Y
sa0   --   U59526.A
sa0   DT   U59526.Y
sa1   --   U59526.A
sa1   PT   U60769.Y
sa1   DT   U103979.Y
sa0   --   U103979.D
sa0   --   U103979.C
sa0   --   U103979.B
sa0   --   U103979.A
sa0   --   U103978.Y
sa0   --   U103977.Y
sa0   --   U103976.Y
sa0   --   U103975.Y
sa1   --   U103986.A2
sa1   DT   U103975.B2
sa1   DT   U103975.A2
sa1   PT   U103975.B1
sa1   PT   U103975.A1
sa1   DT   U103976.A2
sa1   DT   U103976.B2
sa1   PT   U103976.B1
sa1   PT   U103976.A1
sa1   DT   U103977.A2
sa1   DT   U103977.B2
sa1   PT   U103977.B1
sa1   PT   U103977.A1
sa1   DT   U103978.A2
sa1   DT   U103978.B2
sa1   PT   U103978.A1
sa1   DT   U48098.Y
sa0   --   U48098.A
sa0   DT   U48098.Y
sa1   --   U48098.A
sa1   DT   U104058.A2
sa1   --   U104058.A1
sa1   --   U104034.Y
sa0   --   U104034.B1
sa0   --   U104033.Y
sa1   DT   U104058.Y
sa0   --   U104058.C1
sa1   --   U47791.B1
sa1   DT   U104058.B2
sa1   --   U104058.B1
sa1   --   U104057.Y
sa0   --   U104057.B1
sa0   --   U104056.Y
sa0   DT   U104058.B1
sa1   PT   U104058.C1
sa1   DT   U104034.A2
sa1   --   U104034.A1
sa1   --   U104022.Y
sa0   DT   U104034.Y
sa0   --   U104058.A2
sa0   PT   U104034.A1
sa1   DT   U104022.A1
sa1   --   U104022.A2
sa1   --   U104012.X
sa1   --   U104016.Y
sa0   --   U104016.D
sa0   --   U104016.C
sa0   --   U104016.B
sa0   --   U104016.A
sa0   --   U104015.Y
sa0   --   U104014.Y
sa0   --   U104013.Y
sa0   DT   U104022.Y
sa0   --   U104034.A2
sa1   DT   U104022.B1
sa1   --   U104022.B2
sa1   --   U104017.X
sa1   --   U104021.Y
sa0   --   U104021.D
sa0   --   U104021.C
sa0   --   U104021.B
sa0   --   U104021.A
sa0   --   U104020.Y
sa0   --   U104019.Y
sa0   --   U104018.Y
sa1   DT   U104012.A2
sa1   DT   U104012.B2
sa1   PT   U104012.A1
sa1   PT   U104012.B1
sa0   DT   U104016.Y
sa0   --   U104022.A2
sa1   DT   U104013.A2
sa1   DT   U104013.B2
sa1   PT   U104013.B1
sa1   PT   U104013.A1
sa1   DT   U104014.A1
sa1   DT   U104014.B2
sa0   DT   U104014.A2
sa0   --   U104014.A1
sa1   DT   U104014.Y
sa1   --   U104016.C
sa1   DT   U104015.B1
sa0   DT   U104015.B2
sa0   --   U104015.B1
sa1   DT   U104015.Y
sa1   --   U104016.D
sa1   PT   U104015.A1
sa1   DT   U104017.A2
sa1   DT   U104017.B2
sa1   DT   U104017.B1
sa0   DT   U104021.Y
sa0   --   U104022.B2
sa1   DT   U104021.D
sa1   DT   U104018.A2
sa1   DT   U104018.B2
sa1   DT   U104019.B2
sa1   DT   U104019.A2
sa1   DT   U104019.A1
sa1   DT   U104020.A2
sa1   DT   U104020.B2
sa1   PT   U104033.A1
sa1   DT   U104027.Y
sa0   --   U104027.D
sa0   --   U104027.C
sa0   --   U104027.B
sa0   --   U104027.A
sa0   --   U104026.Y
sa0   --   U104025.Y
sa0   --   U104024.Y
sa0   --   U104023.Y
sa1   --   U104033.A2
sa1   DT   U104023.B2
sa1   DT   U104023.A2
sa1   PT   U104023.B1
sa1   PT   U104023.A1
sa1   DT   U104024.A2
sa1   DT   U104024.B2
sa1   PT   U104024.B1
sa1   PT   U104024.A1
sa1   DT   U104025.A2
sa1   DT   U104025.B2
sa1   PT   U104025.B1
sa1   PT   U104025.A1
sa1   DT   U104026.A2
sa1   DT   U104026.B2
sa1   PT   U104026.A1
sa1   DT   U104045.A1
sa1   --   U104045.A2
sa1   --   U104035.X
sa1   --   U104039.Y
sa0   --   U104039.D
sa0   --   U104039.C
sa0   --   U104039.B
sa0   --   U104039.A
sa0   --   U104038.Y
sa0   --   U104037.Y
sa0   --   U104036.Y
sa0   DT   U104045.Y
sa0   --   U104057.A2
sa1   DT   U104038.A2
sa1   DT   U59183.A
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncResetReg_q_reg.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncResetReg_q_reg.SET_B
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncResetReg_q_reg.CLK
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncResetReg_q_reg.CLK
sa0   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx_AsyncResetReg_q_reg.SET_B
sa1   PT   U51068.B
sa0   DT   U51068.X
sa0   --   U51068.A
sa0   --   U51068.B
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_397_reg.Q
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_398_reg.D
sa1   DT   U51068.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_398_reg.D
sa1   DT   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_397_reg.Q
sa1   --   U51068.A
sa1   DT   U58385.X
sa1   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_397_reg.D
sa1   DT   U58385.A
sa0   DT   U58385.X
sa0   --   U58385.A
sa0   --   U58385.B
sa0   --   u0_soc_top_u0_ChiplinkBridge_chiplink_tx__T_397_reg.D
sa0   DT   U61737.Y
sa0   --   U77336.B1
sa0   DT   U77334.B1
sa1   DT   U77334.Y
sa1   --   U61737.B1
sa1   DT   U77337.Y
sa0   --   U77337.B
sa0   --   U77337.A
sa1   --   U77338.C
sa1   DT   U90020.B
sa1   PT   U90020.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_jump_mem_reg.CLK
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_jump_mem_reg.CLK
sa1   DT   U90118.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_jump_mem_reg.D
sa1   PT   U89249.A
sa1   PT   U89254.Y
sa0   --   U89254.B
sa0   --   U89254.A
sa0   --   U89254.C
sa0   --   U89253.Y
sa0   PT   U89253.A_N
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_q_reg_0_.Q
sa1   --   U66965.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_q_reg_0_.D
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_d_sync1_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_1_d_sync1_reg_0_.D
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_d_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_1_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_d_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_1_.Q
sa1   PT   U73733.Y
sa0   --   U73733.B
sa0   --   U73733.A
sa0   --   U73732.Y
sa0   --   U73731.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_d_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_1_.D
sa1   PT   U73732.B
sa1   PT   U66966.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_q_reg_0_.Q
sa1   --   U66966.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_q_reg_0_.D
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_d_sync1_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_2_d_sync1_reg_0_.D
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_d_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_2_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_d_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_2_.Q
sa1   PT   U73726.Y
sa0   --   U73726.B
sa0   --   U73726.A
sa0   --   U73726.C
sa0   --   U73725.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_d_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_2_.D
sa1   PT   U73725.B
sa1   PT   U66967.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_q_reg_0_.Q
sa1   --   U66967.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_q_reg_0_.D
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_d_sync1_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_u_sync_wr_ptr_gry_u_cdc_capt_sync_ptr_0_d_sync1_reg_0_.D
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_d_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_d_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.Q
sa1   PT   U73730.Y
sa0   --   U73730.B
sa0   --   U73730.A
sa0   --   U73729.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_d_fifo_wr_u_cdc_launch_wr_ptr_gry_out_async_reg_0_.D
sa1   PT   U73729.B
sa1   PT   U67019.A
sa1   PT   U67020.A
sa1   PT   U67021.A
sa1   DT   U89033.Y
sa0   --   U89033.B
sa0   --   U89033.A
sa1   --   U89034.B
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_mem_w_en_mem_reg.CLK
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_mem_w_en_mem_reg.CLK
sa1   PT   U69401.A2_N
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_mem_w_en_ex_reg.CLK
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_mem_w_en_ex_reg.CLK
sa1   PT   U69044.A2_N
sa1   DT   U47083.Y
sa1   --   U56507.B
sa0   DT   U48755.X
sa0   --   U47083.A
sa0   DT   U64813.Y
sa0   --   U48755.A
sa1   DT   U58662.B1
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_tip_reg.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_tip_reg.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_tip_reg.Q
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_tip_reg.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_tip_reg.RESET_B
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_shift_tip_reg.RESET_B
sa1   DT   osc_in
sa0   DT   osc_in
sa0   DT   U90574.A2
sa1   DT   U90574.X
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_tip_reg.D
sa0   DT   U90574.X
sa0   --   U90574.B1
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_shift_tip_reg.D
sa1   DT   U90574.A2
sa1   --   U90574.A1
sa1   PT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_8_.RESET_B
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_8_.CLK
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_8_.CLK
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_8_.Q
sa0   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_8_.RESET_B
sa1   DT   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_8_.Q
sa1   DT   U93089.Y
sa0   --   U93089.B1
sa0   --   U93088.Y
sa1   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_8_.D
sa0   DT   U93089.A2
sa1   DT   U93089.A2
sa1   --   U93089.A1
sa1   --   U50620.Y
sa0   --   U50620.A
sa0   DT   U93089.Y
sa0   --   u0_soc_top_u0_spi_flash_u0_spi_top_ctrl_reg_8_.D
sa0   DT   U90787.Y
sa1   DT   U90787.Y
sa0   --   U90787.B
sa0   --   U90787.A
sa0   --   U90786.X
sa0   --   U90786.B1
sa0   --   U60828.Y
sa1   DT   U60828.A2
sa1   --   U60828.A1
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_8_.Q
sa1   DT   U90294.Y
sa0   --   U90294.B
sa0   --   U90294.A
sa0   --   U90293.Y
sa1   --   U90293.B1
sa0   --   U90291.Y
sa1   --   U90292.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_paddr_i_reg_8_.D
sa0   DT   U57574.X
sa0   --   U57574.A
sa0   --   U57574.B
sa0   DT   U49742.Y
sa1   --   U49742.A
sa1   --   U62878.X
sa1   --   U62878.B
sa1   --   U62878.A
sa1   DT   U49742.Y
sa0   --   U49742.A
sa0   --   U62878.X
sa0   DT   U62878.B
sa1   DT   U57866.Y
sa0   --   U57866.B
sa0   --   U57866.A
sa0   DT   U70760.X
sa0   --   U70760.C
sa0   --   U70760.A
sa0   --   U70760.B
sa0   --   U70759.Y
sa1   --   U70759.A
sa1   --   U70759.B
sa1   --   U70759.C
sa1   --   U70759.D
sa0   --   U61521.Y
sa1   --   U61521.A
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_6_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_6_.RESET_B
sa1   DT   U97162.B
sa1   DT   U97162.A
sa1   DT   U97162.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_6_.D
sa1   DT   U70775.Y
sa0   DT   U70775.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_5_.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_5_.Q
sa1   DT   U70776.X
sa1   --   U70776.B1
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_5_.D
sa1   DT   U70776.A1
sa0   DT   U70774.Y
sa1   DT   U70774.A
sa1   DT   U70773.Y
sa0   DT   U70773.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_3_.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_3_.Q
sa1   DT   U62501.X
sa1   --   U62501.B1
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_3_.D
sa1   DT   U62501.A1
sa0   DT   U70772.Y
sa1   DT   U70772.A
sa1   DT   U70771.Y
sa0   DT   U70771.C
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_0_.RESET_B
sa1   DT   U88927.Y
sa0   --   U88927.C1
sa0   --   U88927.B1
sa0   --   U88925.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_axi_len_count_reg_0_.D
sa0   DT   U70770.X
sa0   --   U70770.C
sa0   --   U70770.A
sa0   --   U70770.B
sa0   --   U70763.Y
sa0   DT   U70763.A_N
sa0   DT   U70761.Y
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_pwrite_i_reg.Q
sa1   DT   U95207.Y
sa0   --   U95207.B1
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_apb_m_pwrite_i_reg.D
sa0   DT   U95207.A1
sa0   DT   U57564.Y
sa1   --   U57564.A
sa0   DT   U88763.Y
sa1   DT   U88763.Y
sa0   --   U88763.B
sa0   --   U88763.A
sa1   DT   U88763.B
sa0   DT   U49807.Y
sa1   DT   U49807.B
sa1   PT   U70795.B1
sa0   DT   U70795.A2
sa1   DT   U70795.Y
sa0   --   U70795.C1
sa0   --   U70795.B1
sa0   DT   U70795.Y
sa1   DT   U48552.Y
sa0   --   U48552.A
sa0   --   U58770.Y
sa1   PT   U66813.S
sa1   DT   U66813.A0
sa0   DT   U66813.Y
sa1   DT   U66782.X
sa1   DT   U66782.A0
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_13_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_13_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_13_.CLK
sa1   DT   U78162.Y
sa0   --   U78162.B
sa0   --   U78162.A
sa0   --   U78162.C
sa0   --   U78160.Y
sa1   --   U78160.B1
sa0   --   U78158.Y
sa0   --   U78161.Y
sa1   --   U78159.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_13_.D
sa1   PT   U78158.A
sa1   PT   U47118.X
sa1   --   U47118.A
sa1   PT   U57509.Y
sa0   DT   U57509.A
sa0   DT   U69962.Y
sa1   DT   U69962.B
sa0   DT   U60333.Y
sa1   DT   U66766.S
sa0   DT   U66766.A0
sa0   DT   U66766.X
sa0   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_28_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_28_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_28_.CLK
sa0   DT   U78234.Y
sa0   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_28_.D
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_22_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_22_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_22_.CLK
sa1   DT   U81095.Y
sa0   --   U81095.B
sa0   --   U81095.A
sa0   --   U81095.C
sa0   --   U81093.Y
sa1   --   U81093.B1
sa0   --   U81091.Y
sa0   --   U81094.Y
sa1   --   U81092.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_22_.D
sa1   PT   U81091.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_20_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_20_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_20_.CLK
sa1   DT   U77058.Y
sa0   --   U77058.B
sa0   --   U77058.A
sa0   --   U77058.C
sa0   --   U77056.Y
sa1   --   U77056.B1
sa0   --   U77054.Y
sa0   --   U77057.Y
sa1   --   U77055.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_20_.D
sa1   PT   U77054.A
sa1   PT   U48382.X
sa1   --   U48382.A
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_18_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_18_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_18_.CLK
sa1   DT   U77414.Y
sa0   --   U77414.B
sa0   --   U77414.A
sa0   --   U77414.C
sa0   --   U77412.Y
sa1   --   U77412.B1
sa0   --   U77410.Y
sa0   --   U77413.Y
sa1   --   U77411.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_18_.D
sa1   PT   U77410.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_8_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_8_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_8_.CLK
sa1   DT   U79488.Y
sa0   --   U79488.B
sa0   --   U79488.A
sa0   --   U79488.C
sa0   --   U79486.Y
sa1   --   U79486.B1
sa0   --   U79484.Y
sa0   --   U79487.Y
sa1   --   U79485.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_8_.D
sa1   PT   U79484.A
sa0   DT   U52887.Y
sa1   --   U52887.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_6_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_6_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_6_.CLK
sa1   DT   U88205.Y
sa0   --   U88205.B
sa0   --   U88205.A
sa0   --   U88205.C
sa0   --   U88203.Y
sa1   --   U88203.B1
sa0   --   U88201.Y
sa0   --   U88204.Y
sa1   --   U88202.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_6_.D
sa1   PT   U88201.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_2_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_2_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_2_.CLK
sa1   DT   U89819.Y
sa0   --   U89819.B
sa0   --   U89819.A
sa0   --   U89819.C
sa0   --   U89817.Y
sa1   --   U89817.B1
sa0   --   U89815.Y
sa0   --   U89818.Y
sa1   --   U89816.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_2_.D
sa1   PT   U89815.A
sa1   DT   U56313.Y
sa0   --   U56313.B
sa0   --   U56313.A
sa0   DT   U56507.Y
sa0   PT   U48368.X
sa0   --   U48368.A
sa0   PT   U47155.X
sa0   --   U47155.A
sa0   PT   U49567.Y
sa1   --   U49567.A
sa1   --   U49613.Y
sa0   PT   U49613.B
sa1   PT   U59128.Y
sa0   --   U59128.A
sa0   DT   U48860.X
sa0   --   U48860.A
sa1   DT   U48860.X
sa1   --   U48860.A
sa0   DT   U55890.Y
sa1   --   U55890.A
sa1   --   u0_rcg_rst_s2_reg.Q
sa1   DT   U55890.Y
sa0   --   U55890.A
sa0   --   u0_rcg_rst_s2_reg.Q
sa1   PT   u0_rcg_rst_s2_reg.RESET_B
sa0   DT   u0_rcg_rst_s2_reg.CLK
sa1   DT   u0_rcg_rst_s2_reg.CLK
sa0   DT   u0_rcg_rst_s2_reg.D
sa0   --   u0_rcg_rst_s1_reg.Q
sa0   DT   u0_rcg_rst_s2_reg.RESET_B
sa1   DT   u0_rcg_rst_s2_reg.D
sa1   --   u0_rcg_rst_s1_reg.Q
sa0   DT   u0_rcg_rst_s1_reg.D
sa1   DT   u0_rcg_rst_s1_reg.RESET_B
sa0   DT   u0_rcg_rst_s1_reg.CLK
sa1   DT   u0_rcg_rst_s1_reg.CLK
sa0   DT   u0_rcg_rst_s1_reg.RESET_B
sa0   DT   U72389.HI
sa1   DT   U72389.LO
sa1   DT   sys_rst
sa0   DT   sys_rst
sa0   DT   U49227.Y
sa1   --   U49227.A
sa1   DT   U58481.Y
sa0   --   U58481.A
sa0   --   U57043.Y
sa1   DT   U57043.A
sa1   DT   U57161.X
sa1   --   U57161.A
sa1   DT   U91204.Y
sa0   DT   U91204.B
sa0   DT   U47729.Y
sa0   DT   U70786.Y
sa1   DT   U70786.B
sa0   DT   U52103.Y
sa1   --   U52103.A
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_state_reg_0_.Q
sa0   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_state_reg_0_.Q
sa0   PT   U89968.B1
sa1   DT   U89968.A2
sa0   DT   U89968.Y
sa1   --   U89968.B1
sa0   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_state_reg_0_.D
sa1   DT   U89968.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_state_reg_0_.D
sa0   PT   U66797.Y
sa1   --   U66797.A
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_8_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_8_.RESET_B
sa1   PT   U51299.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_8_.D
sa1   PT   U51299.B
sa0   DT   U47314.Y
sa1   --   U47314.A
sa1   --   U47314.B
sa1   DT   U47315.Y
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_busmatrix_switch0_u_nic400_switch0_ml_build_bus_u_nic400_switch0_ml_blayer_0_bus_u_nic400_switch0_rd_ss_tt_4_3m_bus_empty_reg.SET_B
sa0   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_busmatrix_switch0_u_nic400_switch0_ml_build_bus_u_nic400_switch0_ml_blayer_0_bus_u_nic400_switch0_rd_ss_tt_4_3m_bus_empty_reg.Q
sa0   DT   U89034.Y
sa0   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_busmatrix_switch0_u_nic400_switch0_ml_build_bus_u_nic400_switch0_ml_blayer_0_bus_u_nic400_switch0_rd_ss_tt_4_3m_bus_empty_reg.D
sa0   DT   U49890.Y
sa1   --   U49890.A
sa1   DT   U71087.Y
sa1   PT   U67023.C
sa0   PT   U67023.Y
sa1   PT   U67018.A
sa1   PT   U66969.Y
sa0   --   U66969.A
sa0   PT   U66968.Y
sa1   PT   U66968.A
sa1   PT   U57722.Y
sa0   --   U57722.B
sa0   --   U57722.A
sa0   --   U57722.C
sa0   --   U66966.Y
sa0   --   U66965.Y
sa0   --   U66967.Y
sa1   PT   U66965.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_rpntr_gry_reg_1_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_rpntr_gry_reg_1_.Q
sa1   PT   U70846.A2
sa1   --   U70846.A1
sa1   --   U58427.Y
sa0   --   U58427.A
sa1   PT   U70846.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_d_fifo_rd_rpntr_gry_reg_1_.D
sa0   PT   U70844.Y
sa1   PT   U49827.A1
sa1   PT   U49827.X
sa1   --   U49827.B1
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_mem_axi_rw_w_state_reg_0_.CLK
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_mem_axi_rw_w_state_reg_0_.CLK
sa1   PT   U90126.A1
sa1   PT   U49891.Y
sa0   --   U49891.A
sa1   --   U90126.A0
sa0   PT   U89251.Y
sa0   PT   U89250.A1
sa0   PT   U89250.X
sa0   --   U89250.B1
sa0   --   U89249.Y
sa1   PT   U68665.B
sa1   PT   U60959.Y
sa0   --   U60959.A
sa0   DT   U60959.Y
sa1   --   U60959.A
sa0   DT   U48805.X
sa0   --   U48805.A
sa1   DT   U48805.X
sa1   --   U48805.A
sa1   PT   U69960.Y
sa0   --   U69960.A
sa0   PT   U64046.Y
sa0   PT   U64046.A_N
sa0   PT   U49654.Y
sa1   DT   U49654.Y
sa0   --   U49654.B
sa0   --   U49654.A
sa1   PT   U49654.B
sa0   DT   U49745.Y
sa1   --   U49745.A
sa1   --   U49745.B
sa1   --   U58033.Y
sa0   --   U58033.B
sa0   --   U58033.A
sa0   DT   U57396.X
sa1   --   U57396.B1_N
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_jump_mem_reg.Q
sa1   PT   U68644.Y
sa0   PT   U68644.A
sa0   DT   U57524.X
sa0   --   U57524.A
sa1   DT   U57524.X
sa1   --   U57524.A
sa0   PT   U68645.Y
sa1   PT   U68645.B
sa0   PT   U71953.Y
sa1   PT   U71953.B
sa1   PT   U61744.Y
sa0   --   U61744.A
sa1   PT   U49437.Y
sa0   --   U49437.A
sa0   PT   U57111.X
sa0   --   U57111.A
sa1   PT   U48187.Y
sa0   --   U48187.A
sa1   PT   U69101.Y
sa0   --   U69101.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_31_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_31_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_31_.CLK
sa1   DT   U90021.Y
sa0   --   U90021.B
sa0   --   U90021.A
sa0   --   U90021.C
sa0   --   U90019.Y
sa1   --   U90019.B1
sa0   --   U90017.Y
sa0   --   U90020.Y
sa1   --   U90018.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_31_.D
sa1   PT   U90017.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_29_.CLK
sa0   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_29_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_29_.CLK
sa0   DT   U77338.Y
sa0   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_29_.D
sa1   DT   U77336.Y
sa1   --   U77338.B
sa1   PT   U60956.Y
sa0   --   U60956.A
sa0   DT   U60956.Y
sa1   --   U60956.A
sa1   PT   U67712.Y
sa0   PT   U67712.A
sa1   PT   U51078.Y
sa0   --   U51078.A
sa0   DT   U51078.Y
sa1   --   U51078.A
sa1   PT   U48801.Y
sa0   --   U48801.A
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_ecall_mem_reg.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_ecall_mem_reg.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_ecall_mem_reg.CLK
sa1   DT   U74238.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_ecall_mem_reg.D
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_mret_mem_reg.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_mret_mem_reg.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_mret_mem_reg.CLK
sa1   DT   U88393.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_pipeline_regs_i_inst_mret_mem_reg.D
sa1   DT   U59111.Y
sa0   --   U59111.A
sa0   DT   U59111.Y
sa1   --   U59111.A
sa0   DT   U60331.Y
sa1   DT   U66759.X
sa1   DT   U66759.A0
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_11_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_11_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_11_.CLK
sa1   DT   U78599.Y
sa0   --   U78599.B
sa0   --   U78599.A
sa0   --   U78599.C
sa0   --   U78597.Y
sa1   --   U78597.B1
sa0   --   U78595.Y
sa0   --   U78598.Y
sa1   --   U78596.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_11_.D
sa1   PT   U78595.A
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_10_.CLK
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_10_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_10_.CLK
sa1   DT   U77938.Y
sa0   --   U77938.B
sa0   --   U77938.A
sa0   --   U77938.C
sa0   --   U77936.Y
sa1   --   U77936.B1
sa0   --   U77934.Y
sa0   --   U77937.Y
sa1   --   U77935.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_10_.D
sa1   PT   U77934.A
sa0   DT   U57880.Y
sa1   DT   U57880.B
sa0   DT   U66770.X
sa0   --   U66770.A
sa0   DT   U47957.Y
sa1   DT   U47957.B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_d_master_port_chan_slice_u_rev_regd_slice_buffer_full_reg_0_.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_d_master_port_chan_slice_u_rev_regd_slice_buffer_full_reg_0_.D
sa1   PT   U89102.Y
sa1   DT   U70764.Y
sa0   --   U70764.B
sa0   --   U70764.A
sa0   --   U70764.C
sa0   PT   U88882.Y
sa0   --   U88888.A1
sa1   PT   U88882.C
sa1   PT   U59144.Y
sa0   --   U59144.A
sa0   DT   U59144.Y
sa1   --   U59144.A
sa1   PT   U47422.X
sa1   PT   U47422.B1
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_a_master_port_chan_slice_u_rev_regd_slice_buffer_full_reg_0_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_a_master_port_chan_slice_u_rev_regd_slice_buffer_full_reg_0_.Q
sa1   PT   U50266.A
sa1   PT   U50266.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_amib_slave_5_u_a_master_port_chan_slice_u_rev_regd_slice_buffer_full_reg_0_.D
sa1   PT   U70794.Y
sa0   --   U70794.B
sa0   --   U70794.A
sa0   --   U70794.C
sa0   --   U48195.Y
sa1   --   U48195.A
sa1   DT   U70794.A
sa0   DT   U70794.Y
sa0   PT   U66923.Y
sa1   DT   U66923.Y
sa0   --   U66923.B
sa0   --   U66923.A
sa0   --   U66923.C
sa1   PT   U66923.C
sa0   DT   U55793.Y
sa1   --   U55793.A
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_downsize_read_channel_u_downsize_rd_cam_slice_0_valid_reg_reg.Q
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_downsize_read_channel_u_downsize_rd_cam_slice_0_valid_reg_reg.RESET_B
sa1   DT   U89687.Y
sa0   --   U89687.B
sa0   --   U89687.A
sa0   --   U64355.Y
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c1_u_ib_slave_5_ib_m_u_downsize_read_channel_u_downsize_rd_cam_slice_0_valid_reg_reg.D
sa0   DT   U60930.Y
sa1   --   U60930.A
sa1   PT   U66924.Y
sa0   PT   U66924.B
sa1   DT   U64355.B1
sa1   DT   U58504.Y
sa0   --   U58504.B
sa0   --   U58504.A
sa0   DT   U58504.Y
sa1   DT   U58504.B
sa0   DT   U66796.Y
sa1   DT   U66796.B
sa1   DT   U66796.Y
sa0   --   U66796.B
sa0   --   U66796.A
sa0   DT   U61608.Y
sa1   --   U61608.A
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_state_reg_1_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_state_reg_1_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_state_reg_1_.CLK
sa1   DT   U89974.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_if_axi_rw_r_state_reg_1_.D
sa0   DT   U89974.A1
sa0   PT   U89974.A2
sa0   PT   U89970.Y
sa1   PT   U89970.B
sa0   DT   U89973.Y
sa1   --   U89973.A
sa1   --   U89973.B
sa1   --   U61603.Y
sa0   --   U61603.A
sa0   --   U89974.B2
sa0   DT   U89972.A
sa1   DT   U89972.Y
sa1   PT   U48861.Y
sa0   --   U48861.A
sa1   DT   U89694.Y
sa0   --   U89694.B
sa0   --   U89694.A
sa0   --   U52281.Y
sa1   --   U52281.A
sa1   DT   U58928.X
sa1   --   U58928.A
sa1   DT   U60241.Y
sa0   --   U60241.A
sa0   DT   U56478.Y
sa1   DT   U56478.B
sa0   DT   U53861.Y
sa1   --   U53861.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_0_.RESET_B
sa1   DT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_ib_slave_5_ib_s_u_ar_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_0_.Q
sa1   DT   U67101.Y
sa0   --   U67101.B
sa0   --   U67101.A
sa0   --   U67101.C
sa0   --   U67100.Y
sa0   DT   U67101.Y
sa0   DT   U47622.Y
sa1   DT   U67096.Y
sa0   --   U67096.B
sa0   --   U67096.A
sa0   --   U47564.Y
sa1   --   U47622.A
sa1   PT   U59362.Y
sa0   --   U59362.A
sa0   DT   U59362.Y
sa1   --   U59362.A
sa1   PT   U59130.Y
sa0   --   U59130.A
sa1   PT   U57341.Y
sa0   --   U57341.A
sa0   DT   U57341.Y
sa1   --   U57341.A
sa1   PT   U60402.Y
sa0   --   U60402.A
sa1   PT   U59132.Y
sa0   --   U59132.A
sa1   PT   U62508.Y
sa0   --   U62508.A
sa0   DT   U62508.Y
sa1   --   U62508.A
sa1   PT   U59352.Y
sa0   --   U59352.A
sa1   PT   U59348.Y
sa0   --   U59348.A
sa0   DT   U59348.Y
sa1   --   U59348.A
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_aw_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_8_.RESET_B
sa1   PT   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_aw_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_8_.Q
sa1   PT   U49846.B
sa1   PT   U49846.X
sa1   --   u0_soc_top_u0_nic400_bus_u_cd_c0_u_asib_master_0_u_aw_slave_port_chan_slice_u_rev_regd_slice_buffer_full_reg_8_.D
sa0   PT   U59877.Y
sa1   --   U59877.A
sa1   DT   U47036.Y
sa0   --   U47036.A
sa0   DT   U47036.Y
sa1   --   U47036.A
sa1   PT   U62507.Y
sa0   --   U62507.A
sa0   DT   U62507.Y
sa1   --   U62507.A
sa1   DT   U57202.Y
sa0   --   U57202.B
sa1   --   U57202.A_N
sa1   DT   U60251.Y
sa0   --   U60251.B
sa0   --   U60251.A
sa0   --   U60507.Y
sa0   --   U60252.Y
sa1   DT   U60252.B
sa1   DT   U60253.Y
sa0   --   U60253.B
sa0   --   U60253.A
sa0   --   U60254.Y
sa0   --   U48750.X
sa0   DT   U48750.A
sa0   DT   U51897.Y
sa1   --   U51897.A
sa1   DT   U47952.Y
sa0   --   U47952.A
sa1   PT   U60507.A
sa1   DT   U87613.A1
sa0   DT   U87613.Y
sa0   --   U87613.B1_N
sa0   --   U57298.Y
sa1   DT   U60248.Y
sa0   --   U60248.B
sa0   --   U60248.A
sa0   --   U60249.Y
sa0   --   U57337.X
sa0   DT   U57337.A
sa0   DT   U58118.Y
sa1   --   U58118.A
sa1   DT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_30_.Q
sa1   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_30_.CLK
sa0   PT   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_30_.CLK
sa1   DT   U90015.Y
sa0   --   U90015.B
sa0   --   U90015.A
sa0   --   U90015.C
sa0   --   U90013.Y
sa1   --   U90013.B1
sa0   --   U90011.Y
sa0   --   U90014.Y
sa1   --   U90012.Y
sa1   --   u0_soc_top_u0_ysyx_210313_ysyx_210313_Instruction_Fetch_pc_reg_30_.D
sa1   PT   U90011.A
