{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728363469095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 00:57:48 2024 " "Processing started: Tue Oct 08 00:57:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728363469096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728363469096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_sta CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728363469096 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1728363469149 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1728363469225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1728363469225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1728363469258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1728363469258 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "196 " "TimeQuest Timing Analyzer is analyzing 196 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1728363469387 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3155-Lab-2.sdc " "Synopsys Design Constraints File file not found: 'CEG3155-Lab-2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1728363469427 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1728363469427 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GClock GClock " "create_clock -period 1.000 -name GClock GClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469428 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469428 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469428 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469428 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469428 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datac " "Node \"lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469429 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469429 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469430 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469430 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469431 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469431 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469431 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469431 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datac " "Node \"lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469431 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469431 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469431 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datac " "Node \"lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728363469431 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728363469431 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1728363469431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1728363469432 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1728363469438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1728363469687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1728363469687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.169 " "Worst-case setup slack is -19.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.169            -744.720 GClock  " "  -19.169            -744.720 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728363469689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.456 " "Worst-case hold slack is -1.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.456             -35.371 GClock  " "   -1.456             -35.371 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728363469690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728363469692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728363469693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 GClock  " "   -3.000              -3.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363469694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728363469694 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1728363469720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1728363469733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1728363470046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1728363470088 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1728363470088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.939 " "Worst-case setup slack is -17.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.939            -697.023 GClock  " "  -17.939            -697.023 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728363470091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.202 " "Worst-case hold slack is -1.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202             -28.390 GClock  " "   -1.202             -28.390 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728363470093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728363470095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728363470097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 GClock  " "   -3.000              -3.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728363470099 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1728363470126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470240 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1728363470241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1728363470241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.109 " "Worst-case setup slack is -8.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.109            -267.904 GClock  " "   -8.109            -267.904 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728363470245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.877 " "Worst-case hold slack is -0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877             -22.093 GClock  " "   -0.877             -22.093 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728363470248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728363470251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728363470253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 GClock  " "   -3.000              -3.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728363470256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728363470256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1728363470489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1728363470489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 90 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728363470536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 00:57:50 2024 " "Processing ended: Tue Oct 08 00:57:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728363470536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728363470536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728363470536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728363470536 ""}
