<stg><name>hash_func</name>


<trans_list>

<trans id="165" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0 %len_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %len

]]></Node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1 %key_offset_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_offset

]]></Node>
<StgValue><ssdm name="key_offset_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
:2 %temp_key = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_key"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln28 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty = phi i5 0, void, i5 %empty_45, void %memset.loop.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop:1 %empty_45 = add i5 %empty, i5 1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="5">
<![CDATA[
memset.loop:2 %p_cast6 = zext i5 %empty

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop:3 %exitcond3 = icmp_eq  i5 %empty, i5 20

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond3, void %memset.loop.split, void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:0 %temp_key_addr = getelementptr i8 %temp_key, i64 0, i64 %p_cast6

]]></Node>
<StgValue><ssdm name="temp_key_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
memset.loop.split:1 %store_ln0 = store i8 0, i5 %temp_key_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:2 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
split.preheader:0 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split:0 %i = phi i8 %i_2, void %.split, i8 0, void %split.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
split:1 %i_2 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="8">
<![CDATA[
split:3 %sext_ln30 = sext i8 %i

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
split:4 %icmp_ln30 = icmp_slt  i18 %sext_ln30, i18 %len_read

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:5 %br_ln30 = br i1 %icmp_ln30, void %._crit_edge.loopexit, void %.split

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="8">
<![CDATA[
.split:2 %sext_ln31 = sext i8 %i

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split:3 %add_ln31 = add i13 %sext_ln31, i13 %key_offset_read

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="13">
<![CDATA[
.split:4 %zext_ln31_1 = zext i13 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %key_addr = getelementptr i8 %key, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="key_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="13">
<![CDATA[
.split:6 %key_load = load i13 %key_addr

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
.split:1 %zext_ln31 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="13">
<![CDATA[
.split:6 %key_load = load i13 %key_addr

]]></Node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %temp_key_addr_1 = getelementptr i8 %temp_key, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="temp_key_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:8 %store_ln31 = store i8 %key_load, i5 %temp_key_addr_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:3 %temp_key_addr_3 = getelementptr i8 %temp_key, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_key_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:4 %temp_key_load = load i5 %temp_key_addr_3

]]></Node>
<StgValue><ssdm name="temp_key_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:0 %temp_key_addr_2 = getelementptr i8 %temp_key, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_key_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:1 %hash = load i5 %temp_key_addr_2

]]></Node>
<StgValue><ssdm name="hash"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:4 %temp_key_load = load i5 %temp_key_addr_3

]]></Node>
<StgValue><ssdm name="temp_key_load"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:7 %temp_key_addr_5 = getelementptr i8 %temp_key, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_key_addr_5"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:8 %temp_key_load_2 = load i5 %temp_key_addr_5

]]></Node>
<StgValue><ssdm name="temp_key_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:1 %hash = load i5 %temp_key_addr_2

]]></Node>
<StgValue><ssdm name="hash"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:5 %temp_key_addr_4 = getelementptr i8 %temp_key, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_key_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:6 %temp_key_load_1 = load i5 %temp_key_addr_4

]]></Node>
<StgValue><ssdm name="temp_key_load_1"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:8 %temp_key_load_2 = load i5 %temp_key_addr_5

]]></Node>
<StgValue><ssdm name="temp_key_load_2"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:11 %temp_key_addr_7 = getelementptr i8 %temp_key, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_key_addr_7"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:12 %temp_key_load_4 = load i5 %temp_key_addr_7

]]></Node>
<StgValue><ssdm name="temp_key_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:6 %temp_key_load_1 = load i5 %temp_key_addr_4

]]></Node>
<StgValue><ssdm name="temp_key_load_1"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:9 %temp_key_addr_6 = getelementptr i8 %temp_key, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_key_addr_6"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:10 %temp_key_load_3 = load i5 %temp_key_addr_6

]]></Node>
<StgValue><ssdm name="temp_key_load_3"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:12 %temp_key_load_4 = load i5 %temp_key_addr_7

]]></Node>
<StgValue><ssdm name="temp_key_load_4"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:16 %temp_key_addr_9 = getelementptr i8 %temp_key, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_key_addr_9"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:17 %temp_key_load_6 = load i5 %temp_key_addr_9

]]></Node>
<StgValue><ssdm name="temp_key_load_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:10 %temp_key_load_3 = load i5 %temp_key_addr_6

]]></Node>
<StgValue><ssdm name="temp_key_load_3"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:13 %temp_key_addr_8 = getelementptr i8 %temp_key, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_key_addr_8"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:14 %temp_key_load_5 = load i5 %temp_key_addr_8

]]></Node>
<StgValue><ssdm name="temp_key_load_5"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:17 %temp_key_load_6 = load i5 %temp_key_addr_9

]]></Node>
<StgValue><ssdm name="temp_key_load_6"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:20 %temp_key_addr_11 = getelementptr i8 %temp_key, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_key_addr_11"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:21 %temp_key_load_8 = load i5 %temp_key_addr_11

]]></Node>
<StgValue><ssdm name="temp_key_load_8"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:44 %temp_key_load_1_cast = zext i8 %temp_key_load

]]></Node>
<StgValue><ssdm name="temp_key_load_1_cast"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:45 %temp_key_load_7_cast = zext i8 %temp_key_load_6

]]></Node>
<StgValue><ssdm name="temp_key_load_7_cast"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:47 %empty_47 = add i9 %temp_key_load_7_cast, i9 %temp_key_load_1_cast

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:2 %zext_ln27 = zext i8 %hash

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:14 %temp_key_load_5 = load i5 %temp_key_addr_8

]]></Node>
<StgValue><ssdm name="temp_key_load_5"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:15 %zext_ln38 = zext i8 %temp_key_load_5

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:18 %temp_key_addr_10 = getelementptr i8 %temp_key, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_key_addr_10"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:19 %temp_key_load_7 = load i5 %temp_key_addr_10

]]></Node>
<StgValue><ssdm name="temp_key_load_7"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:21 %temp_key_load_8 = load i5 %temp_key_addr_11

]]></Node>
<StgValue><ssdm name="temp_key_load_8"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:24 %temp_key_addr_13 = getelementptr i8 %temp_key, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_key_addr_13"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:25 %temp_key_load_10 = load i5 %temp_key_addr_13

]]></Node>
<StgValue><ssdm name="temp_key_load_10"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:68 %temp_key_load_3_cast = zext i8 %temp_key_load_2

]]></Node>
<StgValue><ssdm name="temp_key_load_3_cast"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:69 %temp_key_load_9_cast = zext i8 %temp_key_load_8

]]></Node>
<StgValue><ssdm name="temp_key_load_9_cast"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:71 %empty_49 = add i9 %temp_key_load_9_cast, i9 %temp_key_load_3_cast

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:83 %hash_5 = add i9 %zext_ln38, i9 %zext_ln27

]]></Node>
<StgValue><ssdm name="hash_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="88" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:19 %temp_key_load_7 = load i5 %temp_key_addr_10

]]></Node>
<StgValue><ssdm name="temp_key_load_7"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:22 %temp_key_addr_12 = getelementptr i8 %temp_key, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_key_addr_12"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:23 %temp_key_load_9 = load i5 %temp_key_addr_12

]]></Node>
<StgValue><ssdm name="temp_key_load_9"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:25 %temp_key_load_10 = load i5 %temp_key_addr_13

]]></Node>
<StgValue><ssdm name="temp_key_load_10"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:29 %temp_key_addr_15 = getelementptr i8 %temp_key, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_key_addr_15"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:30 %temp_key_load_12 = load i5 %temp_key_addr_15

]]></Node>
<StgValue><ssdm name="temp_key_load_12"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:76 %temp_key_load_2_cast = zext i8 %temp_key_load_1

]]></Node>
<StgValue><ssdm name="temp_key_load_2_cast"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:77 %temp_key_load_8_cast = zext i8 %temp_key_load_7

]]></Node>
<StgValue><ssdm name="temp_key_load_8_cast"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:79 %empty_50 = add i9 %temp_key_load_8_cast, i9 %temp_key_load_2_cast

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:23 %temp_key_load_9 = load i5 %temp_key_addr_12

]]></Node>
<StgValue><ssdm name="temp_key_load_9"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:26 %temp_key_addr_14 = getelementptr i8 %temp_key, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_key_addr_14"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:27 %temp_key_load_11 = load i5 %temp_key_addr_14

]]></Node>
<StgValue><ssdm name="temp_key_load_11"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:30 %temp_key_load_12 = load i5 %temp_key_addr_15

]]></Node>
<StgValue><ssdm name="temp_key_load_12"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:33 %temp_key_addr_17 = getelementptr i8 %temp_key, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_key_addr_17"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:34 %temp_key_load_14 = load i5 %temp_key_addr_17

]]></Node>
<StgValue><ssdm name="temp_key_load_14"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:61 %temp_key_load_4_cast = zext i8 %temp_key_load_3

]]></Node>
<StgValue><ssdm name="temp_key_load_4_cast"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:62 %temp_key_load_10_cast = zext i8 %temp_key_load_9

]]></Node>
<StgValue><ssdm name="temp_key_load_10_cast"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:64 %empty_48 = add i9 %temp_key_load_10_cast, i9 %temp_key_load_4_cast

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="106" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:27 %temp_key_load_11 = load i5 %temp_key_addr_14

]]></Node>
<StgValue><ssdm name="temp_key_load_11"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:28 %zext_ln27_1 = zext i8 %temp_key_load_11

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:31 %temp_key_addr_16 = getelementptr i8 %temp_key, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_key_addr_16"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:32 %temp_key_load_13 = load i5 %temp_key_addr_16

]]></Node>
<StgValue><ssdm name="temp_key_load_13"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:34 %temp_key_load_14 = load i5 %temp_key_addr_17

]]></Node>
<StgValue><ssdm name="temp_key_load_14"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:37 %temp_key_addr_19 = getelementptr i8 %temp_key, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="temp_key_addr_19"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:38 %temp_key_load_16 = load i5 %temp_key_addr_19

]]></Node>
<StgValue><ssdm name="temp_key_load_16"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:70 %temp_key_load_15_cast = zext i8 %temp_key_load_14

]]></Node>
<StgValue><ssdm name="temp_key_load_15_cast"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:72 %p_cast4 = zext i9 %empty_49

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:73 %tmp114 = add i10 %p_cast4, i10 %temp_key_load_15_cast

]]></Node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:84 %zext_ln38_1 = zext i9 %hash_5

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:85 %hash_6 = add i10 %zext_ln38_1, i10 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="hash_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:32 %temp_key_load_13 = load i5 %temp_key_addr_16

]]></Node>
<StgValue><ssdm name="temp_key_load_13"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:35 %temp_key_addr_18 = getelementptr i8 %temp_key, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="temp_key_addr_18"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:36 %temp_key_load_15 = load i5 %temp_key_addr_18

]]></Node>
<StgValue><ssdm name="temp_key_load_15"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:38 %temp_key_load_16 = load i5 %temp_key_addr_19

]]></Node>
<StgValue><ssdm name="temp_key_load_16"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:42 %temp_key_addr_21 = getelementptr i8 %temp_key, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="temp_key_addr_21"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:43 %temp_key_load_18 = load i5 %temp_key_addr_21

]]></Node>
<StgValue><ssdm name="temp_key_load_18"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:55 %temp_key_load_5_cast = zext i8 %temp_key_load_4

]]></Node>
<StgValue><ssdm name="temp_key_load_5_cast"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:56 %temp_key_load_11_cast = zext i8 %temp_key_load_10

]]></Node>
<StgValue><ssdm name="temp_key_load_11_cast"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:57 %temp_key_load_17_cast8 = zext i8 %temp_key_load_16

]]></Node>
<StgValue><ssdm name="temp_key_load_17_cast8"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:58 %tmp1 = add i9 %temp_key_load_5_cast, i9 %temp_key_load_17_cast8

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:59 %tmp58 = add i9 %tmp1, i9 %temp_key_load_11_cast

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
._crit_edge.loopexit:60 %tmp6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %tmp58, i5 0

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
._crit_edge.loopexit:74 %tmp7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp114, i3 0

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge.loopexit:75 %tmp12_cast = zext i13 %tmp7

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:78 %temp_key_load_14_cast = zext i8 %temp_key_load_13

]]></Node>
<StgValue><ssdm name="temp_key_load_14_cast"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:80 %p_cast5 = zext i9 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:81 %tmp142 = add i10 %p_cast5, i10 %temp_key_load_14_cast

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
._crit_edge.loopexit:82 %tmp8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %tmp142, i2 0

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:86 %zext_ln38_2 = zext i10 %hash_6

]]></Node>
<StgValue><ssdm name="zext_ln38_2"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit:87 %hash_7 = add i12 %tmp8, i12 %zext_ln38_2

]]></Node>
<StgValue><ssdm name="hash_7"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.loopexit:89 %add_ln41 = add i14 %tmp6, i14 %tmp12_cast

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="139" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:36 %temp_key_load_15 = load i5 %temp_key_addr_18

]]></Node>
<StgValue><ssdm name="temp_key_load_15"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:39 %temp_key_addr_20 = getelementptr i8 %temp_key, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="temp_key_addr_20"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:40 %temp_key_load_17 = load i5 %temp_key_addr_20

]]></Node>
<StgValue><ssdm name="temp_key_load_17"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:43 %temp_key_load_18 = load i5 %temp_key_addr_21

]]></Node>
<StgValue><ssdm name="temp_key_load_18"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:46 %temp_key_load_12_cast = zext i8 %temp_key_load_12

]]></Node>
<StgValue><ssdm name="temp_key_load_12_cast"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:48 %p_cast = zext i9 %empty_47

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:49 %temp_key_load_18_cast = zext i8 %temp_key_load_18

]]></Node>
<StgValue><ssdm name="temp_key_load_18_cast"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:50 %tmp = add i9 %temp_key_load_12_cast, i9 %temp_key_load_18_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:51 %tmp_cast = zext i9 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:52 %tmp210 = add i10 %tmp_cast, i10 %p_cast

]]></Node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:63 %temp_key_load_16_cast = zext i8 %temp_key_load_15

]]></Node>
<StgValue><ssdm name="temp_key_load_16_cast"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge.loopexit:65 %p_cast3 = zext i9 %empty_48

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:66 %tmp86 = add i10 %p_cast3, i10 %temp_key_load_16_cast

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="152" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:40 %temp_key_load_17 = load i5 %temp_key_addr_20

]]></Node>
<StgValue><ssdm name="temp_key_load_17"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:41 %zext_ln38_3 = zext i8 %temp_key_load_17

]]></Node>
<StgValue><ssdm name="zext_ln38_3"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit:53 %tmp3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp210, i1 0

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge.loopexit:54 %tmp3_cast = zext i11 %tmp3

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
._crit_edge.loopexit:67 %tmp9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp86, i4 0

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit:88 %zext_ln41 = zext i12 %hash_7

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.loopexit:90 %add_ln41_1 = add i14 %add_ln41, i14 %tmp9

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit:91 %add_ln41_2 = add i12 %tmp3_cast, i12 %zext_ln38_3

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit:92 %zext_ln41_1 = zext i12 %add_ln41_2

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.loopexit:93 %add_ln41_3 = add i13 %zext_ln41_1, i13 %zext_ln41

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge.loopexit:94 %zext_ln41_2 = zext i13 %add_ln41_3

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.loopexit:95 %hash_4 = add i14 %zext_ln41_2, i14 %add_ln41_1

]]></Node>
<StgValue><ssdm name="hash_4"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="14">
<![CDATA[
._crit_edge.loopexit:96 %ret_ln41 = ret i14 %hash_4

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
