
*** Running vivado
    with args -log fibonacci_seq_gen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fibonacci_seq_gen.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fibonacci_seq_gen.tcl -notrace
Command: synth_design -top fibonacci_seq_gen -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.680 ; gain = 100.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fibonacci_seq_gen' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_2n_div_test' [C:/CPE233/project_1/project_1.srcs/sources_1/new/clk_divider_nbit.sv:38]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_2n_div_test' (1#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/clk_divider_nbit.sv:38]
INFO: [Synth 8-6157] synthesizing module 'reg_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv:32]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb' (2#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/reg_nb.sv:32]
INFO: [Synth 8-6157] synthesizing module 'rca_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:35]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rca_nb' (3#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:35]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:33]
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (4#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:33]
INFO: [Synth 8-6157] synthesizing module 'ram_single_port' [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:36]
	Parameter n bound to: 4 - type: integer 
	Parameter m bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_single_port' (5#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:36]
INFO: [Synth 8-6157] synthesizing module 'cntr_up_clr_nb' [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:33]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cntr_up_clr_nb' (6#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:33]
INFO: [Synth 8-6157] synthesizing module 'univ_sseg' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:78]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:271]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:290]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (7#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:271]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:369]
WARNING: [Synth 8-567] referenced signal 'cnt' should be on the sensitivity list [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:383]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (8#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:369]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:254]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (9#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:254]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:125]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:141]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:153]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:165]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:177]
INFO: [Synth 8-226] default block is never used [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:189]
INFO: [Synth 8-6155] done synthesizing module 'univ_sseg' (10#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:78]
WARNING: [Synth 8-689] width (10) of port connection 'cnt1' does not match port width (14) of module 'univ_sseg' [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:98]
INFO: [Synth 8-6157] synthesizing module 'fibonacci_fsm' [C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v:23]
	Parameter st_A bound to: 2'b00 
	Parameter st_B bound to: 2'b01 
	Parameter st_C bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fibonacci_fsm' (11#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fibonacci_seq_gen' (12#1) [C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.793 ; gain = 155.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.793 ; gain = 155.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.793 ; gain = 155.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/CPE233/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/CPE233/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/CPE233/project_1/project_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fibonacci_seq_gen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fibonacci_seq_gen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 746.324 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 746.324 ; gain = 489.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 746.324 ; gain = 489.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 746.324 ; gain = 489.789
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'fibonacci_fsm'
INFO: [Synth 8-5544] ROM "ctrl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ld" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    st_A |                               00 |                               00
                    st_B |                               01 |                               01
                    st_C |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'fibonacci_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 746.324 ; gain = 489.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 18    
	   3 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 15    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_2n_div_test 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reg_nb 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rca_nb 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
Module mux_2t1_nb 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
Module cntr_up_clr_nb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cnt_convert_14b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 7     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
Module cnt_convert_7b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 7     
Module univ_sseg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
Module fibonacci_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.324 ; gain = 489.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------+-------------------+-----------+----------------------+-----------------+
|Module Name       | RTL Object        | Inference | Size (Depth x Width) | Primitives      | 
+------------------+-------------------+-----------+----------------------+-----------------+
|fibonacci_seq_gen | my_ram/memory_reg | Implied   | 16 x 10              | RAM16X1S x 10   | 
+------------------+-------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 746.324 ; gain = 489.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 746.324 ; gain = 489.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------------+-------------------+-----------+----------------------+-----------------+
|Module Name       | RTL Object        | Inference | Size (Depth x Width) | Primitives      | 
+------------------+-------------------+-----------+----------------------+-----------------+
|fibonacci_seq_gen | my_ram/memory_reg | Implied   | 16 x 10              | RAM16X1S x 10   | 
+------------------+-------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 758.813 ; gain = 502.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 758.813 ; gain = 502.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 758.813 ; gain = 502.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 758.813 ; gain = 502.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 758.813 ; gain = 502.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 758.813 ; gain = 502.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 758.813 ; gain = 502.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    49|
|3     |LUT1     |    88|
|4     |LUT2     |    49|
|5     |LUT3     |    74|
|6     |LUT4     |    34|
|7     |LUT5     |    38|
|8     |LUT6     |    99|
|9     |RAM16X1S |    10|
|10    |FDCE     |    24|
|11    |FDRE     |    44|
|12    |IBUF     |     2|
|13    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------------+----------------+------+
|      |Instance       |Module          |Cells |
+------+---------------+----------------+------+
|1     |top            |                |   529|
|2     |  MY_CNTR      |cntr_up_clr_nb  |     8|
|3     |  MY_RCA       |rca_nb          |     3|
|4     |  MY_REG       |reg_nb          |    10|
|5     |  MY_REG2      |reg_nb_0        |    10|
|6     |  ff           |fibonacci_fsm   |    15|
|7     |  my_ram       |ram_single_port |   388|
|8     |  my_univ_sseg |univ_sseg       |    32|
|9     |    CC_14      |cnt_convert_14b |     2|
|10    |    CLK_DIV    |clk_divder      |    19|
|11    |  myclock      |clk_2n_div_test |    34|
+------+---------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 758.813 ; gain = 502.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 758.813 ; gain = 167.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 758.813 ; gain = 502.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 758.813 ; gain = 515.285
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/CPE233/project_1/project_1.runs/synth_1/fibonacci_seq_gen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fibonacci_seq_gen_utilization_synth.rpt -pb fibonacci_seq_gen_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 758.813 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 18:57:34 2020...
