Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Oct 10 10:01:56 2024
| Host         : a14bb0ee6c33 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab63_timing_summary_routed.rpt -pb lab63_timing_summary_routed.pb -rpx lab63_timing_summary_routed.rpx -warn_on_violation
| Design       : lab63
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.186        0.000                      0                   30        0.305        0.000                      0                   30        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.186        0.000                      0                   30        0.305        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 2.148ns (76.479%)  route 0.661ns (23.521%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.272    counter_reg_n_0_[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.396    counter[0]_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.946    counter_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    counter_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    counter_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    counter_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.964 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.964    counter_reg[28]_i_1_n_6
    SLICE_X0Y19          FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 2.037ns (75.511%)  route 0.661ns (24.489%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.272    counter_reg_n_0_[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.396    counter[0]_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.946    counter_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    counter_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    counter_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.630 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    counter_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.853 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.853    counter_reg[28]_i_1_n_7
    SLICE_X0Y19          FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 2.034ns (75.484%)  route 0.661ns (24.516%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.272    counter_reg_n_0_[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.396    counter[0]_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.946    counter_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    counter_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    counter_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.850 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.850    counter_reg[24]_i_1_n_6
    SLICE_X0Y18          FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 2.013ns (75.291%)  route 0.661ns (24.709%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.272    counter_reg_n_0_[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.396    counter[0]_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.946    counter_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    counter_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    counter_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.829 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.829    counter_reg[24]_i_1_n_4
    SLICE_X0Y18          FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 1.939ns (74.588%)  route 0.661ns (25.412%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.272    counter_reg_n_0_[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.396    counter[0]_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.946    counter_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    counter_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    counter_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.755 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.755    counter_reg[24]_i_1_n_5
    SLICE_X0Y18          FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 1.923ns (74.430%)  route 0.661ns (25.570%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.272    counter_reg_n_0_[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.396    counter[0]_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.946    counter_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    counter_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    counter_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.739 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.739    counter_reg[24]_i_1_n_7
    SLICE_X0Y18          FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 1.920ns (74.401%)  route 0.661ns (25.599%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.272    counter_reg_n_0_[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.396    counter[0]_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.946    counter_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    counter_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    counter_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.736 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.736    counter_reg[20]_i_1_n_6
    SLICE_X0Y17          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 1.899ns (74.191%)  route 0.661ns (25.809%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.272    counter_reg_n_0_[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.396    counter[0]_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.946    counter_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    counter_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    counter_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.715 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.715    counter_reg[20]_i_1_n_4
    SLICE_X0Y17          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 1.825ns (73.422%)  route 0.661ns (26.578%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.272    counter_reg_n_0_[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.396    counter[0]_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.946    counter_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    counter_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    counter_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.641 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.641    counter_reg[20]_i_1_n_5
    SLICE_X0Y17          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.809ns (73.250%)  route 0.661ns (26.750%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.661     6.272    counter_reg_n_0_[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.396 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     6.396    counter[0]_i_4_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.946 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.946    counter_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.060 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    counter_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    counter_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.625 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.625    counter_reg[20]_i_1_n_7
    SLICE_X0Y17          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.062    15.153    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.161     1.777    counter_reg_n_0_[3]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.822    counter[0]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    counter_reg[0]_i_1_n_4
    SLICE_X0Y12          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.161     1.776    counter_reg_n_0_[11]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.821    counter[8]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.884 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    counter_reg[8]_i_1_n_4
    SLICE_X0Y14          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_reg[19]/Q
                         net (fo=1, routed)           0.161     1.775    counter_reg_n_0_[19]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.820    counter[16]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.883 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    counter_reg[16]_i_1_n_4
    SLICE_X0Y16          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_reg[7]/Q
                         net (fo=1, routed)           0.161     1.776    counter_reg_n_0_[7]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.821    counter[4]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.884 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    counter_reg[4]_i_1_n_4
    SLICE_X0Y13          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_reg[15]/Q
                         net (fo=1, routed)           0.161     1.776    counter_reg_n_0_[15]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.821    counter[12]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.884 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    counter_reg[12]_i_1_n_4
    SLICE_X0Y15          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.173     1.786    led_OBUF[1]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.831    counter[20]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    counter_reg[20]_i_1_n_4
    SLICE_X0Y17          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.173     1.785    led_OBUF[5]
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  counter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.830    counter[24]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    counter_reg[24]_i_1_n_4
    SLICE_X0Y18          FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_reg[16]/Q
                         net (fo=1, routed)           0.173     1.787    counter_reg_n_0_[16]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  counter[16]_i_5/O
                         net (fo=1, routed)           0.000     1.832    counter[16]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    counter_reg[16]_i_1_n_7
    SLICE_X0Y16          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_reg[20]/Q
                         net (fo=1, routed)           0.173     1.786    counter_reg_n_0_[20]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  counter[20]_i_5/O
                         net (fo=1, routed)           0.000     1.831    counter[20]_i_5_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.901 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    counter_reg[20]_i_1_n_7
    SLICE_X0Y17          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.173     1.788    counter_reg_n_0_[4]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.833    counter[4]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.903 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    counter_reg[4]_i_1_n_7
    SLICE_X0Y13          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.376ns  (logic 3.986ns (62.514%)  route 2.390ns (37.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  counter_reg[23]/Q
                         net (fo=2, routed)           2.390     7.996    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.526 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.526    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.262ns  (logic 3.962ns (63.275%)  route 2.300ns (36.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  counter_reg[28]/Q
                         net (fo=2, routed)           2.300     7.903    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.409 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.409    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.206ns  (logic 3.970ns (63.983%)  route 2.235ns (36.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[27]/Q
                         net (fo=2, routed)           2.235     7.839    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.354 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.354    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.096ns  (logic 3.957ns (64.902%)  route 2.140ns (35.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  counter_reg[29]/Q
                         net (fo=2, routed)           2.140     7.743    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.244 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.244    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 3.961ns (65.013%)  route 2.132ns (34.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  counter_reg[22]/Q
                         net (fo=2, routed)           2.132     7.738    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.243 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.243    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.965ns (70.153%)  route 1.687ns (29.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[25]/Q
                         net (fo=2, routed)           1.687     7.291    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.800 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.800    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.646ns  (logic 3.965ns (70.221%)  route 1.681ns (29.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[26]/Q
                         net (fo=2, routed)           1.681     7.286    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.794 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.794    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.644ns  (logic 3.957ns (70.114%)  route 1.687ns (29.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter_reg[24]/Q
                         net (fo=2, routed)           1.687     7.291    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.792 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.792    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.351ns (79.993%)  route 0.338ns (20.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_reg[25]/Q
                         net (fo=2, routed)           0.338     1.950    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.160 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.160    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.351ns (79.596%)  route 0.346ns (20.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.346     1.958    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.168 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.168    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.343ns (78.970%)  route 0.358ns (21.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.358     1.970    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.172 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.172    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.347ns (71.437%)  route 0.539ns (28.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.539     2.152    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.358 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.358    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.343ns (70.992%)  route 0.549ns (29.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_reg[29]/Q
                         net (fo=2, routed)           0.549     2.160    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.362 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.362    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.357ns (69.866%)  route 0.585ns (30.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.585     2.197    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.413 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.413    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.348ns (68.898%)  route 0.609ns (31.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.609     2.220    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.427 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.427    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.372ns (68.972%)  route 0.617ns (31.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.617     2.230    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.461 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.461    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.866ns  (logic 2.785ns (57.234%)  route 2.081ns (42.766%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=57, routed)          2.081     3.534    mode_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     3.658    counter[12]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.190    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.418    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.532    counter_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.866 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.866    counter_reg[28]_i_1_n_6
    SLICE_X0Y19          FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  counter_reg[29]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 2.674ns (56.236%)  route 2.081ns (43.764%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=57, routed)          2.081     3.534    mode_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     3.658    counter[12]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.190    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.418    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.532 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.532    counter_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.755 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.755    counter_reg[28]_i_1_n_7
    SLICE_X0Y19          FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  counter_reg[28]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.752ns  (logic 2.671ns (56.208%)  route 2.081ns (43.792%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=57, routed)          2.081     3.534    mode_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     3.658    counter[12]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.190    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.418    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.752 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.752    counter_reg[24]_i_1_n_6
    SLICE_X0Y18          FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[25]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.731ns  (logic 2.650ns (56.014%)  route 2.081ns (43.986%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=57, routed)          2.081     3.534    mode_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     3.658    counter[12]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.190    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.418    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.731 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.731    counter_reg[24]_i_1_n_4
    SLICE_X0Y18          FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[27]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 2.576ns (55.315%)  route 2.081ns (44.685%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=57, routed)          2.081     3.534    mode_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     3.658    counter[12]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.190    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.418    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.657 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.657    counter_reg[24]_i_1_n_5
    SLICE_X0Y18          FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[26]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.641ns  (logic 2.560ns (55.161%)  route 2.081ns (44.839%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=57, routed)          2.081     3.534    mode_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     3.658    counter[12]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.190    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.418 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.418    counter_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.641 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.641    counter_reg[24]_i_1_n_7
    SLICE_X0Y18          FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  counter_reg[24]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.638ns  (logic 2.557ns (55.132%)  route 2.081ns (44.868%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=57, routed)          2.081     3.534    mode_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     3.658    counter[12]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.190    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.638 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.638    counter_reg[20]_i_1_n_6
    SLICE_X0Y17          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[21]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.617ns  (logic 2.536ns (54.928%)  route 2.081ns (45.072%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=57, routed)          2.081     3.534    mode_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     3.658    counter[12]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.190    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.617 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.617    counter_reg[20]_i_1_n_4
    SLICE_X0Y17          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[23]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.543ns  (logic 2.462ns (54.193%)  route 2.081ns (45.807%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=57, routed)          2.081     3.534    mode_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     3.658    counter[12]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.190    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.543 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.543    counter_reg[20]_i_1_n_5
    SLICE_X0Y17          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[22]/C

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.527ns  (logic 2.446ns (54.031%)  route 2.081ns (45.969%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  mode_IBUF_inst/O
                         net (fo=57, routed)          2.081     3.534    mode_IBUF
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     3.658 r  counter[12]_i_5/O
                         net (fo=1, routed)           0.000     3.658    counter[12]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.190 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.190    counter_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.304 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.304    counter_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.527 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.527    counter_reg[20]_i_1_n_7
    SLICE_X0Y17          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511     4.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  counter_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.221ns (34.011%)  route 0.428ns (65.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.428     0.648    srst_IBUF
    SLICE_X0Y13          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.221ns (34.011%)  route 0.428ns (65.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.428     0.648    srst_IBUF
    SLICE_X0Y13          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  counter_reg[5]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.221ns (34.011%)  route 0.428ns (65.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.428     0.648    srst_IBUF
    SLICE_X0Y13          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  counter_reg[6]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.221ns (34.011%)  route 0.428ns (65.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.428     0.648    srst_IBUF
    SLICE_X0Y13          FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  counter_reg[7]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.221ns (32.046%)  route 0.468ns (67.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.468     0.688    srst_IBUF
    SLICE_X0Y12          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.221ns (32.046%)  route 0.468ns (67.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.468     0.688    srst_IBUF
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.221ns (32.046%)  route 0.468ns (67.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.468     0.688    srst_IBUF
    SLICE_X0Y12          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.221ns (32.046%)  route 0.468ns (67.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.468     0.688    srst_IBUF
    SLICE_X0Y12          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.221ns (30.987%)  route 0.491ns (69.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.491     0.712    srst_IBUF
    SLICE_X0Y14          FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  counter_reg[10]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.221ns (30.987%)  route 0.491ns (69.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  srst_IBUF_inst/O
                         net (fo=30, routed)          0.491     0.712    srst_IBUF
    SLICE_X0Y14          FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  counter_reg[11]/C





