 
cpldfit:  version E.38                              Xilinx Inc.
                                  Fitter Report
Design Name: tri_level_sync_generator            Date: 11-10-2003, 10:12AM
Device Used: XC95144XV-4-TQ100
Fitting Status: Successful

****************************  Resource Summary  ****************************

Macrocells     Product Terms    Registers      Pins           Function Block 
Used           Used             Used           Used           Inputs Used    
17 /144 ( 11%) 22  /720  (  3%) 7  /144 (  4%) 15 /81  ( 18%) 16 /432 (  3%)

PIN RESOURCES:

Signal Type    Required     Mapped  |  Pin Type            Used   Remaining 
------------------------------------|---------------------------------------
Input         :    3           3    |  I/O              :    14       59
Output        :   11          11    |  GCK/IO           :     0        3
Bidirectional :    0           0    |  GTS/IO           :     0        4
GCK           :    0           0    |  GSR/IO           :     1        0
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     15          15

MACROCELL RESOURCES:

Total Macrocells Available                   144
Registered Macrocells                          7
Non-registered Macrocell driving I/O          10

GLOBAL RESOURCES:

Global clock net(s) unused.
Global output enable net(s) unused.
Signal 'mreset' mapped onto global set/reset net GSR1.

POWER DATA:

There are 17 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
There are a total of 17 macrocells used (MC).

End of Resource Summary
****************************  Errors and Warnings  *************************

WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
***************Resources Used by Successfully Mapped Logic******************

** LOGIC **
Signal              Total Signals Loc     Pwr  Slew Pin  Pin     Pin   Output    
Name                Pt    Used            Mode Rate #    Type    Use   Bank      
bcb_l<0>            0     0       FB8_15  STD  SLOW 72   I/O     O     LVTTL   
bcb_l<1>            0     0       FB8_17  STD  SLOW 73   I/O     O     LVTTL   
bcb_l<2>            0     0       FB6_2   STD  SLOW 74   I/O     O     LVTTL   
bcb_l<3>            0     0       FB6_5   STD  SLOW 76   I/O     O     LVTTL   
gpbus1              0     0       FB1_6   STD  FAST 14   I/O     O     LVTTL   
gpbus3              0     0       FB1_9   STD  FAST 16   I/O     O     LVTTL   
gpbus6              0     0       FB1_14  STD  FAST 19   I/O     O     LVTTL   
gpbus7              0     0       FB1_15  STD  FAST 20   I/O     O     LVTTL   
sif/bitptr<0>       3     3       FB1_18  STD            (b)     (b)           
sif/bitptr<1>       3     3       FB1_17  STD       22   GCK/I/O (b)           
sif/bitptr<2>       3     4       FB1_16  STD            (b)     (b)           
sif/bitptr<3>       3     5       FB1_13  STD            (b)     (b)           
sif/bitptr<4>       3     6       FB1_12  STD       18   I/O     (b)           
sif/bitptr<5>       3     7       FB1_11  STD       17   I/O     (b)           
sync_in             0     0       FB5_8   STD  FAST 39   I/O     O     LVTTL   
sync_t_tp           1     1       FB7_11  STD  FAST 56   I/O     O     LVTTL   
sync_tp             3     9       FB7_12  STD  FAST 58   I/O     O     LVTTL   

** INPUTS **
Signal                            Loc               Pin  Pin     Pin
Name                                                #    Type    Use
cs                                FB4_8             91   I/O     I
mosi                              FB4_6             90   I/O     I
mreset                            FB2_2             99   GSR/I/O GSR
sck                               FB4_2             87   I/O     I

End of Resources Used by Successfully Mapped Logic

*********************Function Block Resource Summary***********************
Function    # of        FB Inputs   Signals     Total       O/IO      IO    
Block       Macrocells  Used        Used        Pt Used     Req       Avail 
FB1          10           7           7           18         4/0       11   
FB2           0           0           0            0         0/0       10   
FB3           0           0           0            0         0/0       10   
FB4           0           0           0            0         0/0       10   
FB5           1           0           0            0         1/0       10   
FB6           2           0           0            0         2/0       10   
FB7           2           9           9            4         2/0       10   
FB8           2           0           0            0         2/0       10   
            ----                                -----       -----     ----- 
             17                                   22        11/0       81   
*********************************** FB1 ************************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB1_1             (b)                  
(unused)              0    0    0    5   FB1_2        11   I/O                  
(unused)              0    0    0    5   FB1_3        12   I/O                  
(unused)              0    0    0    5   FB1_4             (b)                  
(unused)              0    0    0    5   FB1_5        13   I/O                  
gpbus1                0    0    0    5   FB1_6   STD  14   I/O     O     LVTTL  
(unused)              0    0    0    5   FB1_7             (b)                  
(unused)              0    0    0    5   FB1_8        15   I/O                  
gpbus3                0    0    0    5   FB1_9   STD  16   I/O     O     LVTTL  
(unused)              0    0    0    5   FB1_10            (b)                  
sif/bitptr<5>         3    0    0    2   FB1_11  STD  17   I/O     (b)          
sif/bitptr<4>         3    0    0    2   FB1_12  STD  18   I/O     (b)          
sif/bitptr<3>         3    0    0    2   FB1_13  STD       (b)     (b)          
gpbus6                0    0    0    5   FB1_14  STD  19   I/O     O     LVTTL  
gpbus7                0    0    0    5   FB1_15  STD  20   I/O     O     LVTTL  
sif/bitptr<2>         3    0    0    2   FB1_16  STD       (b)     (b)          
sif/bitptr<1>         3    0    0    2   FB1_17  STD  22   GCK/I/O (b)          
sif/bitptr<0>         3    0    0    2   FB1_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: sck                4: "sif/bitptr<1>"    6: "sif/bitptr<3>" 
  2: cs                 5: "sif/bitptr<2>"    7: "sif/bitptr<4>" 
  3: "sif/bitptr<0>"  

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
gpbus1               ........................................ 0       0
gpbus3               ........................................ 0       0
sif/bitptr<5>        XXXXXXX................................. 7       7
sif/bitptr<4>        XXXXXX.................................. 6       6
sif/bitptr<3>        XXXXX................................... 5       5
gpbus6               ........................................ 0       0
gpbus7               ........................................ 0       0
sif/bitptr<2>        XXXX.................................... 4       4
sif/bitptr<1>        XXX..................................... 3       3
sif/bitptr<0>        XXX..................................... 3       3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB2 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB2_1             (b)                  
(unused)              0    0    0    5   FB2_2        99   GSR/I/O GSR          
(unused)              0    0    0    5   FB2_3             (b)                  
(unused)              0    0    0    5   FB2_4             (b)                  
(unused)              0    0    0    5   FB2_5        1    GTS/I/O              
(unused)              0    0    0    5   FB2_6        2    GTS/I/O              
(unused)              0    0    0    5   FB2_7             (b)                  
(unused)              0    0    0    5   FB2_8        3    GTS/I/O              
(unused)              0    0    0    5   FB2_9        4    GTS/I/O              
(unused)              0    0    0    5   FB2_10            (b)                  
(unused)              0    0    0    5   FB2_11       6    I/O                  
(unused)              0    0    0    5   FB2_12       7    I/O                  
(unused)              0    0    0    5   FB2_13            (b)                  
(unused)              0    0    0    5   FB2_14       8    I/O                  
(unused)              0    0    0    5   FB2_15       9    I/O                  
(unused)              0    0    0    5   FB2_16            (b)                  
(unused)              0    0    0    5   FB2_17       10   I/O                  
(unused)              0    0    0    5   FB2_18            (b)                  
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB3 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB3_1             (b)                  
(unused)              0    0    0    5   FB3_2        23   GCK/I/O              
(unused)              0    0    0    5   FB3_3             (b)                  
(unused)              0    0    0    5   FB3_4             (b)                  
(unused)              0    0    0    5   FB3_5        24   I/O                  
(unused)              0    0    0    5   FB3_6        25   I/O                  
(unused)              0    0    0    5   FB3_7             (b)                  
(unused)              0    0    0    5   FB3_8        27   GCK/I/O              
(unused)              0    0    0    5   FB3_9        28   I/O                  
(unused)              0    0    0    5   FB3_10            (b)                  
(unused)              0    0    0    5   FB3_11       29   I/O                  
(unused)              0    0    0    5   FB3_12       30   I/O                  
(unused)              0    0    0    5   FB3_13            (b)                  
(unused)              0    0    0    5   FB3_14       32   I/O                  
(unused)              0    0    0    5   FB3_15       33   I/O                  
(unused)              0    0    0    5   FB3_16            (b)                  
(unused)              0    0    0    5   FB3_17       34   I/O                  
(unused)              0    0    0    5   FB3_18            (b)                  
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB4 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB4_1             (b)                  
(unused)              0    0    0    5   FB4_2        87   I/O     I            
(unused)              0    0    0    5   FB4_3             (b)                  
(unused)              0    0    0    5   FB4_4             (b)                  
(unused)              0    0    0    5   FB4_5        89   I/O                  
(unused)              0    0    0    5   FB4_6        90   I/O     I            
(unused)              0    0    0    5   FB4_7             (b)                  
(unused)              0    0    0    5   FB4_8        91   I/O     I            
(unused)              0    0    0    5   FB4_9        92   I/O                  
(unused)              0    0    0    5   FB4_10            (b)                  
(unused)              0    0    0    5   FB4_11       93   I/O                  
(unused)              0    0    0    5   FB4_12       94   I/O                  
(unused)              0    0    0    5   FB4_13            (b)                  
(unused)              0    0    0    5   FB4_14       95   I/O                  
(unused)              0    0    0    5   FB4_15       96   I/O                  
(unused)              0    0    0    5   FB4_16            (b)                  
(unused)              0    0    0    5   FB4_17       97   I/O                  
(unused)              0    0    0    5   FB4_18            (b)                  
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB5 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB5_1             (b)                  
(unused)              0    0    0    5   FB5_2        35   I/O                  
(unused)              0    0    0    5   FB5_3             (b)                  
(unused)              0    0    0    5   FB5_4             (b)                  
(unused)              0    0    0    5   FB5_5        36   I/O                  
(unused)              0    0    0    5   FB5_6        37   I/O                  
(unused)              0    0    0    5   FB5_7             (b)                  
sync_in               0    0    0    5   FB5_8   STD  39   I/O     O     LVTTL  
(unused)              0    0    0    5   FB5_9        40   I/O                  
(unused)              0    0    0    5   FB5_10            (b)                  
(unused)              0    0    0    5   FB5_11       41   I/O                  
(unused)              0    0    0    5   FB5_12       42   I/O                  
(unused)              0    0    0    5   FB5_13            (b)                  
(unused)              0    0    0    5   FB5_14       43   I/O                  
(unused)              0    0    0    5   FB5_15       46   I/O                  
(unused)              0    0    0    5   FB5_16            (b)                  
(unused)              0    0    0    5   FB5_17       49   I/O                  
(unused)              0    0    0    5   FB5_18            (b)                  

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
sync_in              ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB6 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB6_1             (b)                  
bcb_l<2>              0    0    0    5   FB6_2   STD  74   I/O     O     LVTTL  
(unused)              0    0    0    5   FB6_3             (b)                  
(unused)              0    0    0    5   FB6_4             (b)                  
bcb_l<3>              0    0    0    5   FB6_5   STD  76   I/O     O     LVTTL  
(unused)              0    0    0    5   FB6_6        77   I/O                  
(unused)              0    0    0    5   FB6_7             (b)                  
(unused)              0    0    0    5   FB6_8        78   I/O                  
(unused)              0    0    0    5   FB6_9        79   I/O                  
(unused)              0    0    0    5   FB6_10            (b)                  
(unused)              0    0    0    5   FB6_11       80   I/O                  
(unused)              0    0    0    5   FB6_12       81   I/O                  
(unused)              0    0    0    5   FB6_13            (b)                  
(unused)              0    0    0    5   FB6_14       82   I/O                  
(unused)              0    0    0    5   FB6_15       85   I/O                  
(unused)              0    0    0    5   FB6_16            (b)                  
(unused)              0    0    0    5   FB6_17       86   I/O                  
(unused)              0    0    0    5   FB6_18            (b)                  

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
bcb_l<2>             ........................................ 0       0
bcb_l<3>             ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB7 ************************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB7_1             (b)                  
(unused)              0    0    0    5   FB7_2        50   I/O                  
(unused)              0    0    0    5   FB7_3             (b)                  
(unused)              0    0    0    5   FB7_4             (b)                  
(unused)              0    0    0    5   FB7_5        52   I/O                  
(unused)              0    0    0    5   FB7_6        53   I/O                  
(unused)              0    0    0    5   FB7_7             (b)                  
(unused)              0    0    0    5   FB7_8        54   I/O                  
(unused)              0    0    0    5   FB7_9        55   I/O                  
(unused)              0    0    0    5   FB7_10            (b)                  
sync_t_tp             1    0    0    4   FB7_11  STD  56   I/O     O     LVTTL  
sync_tp               3    0    0    2   FB7_12  STD  58   I/O     O     LVTTL  
(unused)              0    0    0    5   FB7_13            (b)                  
(unused)              0    0    0    5   FB7_14       59   I/O                  
(unused)              0    0    0    5   FB7_15       60   I/O                  
(unused)              0    0    0    5   FB7_16            (b)                  
(unused)              0    0    0    5   FB7_17       61   I/O                  
(unused)              0    0    0    5   FB7_18            (b)                  

Signals Used by Logic in Function Block
  1: sck                4: "sif/bitptr<0>"    7: "sif/bitptr<3>" 
  2: cs                 5: "sif/bitptr<1>"    8: "sif/bitptr<4>" 
  3: mosi               6: "sif/bitptr<2>"    9: "sif/bitptr<5>" 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
sync_t_tp            X....................................... 1       1
sync_tp              XXXXXXXXX............................... 9       9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB8 ************************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB8_1             (b)                  
(unused)              0    0    0    5   FB8_2        63   I/O                  
(unused)              0    0    0    5   FB8_3             (b)                  
(unused)              0    0    0    5   FB8_4             (b)                  
(unused)              0    0    0    5   FB8_5        64   I/O                  
(unused)              0    0    0    5   FB8_6        65   I/O                  
(unused)              0    0    0    5   FB8_7             (b)                  
(unused)              0    0    0    5   FB8_8        66   I/O                  
(unused)              0    0    0    5   FB8_9        67   I/O                  
(unused)              0    0    0    5   FB8_10            (b)                  
(unused)              0    0    0    5   FB8_11       68   I/O                  
(unused)              0    0    0    5   FB8_12       70   I/O                  
(unused)              0    0    0    5   FB8_13            (b)                  
(unused)              0    0    0    5   FB8_14       71   I/O                  
bcb_l<0>              0    0    0    5   FB8_15  STD  72   I/O     O     LVTTL  
(unused)              0    0    0    5   FB8_16            (b)                  
bcb_l<1>              0    0    0    5   FB8_17  STD  73   I/O     O     LVTTL  
(unused)              0    0    0    5   FB8_18            (b)                  

Signals Used by Logic in Function Block

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
bcb_l<0>             ........................................ 0       0
bcb_l<1>             ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
;;-----------------------------------------------------------------;;
; Implemented Equations.

 "bcb_l<0>"  =  Gnd    

 "bcb_l<1>"  =  Gnd    

 "bcb_l<2>"  =  Gnd    

 "bcb_l<3>"  =  Gnd    

 gpbus1  =  Gnd    

 gpbus3  =  Gnd    

 gpbus6  =  Gnd    

 gpbus7  =  Gnd    

 sync_in  =  Gnd    

 sync_t_tp  =  sck    

 sync_tp  :=  mosi
    sync_tp.CLKF  =  /sck
    sync_tp.RSTF  =  /mreset	;GSR
    sync_tp.CE =  /cs * /"sif/bitptr<0>" * "sif/bitptr<1>" * 
	/"sif/bitptr<2>" * /"sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    sync_tp.PRLD  =  GND    

 "sif/bitptr<0>"  :=  /"sif/bitptr<0>"
    "sif/bitptr<0>".CLKF  =  sck
    "sif/bitptr<0>".RSTF  =  cs
    "sif/bitptr<0>".PRLD  =  GND    

 "sif/bitptr<1>".T  =  "sif/bitptr<0>"
    "sif/bitptr<1>".CLKF  =  sck
    "sif/bitptr<1>".RSTF  =  cs
    "sif/bitptr<1>".PRLD  =  GND    

 "sif/bitptr<2>".T  =  "sif/bitptr<0>" * "sif/bitptr<1>"
    "sif/bitptr<2>".CLKF  =  sck
    "sif/bitptr<2>".RSTF  =  cs
    "sif/bitptr<2>".PRLD  =  GND    

 "sif/bitptr<3>".T  =  "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>"
    "sif/bitptr<3>".CLKF  =  sck
    "sif/bitptr<3>".RSTF  =  cs
    "sif/bitptr<3>".PRLD  =  GND    

 "sif/bitptr<4>".T  =  "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>"
    "sif/bitptr<4>".CLKF  =  sck
    "sif/bitptr<4>".RSTF  =  cs
    "sif/bitptr<4>".PRLD  =  GND    

 "sif/bitptr<5>".T  =  "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * "sif/bitptr<4>"
    "sif/bitptr<5>".CLKF  =  sck
    "sif/bitptr<5>".RSTF  =  cs
    "sif/bitptr<5>".PRLD  =  GND    

****************************  Device Pin Out ****************************

Device : XC95144XV-4-TQ100


                                 V                         
                                 C                         
                                 C                       b 
                                 O                       c 
           m                     -                       b 
           r                     L                       _ 
           e                 m   V                       l 
         G s V T T T T T T   o T T s T T G T T T T T T T < 
         N e C I I I I I I c s I T c I I N D I I I I I I 3 
         D t C E E E E E E s i E L k E E D O E E E E E E > 
         --------------------------------------------------  
        /100 98  96  94  92  90  88  86  84  82  80  78  76  \
       |   99  97  95  93  91  89  87  85  83  81  79  77    |
   TIE | 1                                                75 | GND
   TIE | 2                                                74 | bcb_l<2>
   TIE | 3                                                73 | bcb_l<1>
   TIE | 4                                                72 | bcb_l<0>
   VCC | 5                                                71 | TIE
   TIE | 6                                                70 | TIE
   TIE | 7                                                69 | GND
   TIE | 8                                                68 | TIE
   TIE | 9                                                67 | TIE
   TIE | 10                                               66 | TIE
   TIE | 11                                               65 | TIE
   TIE | 12                                               64 | TIE
   TIE | 13               XC95144XV-4-TQ100               63 | TIE
gpbus1 | 14                                               62 | GND
   TIE | 15                                               61 | TIE
gpbus3 | 16                                               60 | TIE
   TIE | 17                                               59 | TIE
   TIE | 18                                               58 | sync_tp
gpbus6 | 19                                               57 | VCC
gpbus7 | 20                                               56 | sync_t_tp
   GND | 21                                               55 | TIE
   TIE | 22                                               54 | TIE
   TIE | 23                                               53 | TIE
   TIE | 24                                               52 | TIE
   TIE | 25                                               51 | VCCO-LVTTL
       |   27  29  31  33  35  37  39  41  43  45  47  49    |
        \26  28  30  32  34  36  38  40  42  44  46  48  50  /
         --------------------------------------------------  
         V T T T T G T T T T T T V s T T T T G T T T T T T 
         C I I I I N I I I I I I C y I I I I N D I M C I I 
         C E E E E D E E E E E E C n E E E E D I E S K E E 
         O                       O c                       
         -                       - _                       
         L                       L i                       
         V                       V n                       
         T                       T                         
         T                       T                         
         L                       L                         


Legend :         NC = Not Connected, unbonded pin
                TIE = Tie pin to GND or board trace driven to valid logic level
                VCC = Dedicated Power Pin
                GND = Dedicated Ground Pin
                TDI = Test Data In, JTAG pin
                TDO = Test Data Out, JTAG pin
                TCK = Test Clock, JTAG pin
                TMS = Test Mode Select, JTAG pin
         PROHIBITED = User reserved pin
 VCCO-<voltage_std> = Dedicated output power pin and output bank voltage standard
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC95144XV-4-TQ100
Use Timing Constraints                      : ON
Use Design Location Constraints             : ON
Create Programmable Ground Pins             : OFF
Use Advanced Fitting                        : ON
Use Local Feedback                          : OFF
Use Pin Feedback                            : OFF
Default Power Setting                       : STD
Default Output Slew Rate                    : FAST
Multi Level Logic Optimization              : ON
Timing Optimization                         : ON
Power/Slew Optimization                     : OFF
High Fitting Effort                         : ON
Automatic Wire-ANDing                       : OFF
Xor Synthesis                               : ON
D/T Synthesis                               : ON
Use Boolean Minimization                    : ON
Global Clock(GCK) Optimization              : ON
Global Set/Reset(GSR) Optimization          : ON
Global Output Enable(GTS) Optimization      : ON
Collapsing pterm limit                      : 25
Collapsing input limit                      : 54
