// Seed: 2683512518
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  initial begin
    if (1)
      @(*) begin
        id_2 = 1'b0;
      end
    else id_1 = 1;
  end
  assign id_1 = id_1;
  logic id_2;
  logic id_3;
  assign id_1 = id_2;
  logic id_4;
  logic id_5;
endmodule
