<profile>

<section name = "Vitis HLS Report for 'generic_round_double_s'" level="0">
<item name = "Date">Thu Apr 10 18:06:28 2025
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">cicada_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1927-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.25 ns, 3.064 ns, 1.69 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 12.500 ns, 12.500 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 331, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 368, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="mask_table_U">generic_round_double_s_mask_table, 2, 0, 0, 0, 64, 52, 1, 3328</column>
<column name="one_half_table_U">generic_round_double_s_one_half_table, 2, 0, 0, 0, 64, 53, 1, 3392</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="data_V_1_fu_132_p2">+, 0, 0, 71, 64, 64</column>
<column name="and_ln1019_fu_186_p2">and, 0, 0, 2, 1, 1</column>
<column name="xs_sig_V_fu_146_p2">and, 0, 0, 52, 52, 52</column>
<column name="icmp_ln1019_1_fu_92_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln1019_fu_86_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="ap_return">select, 0, 0, 64, 1, 64</column>
<column name="select_ln1019_fu_170_p3">select, 0, 0, 64, 1, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1019_fu_181_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1481_fu_141_p2">xor, 0, 0, 52, 52, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="data_V_reg_203">64, 0, 64, 0</column>
<column name="data_V_reg_203_pp0_iter1_reg">64, 0, 64, 0</column>
<column name="icmp_ln1019_1_reg_215">1, 0, 1, 0</column>
<column name="icmp_ln1019_1_reg_215_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln1019_reg_209">1, 0, 1, 0</column>
<column name="icmp_ln1019_reg_209_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="mask_reg_230">52, 0, 52, 0</column>
<column name="one_half_reg_235">53, 0, 53, 0</column>
<column name="x_read_reg_198">64, 0, 64, 0</column>
<column name="x_read_reg_198_pp0_iter1_reg">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, generic_round&lt;double&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, generic_round&lt;double&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, generic_round&lt;double&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, generic_round&lt;double&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, generic_round&lt;double&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, generic_round&lt;double&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, generic_round&lt;double&gt;, return value</column>
<column name="ap_return">out, 64, ap_ctrl_hs, generic_round&lt;double&gt;, return value</column>
<column name="x">in, 64, ap_none, x, scalar</column>
</table>
</item>
</section>
</profile>
