Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 23 19:09:48 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 6          |
| TIMING-20 | Warning  | Non-clocked latch             | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on MOSI_Raw relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SCLK_Raw relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SlaveSel relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rst_ relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on DebugWriteReceived relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on MISO relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch u_SPI/u_REGS/Read_Data_reg[0] cannot be properly analyzed as its control pin u_SPI/u_REGS/Read_Data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch u_SPI/u_REGS/Read_Data_reg[1] cannot be properly analyzed as its control pin u_SPI/u_REGS/Read_Data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch u_SPI/u_REGS/Read_Data_reg[2] cannot be properly analyzed as its control pin u_SPI/u_REGS/Read_Data_reg[2]/G is not reached by a timing clock
Related violations: <none>


