MIG: 22:42:51 : Running customizer.xit
MIG: 22:42:51 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 22:42:51 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Mark_Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4116-Marks-M3800/coregen/conv_test_cs_mig_7series_0_0
MIG: 22:42:51 : synp_flow:  -- synthesis_mode: Other
MIG: 22:42:51 : outputDirectory: c:/Users/Mark_Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4116-Marks-M3800/coregen/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 22:42:51 : vivado_mode: xpg_bd
MIG: 22:42:51 :  locked false  
MIG: 22:42:51 : HDL Language: Verilog
MIG: 22:42:51 : compInfo: false
MIG: 22:42:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:42:51 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:42:51 : I am in catch area
MIG: 22:42:51 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Mark_Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4116-Marks-M3800/coregen/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Mark_Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4116-Marks-M3800/coregen/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 22:45:52 : Prasad before: xmlPropertyPrj -- .prj
MIG: 22:45:52 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 22:45:52 : XML_INPUT_FILE: c:/Users/Mark_Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-4116-Marks-M3800/coregen/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:45:52 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 22:45:52 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 22:45:52 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 22:45:52 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 22:45:52 : Sending back 0
MIG: 22:45:53 : xml_input_file: mig_a.prj
MIG: 22:45:53 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:45:53 : xml_input_file: mig_a.prj
MIG: 22:45:53 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:45:53 : In updateAllModelParams
MIG: 22:45:53 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:45:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:45:53 : XGUI hdlLanguage: Verilog
MIG: 22:45:53 : xgui vivado_mode: xpg_bd
MIG: 22:45:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:45:53 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/conv_test_cs_mig_7series_0_0/user_design/rtl/conv_test_cs_mig_7series_0_0_mig.v ...
MIG: 22:45:55 : 1
MIG: 22:45:55 : Inside fn mem: DDR3
MIG: 22:45:55 : detect_uiclk: 100000000
MIG: 22:45:55 : cntrl:  memtype: DDR3
MIG: 22:45:55 : 800
MIG: 22:45:55 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 22:45:55 : 
MIG: 22:45:55 : 1
MIG: 22:45:55 : 100000000
MIG: 22:45:55 : 
MIG: 22:45:55 :  polarity_value: 1
MIG: 22:45:55 : 
MIG: 22:45:55 : EXTERNAL
MIG: 22:45:55 : cntrl:  memtype: DDR3
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 22:45:55 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 22:45:55 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:45:55 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 22:45:55 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 22:45:55 : 2
MIG: 22:45:55 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 22:45:55 : 16
MIG: 22:45:55 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 22:45:55 : 2
MIG: 22:45:55 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 22:45:55 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: ECC ==> OFF
MIG: 22:45:55 : 16
MIG: 22:45:55 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 22:45:55 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:45:55 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:45:55 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:45:55 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 22:45:55 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 22:45:55 : 15
MIG: 22:45:55 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 22:45:55 : 29
MIG: 22:45:55 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 22:45:55 : 0
MIG: 22:45:55 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 22:45:55 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 22:45:55 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:45:55 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 22:45:55 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 22:45:55 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 22:45:55 :  Invalid Param: DDR3_AL ==> "0"
MIG: 22:45:55 :  Invalid Param: DDR3_nAL ==> 0
MIG: 22:45:55 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 22:45:55 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 22:45:55 :  Invalid Param: DDR3_CL ==> 6
MIG: 22:45:55 :  Invalid Param: DDR3_CWL ==> 5
MIG: 22:45:55 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 22:45:55 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 22:45:55 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 22:45:55 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 22:45:55 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 22:45:55 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 22:45:55 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 22:45:55 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 22:45:55 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 22:45:55 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 22:45:55 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 22:45:55 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 22:45:55 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 22:45:55 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 22:45:55 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 22:45:55 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 22:45:55 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:45:55 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 22:45:55 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 22:45:55 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 22:45:55 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 22:45:55 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 22:45:55 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 22:45:55 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 22:45:55 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 22:45:55 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 22:45:55 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 22:45:55 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 22:45:55 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:45:55 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 22:45:55 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:45:55 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:45:55 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:45:55 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:45:55 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 22:45:55 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 22:45:55 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 22:45:55 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 22:45:55 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 22:45:55 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 22:45:55 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 22:45:55 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:45:55 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 22:45:55 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 22:45:55 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 22:45:55 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 22:45:55 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 22:45:55 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 22:45:55 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 22:45:55 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 22:45:55 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 22:45:55 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:45:55 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:45:55 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:45:55 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:45:55 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:45:55 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 22:45:55 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:45:55 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 22:45:55 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 22:45:55 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 22:45:55 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 22:45:55 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:45:55 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 22:45:55 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 22:45:55 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 22:45:55 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 22:45:55 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 22:45:55 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 22:45:55 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 22:45:55 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "CONV_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:45:55 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "CONV_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 22:45:55 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:45:55 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 22:45:55 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 22:45:55 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 22:45:55 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:45:55 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 22:45:55 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 22:45:55 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 22:45:55 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 22:45:55 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 22:45:55 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:45:55 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 22:45:55 : 4
MIG: 22:45:55 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 22:45:55 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 22:45:55 : 536870912
MIG: 22:45:55 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 22:45:55 : 29
MIG: 22:45:55 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 22:45:55 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 22:45:55 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:45:55 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:45:55 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:45:55 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:45:55 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:45:55 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:45:55 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:45:55 : 
MIG: 22:45:55 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 22:45:55 : 
MIG: 22:45:55 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 22:45:55 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 22:45:55 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 22:45:55 : NOBUF
MIG: 22:45:55 : NOBUF
MIG: 22:45:55 : 
MIG: 22:45:55 : Same Interface
MIG: 23:20:12 : xml_input_file: mig_a.prj
MIG: 23:20:12 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:20:12 : In updateAllModelParams
MIG: 23:20:12 : XGUI hdlLanguage: Verilog
MIG: 23:20:12 : xgui vivado_mode: xpg_bd
MIG: 23:20:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:20:12 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/conv_test_cs_mig_7series_0_0/user_design/rtl/conv_test_cs_mig_7series_0_0_mig.v ...
MIG: 23:20:14 : 
MIG: 23:20:14 : Inside fn mem: DDR3
MIG: 23:20:14 : detect_uiclk: 100000000
MIG: 23:20:14 : cntrl:  memtype: DDR3
MIG: 23:20:14 : 
MIG: 23:20:14 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:20:14 : 
MIG: 23:20:14 : 
MIG: 23:20:14 : 
MIG: 23:20:14 : 
MIG: 23:20:14 :  polarity_value: 1
MIG: 23:20:14 : 
MIG: 23:20:14 : 
MIG: 23:20:14 : cntrl:  memtype: DDR3
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:20:14 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:20:14 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:20:14 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:20:14 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:20:14 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: ECC ==> OFF
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:20:14 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:20:14 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:20:14 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:20:14 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:20:14 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:20:14 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:20:14 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:20:14 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:20:14 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:20:14 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:20:14 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:20:14 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:20:14 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:20:14 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:20:14 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:20:14 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:20:14 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 23:20:14 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:20:14 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:20:14 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:20:14 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:20:14 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:20:14 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:20:14 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:20:14 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:20:14 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:20:14 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:20:14 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:20:14 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:20:14 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:20:14 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:20:14 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:20:14 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:20:14 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:20:14 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:20:14 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:20:14 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:20:14 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:20:14 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:20:14 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:20:14 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:20:14 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:20:14 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:20:14 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:20:14 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:20:14 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:20:14 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:20:14 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:20:14 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:20:14 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:20:14 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:20:14 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:20:14 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:20:14 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:20:14 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:20:14 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:20:14 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:20:14 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:20:14 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:20:14 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:20:14 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:20:14 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:20:14 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:20:14 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:20:14 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:20:14 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:20:14 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:20:14 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:20:14 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:20:14 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:20:14 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:20:14 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:20:14 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:20:14 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:20:14 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:20:14 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:20:14 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:20:14 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:20:14 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:20:14 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:20:14 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:20:14 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:20:14 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:20:14 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:20:14 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:20:14 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:20:14 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "CONV_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:20:14 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "CONV_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:20:14 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 23:20:14 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:20:14 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:20:14 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:20:14 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:20:14 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:20:14 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:20:14 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:20:14 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:20:14 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:20:14 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:20:14 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:20:14 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 23:20:14 : 1
MIG: 23:20:14 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 23:20:14 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:20:14 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 23:20:14 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:20:14 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:20:14 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:20:14 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:20:14 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:20:14 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:20:14 : 
MIG: 23:20:14 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:20:14 : 
MIG: 23:20:14 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 23:20:14 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:20:14 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:20:14 : 
MIG: 23:20:14 : 
MIG: 23:20:14 : 
MIG: 23:20:14 : Same Interface
MIG: 23:20:14 : xml_input_file: mig_a.prj
MIG: 23:20:14 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 14:14:44 : Running synthesis.xit
MIG: 14:14:44 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:14:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:14:44 : ERR:             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> 
MIG: 14:14:44 : ################# RUNNING MIG BATCH ###################
MIG: 14:14:44 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 14:14:44 : synp_flow:  -- synthesis_mode: Other
MIG: 14:14:44 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 14:14:44 : vivado_mode: xpg_bd
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 1
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 : isPortInterface: 0
MIG: 14:14:44 :  locked false  
MIG: 14:14:44 : HDL Language: Verilog
MIG: 14:14:44 : compInfo: false
MIG: 14:14:44 : Vivado Options xc7a200t sbg484 -1
MIG: 14:14:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:14:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:14:44 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:14:44 : I am in catch area
MIG: 14:14:44 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 14:15:00 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 14:15:00 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 14:15:00 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 14:15:00 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 14:15:00 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 14:15:01 : Running vhdl_synth_rpr.xit
MIG: 14:15:01 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:15:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:15:01 : Running simulation.xit
MIG: 14:15:01 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:15:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:15:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:15:01 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:15:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:15:02 : Running implementation.xit
MIG: 14:15:02 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:15:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:47:55 : Running synthesis.xit
MIG: 14:47:55 : ################# RUNNING MIG BATCH ###################
MIG: 14:47:55 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 14:47:55 : synp_flow:  -- synthesis_mode: Other
MIG: 14:47:55 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 14:47:55 : vivado_mode: xpg_bd
MIG: 14:47:55 : isPortInterface: 0
MIG: 14:47:55 : isPortInterface: 0
MIG: 14:47:55 : isPortInterface: 0
MIG: 14:47:55 : isPortInterface: 0
MIG: 14:47:55 : isPortInterface: 0
MIG: 14:47:55 : isPortInterface: 0
MIG: 14:47:55 : isPortInterface: 0
MIG: 14:47:55 : isPortInterface: 0
MIG: 14:47:55 : isPortInterface: 0
MIG: 14:47:55 : isPortInterface: 0
MIG: 14:47:55 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 1
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 : isPortInterface: 0
MIG: 14:47:56 :  locked false  
MIG: 14:47:56 : HDL Language: Verilog
MIG: 14:47:56 : compInfo: false
MIG: 14:47:56 : Vivado Options xc7a200t sbg484 -1
MIG: 14:47:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:47:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:47:56 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:47:56 : I am in catch area
MIG: 14:47:56 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 14:48:06 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 14:48:06 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 14:48:06 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 14:48:06 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 14:48:06 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 14:48:06 : Running vhdl_synth_rpr.xit
MIG: 14:48:06 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:48:06 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:48:06 : Running simulation.xit
MIG: 14:48:07 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:48:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:48:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:48:07 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:48:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:48:07 : Running implementation.xit
MIG: 14:48:07 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:48:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:13:18 : Running synthesis.xit
MIG: 17:13:18 : ################# RUNNING MIG BATCH ###################
MIG: 17:13:18 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 17:13:18 : synp_flow:  -- synthesis_mode: Other
MIG: 17:13:18 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 17:13:18 : vivado_mode: xpg_bd
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 1
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 : isPortInterface: 0
MIG: 17:13:18 :  locked false  
MIG: 17:13:18 : HDL Language: Verilog
MIG: 17:13:18 : compInfo: false
MIG: 17:13:18 : Vivado Options xc7a200t sbg484 -1
MIG: 17:13:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:13:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:13:18 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:13:18 : I am in catch area
MIG: 17:13:18 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 17:13:28 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 17:13:28 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 17:13:28 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 17:13:28 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 17:13:28 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 17:13:29 : Running vhdl_synth_rpr.xit
MIG: 17:13:29 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:13:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:13:29 : Running simulation.xit
MIG: 17:13:29 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:13:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:13:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:13:29 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:13:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:13:30 : Running implementation.xit
MIG: 17:13:30 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:13:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:40:36 : Running synthesis.xit
MIG: 18:40:36 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:36 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 18:40:36 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:36 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 18:40:36 : vivado_mode: xpg_bd
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 1
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 :  locked false  
MIG: 18:40:36 : HDL Language: Verilog
MIG: 18:40:36 : compInfo: false
MIG: 18:40:36 : Vivado Options xc7a200t sbg484 -1
MIG: 18:40:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:40:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:40:36 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:40:36 : I am in catch area
MIG: 18:40:36 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:47 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 18:40:47 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 18:40:47 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 18:40:47 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 18:40:47 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:47 : Running vhdl_synth_rpr.xit
MIG: 18:40:47 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:40:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:40:47 : Running simulation.xit
MIG: 18:40:47 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:40:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:40:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:40:48 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:40:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:40:48 : Running implementation.xit
MIG: 18:40:48 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:40:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:31:08 : Running synthesis.xit
MIG: 21:31:09 : ################# RUNNING MIG BATCH ###################
MIG: 21:31:09 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 21:31:09 : synp_flow:  -- synthesis_mode: Other
MIG: 21:31:09 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 21:31:09 : vivado_mode: xpg_bd
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 1
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 : isPortInterface: 0
MIG: 21:31:09 :  locked false  
MIG: 21:31:09 : HDL Language: Verilog
MIG: 21:31:09 : compInfo: false
MIG: 21:31:09 : Vivado Options xc7a200t sbg484 -1
MIG: 21:31:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:31:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:31:09 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:31:09 : I am in catch area
MIG: 21:31:09 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 21:31:21 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 21:31:21 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 21:31:21 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 21:31:21 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 21:31:21 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 21:31:22 : Running vhdl_synth_rpr.xit
MIG: 21:31:22 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:31:22 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:31:22 : Running simulation.xit
MIG: 21:31:22 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:31:22 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:31:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:31:23 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:31:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:31:23 : Running implementation.xit
MIG: 21:31:23 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:31:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:38:40 : Running synthesis.xit
MIG: 00:38:40 : ################# RUNNING MIG BATCH ###################
MIG: 00:38:40 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 00:38:40 : synp_flow:  -- synthesis_mode: Other
MIG: 00:38:40 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 00:38:40 : vivado_mode: xpg_bd
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 1
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 : isPortInterface: 0
MIG: 00:38:40 :  locked false  
MIG: 00:38:40 : HDL Language: Verilog
MIG: 00:38:40 : compInfo: false
MIG: 00:38:40 : Vivado Options xc7a200t sbg484 -1
MIG: 00:38:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:38:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:38:40 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:38:40 : I am in catch area
MIG: 00:38:40 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 00:38:56 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 00:38:56 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 00:38:56 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 00:38:56 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 00:38:56 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 00:38:56 : Running vhdl_synth_rpr.xit
MIG: 00:38:56 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:38:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:38:57 : Running simulation.xit
MIG: 00:38:57 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:38:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:38:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:38:57 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:38:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:38:57 : Running implementation.xit
MIG: 00:38:58 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:38:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:31:45 : Running synthesis.xit
MIG: 17:31:46 : ################# RUNNING MIG BATCH ###################
MIG: 17:31:46 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 17:31:46 : synp_flow:  -- synthesis_mode: Other
MIG: 17:31:46 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 17:31:46 : vivado_mode: xpg_bd
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 1
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 : isPortInterface: 0
MIG: 17:31:46 :  locked false  
MIG: 17:31:46 : HDL Language: Verilog
MIG: 17:31:46 : compInfo: false
MIG: 17:31:46 : Vivado Options xc7a200t sbg484 -1
MIG: 17:31:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:31:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:31:46 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:31:46 : I am in catch area
MIG: 17:31:46 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 17:32:06 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 17:32:06 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 17:32:06 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 17:32:06 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 17:32:06 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 17:32:07 : Running vhdl_synth_rpr.xit
MIG: 17:32:07 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:32:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:32:07 : Running simulation.xit
MIG: 17:32:07 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:32:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:32:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:32:08 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:32:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:32:08 : Running implementation.xit
MIG: 17:32:08 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:32:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:33:30 : Running synthesis.xit
MIG: 17:33:30 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:30 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 17:33:30 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:30 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 17:33:30 : vivado_mode: xpg_bd
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 0
MIG: 17:33:30 : isPortInterface: 1
MIG: 17:33:31 : isPortInterface: 0
MIG: 17:33:31 : isPortInterface: 0
MIG: 17:33:31 : isPortInterface: 0
MIG: 17:33:31 : isPortInterface: 0
MIG: 17:33:31 : isPortInterface: 0
MIG: 17:33:31 : isPortInterface: 0
MIG: 17:33:31 : isPortInterface: 0
MIG: 17:33:31 : isPortInterface: 0
MIG: 17:33:31 : isPortInterface: 0
MIG: 17:33:31 : isPortInterface: 0
MIG: 17:33:31 :  locked false  
MIG: 17:33:31 : HDL Language: Verilog
MIG: 17:33:31 : compInfo: false
MIG: 17:33:31 : Vivado Options xc7a200t sbg484 -1
MIG: 17:33:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:33:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:33:31 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:33:31 : I am in catch area
MIG: 17:33:31 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:45 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 17:33:45 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 17:33:45 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 17:33:45 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 17:33:45 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:46 : Running vhdl_synth_rpr.xit
MIG: 17:33:46 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:33:46 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:33:46 : Running simulation.xit
MIG: 17:33:46 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:33:46 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:33:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:33:47 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:33:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:33:47 : Running implementation.xit
MIG: 17:33:47 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:33:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:46:50 : Running synthesis.xit
MIG: 22:46:51 : ################# RUNNING MIG BATCH ###################
MIG: 22:46:51 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 22:46:51 : synp_flow:  -- synthesis_mode: Other
MIG: 22:46:51 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 22:46:51 : vivado_mode: xpg_bd
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 1
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 : isPortInterface: 0
MIG: 22:46:51 :  locked false  
MIG: 22:46:51 : HDL Language: Verilog
MIG: 22:46:51 : compInfo: false
MIG: 22:46:51 : Vivado Options xc7a200t sbg484 -1
MIG: 22:46:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:46:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:46:51 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:46:51 : I am in catch area
MIG: 22:46:51 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 22:47:09 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:47:09 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 22:47:09 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 22:47:09 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 22:47:09 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 22:47:09 : Running vhdl_synth_rpr.xit
MIG: 22:47:09 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:47:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:47:10 : Running simulation.xit
MIG: 22:47:10 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:47:10 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:47:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:47:10 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:47:10 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:47:10 : Running implementation.xit
MIG: 22:47:10 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:47:10 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:47:31 : Running synthesis.xit
MIG: 13:47:31 : ################# RUNNING MIG BATCH ###################
MIG: 13:47:31 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 13:47:31 : synp_flow:  -- synthesis_mode: Other
MIG: 13:47:31 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 13:47:31 : vivado_mode: xpg_bd
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 1
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 : isPortInterface: 0
MIG: 13:47:31 :  locked false  
MIG: 13:47:31 : HDL Language: Verilog
MIG: 13:47:31 : compInfo: false
MIG: 13:47:31 : Vivado Options xc7a200t sbg484 -1
MIG: 13:47:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:47:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:47:31 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:47:31 : I am in catch area
MIG: 13:47:31 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 13:47:50 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 13:47:50 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 13:47:50 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 13:47:50 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 13:47:50 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 13:47:50 : Running vhdl_synth_rpr.xit
MIG: 13:47:50 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:47:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:47:50 : Running simulation.xit
MIG: 13:47:50 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:47:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:47:51 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:47:51 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:47:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:47:51 : Running implementation.xit
MIG: 13:47:51 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:47:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:52:26 : Running synthesis.xit
MIG: 13:52:27 : ################# RUNNING MIG BATCH ###################
MIG: 13:52:27 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 13:52:27 : synp_flow:  -- synthesis_mode: Other
MIG: 13:52:27 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 13:52:27 : vivado_mode: xpg_bd
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 1
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 : isPortInterface: 0
MIG: 13:52:27 :  locked false  
MIG: 13:52:27 : HDL Language: Verilog
MIG: 13:52:27 : compInfo: false
MIG: 13:52:27 : Vivado Options xc7a200t sbg484 -1
MIG: 13:52:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:52:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:52:27 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:52:27 : I am in catch area
MIG: 13:52:27 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 13:52:41 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 13:52:41 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 13:52:41 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 13:52:41 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 13:52:41 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 13:52:42 : Running vhdl_synth_rpr.xit
MIG: 13:52:42 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:52:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:52:42 : Running simulation.xit
MIG: 13:52:42 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:52:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:52:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:52:43 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:52:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:52:43 : Running implementation.xit
MIG: 13:52:43 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:52:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:01:36 : Running synthesis.xit
MIG: 15:01:36 : ################# RUNNING MIG BATCH ###################
MIG: 15:01:36 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 15:01:36 : synp_flow:  -- synthesis_mode: Other
MIG: 15:01:36 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 15:01:36 : vivado_mode: xpg_bd
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 1
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 : isPortInterface: 0
MIG: 15:01:36 :  locked false  
MIG: 15:01:36 : HDL Language: Verilog
MIG: 15:01:36 : compInfo: false
MIG: 15:01:36 : Vivado Options xc7a200t sbg484 -1
MIG: 15:01:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:01:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:01:36 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:01:36 : I am in catch area
MIG: 15:01:36 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 15:01:58 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 15:01:58 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 15:01:58 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 15:01:58 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 15:01:58 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 15:01:59 : Running vhdl_synth_rpr.xit
MIG: 15:01:59 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:01:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:02:00 : Running simulation.xit
MIG: 15:02:00 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:02:00 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:02:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:02:01 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:02:01 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:02:02 : Running implementation.xit
MIG: 15:02:02 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:02:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:22:44 : Running synthesis.xit
MIG: 20:22:44 : ################# RUNNING MIG BATCH ###################
MIG: 20:22:44 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 20:22:44 : synp_flow:  -- synthesis_mode: Other
MIG: 20:22:44 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 20:22:44 : vivado_mode: xpg_bd
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 1
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 : isPortInterface: 0
MIG: 20:22:44 :  locked false  
MIG: 20:22:44 : HDL Language: Verilog
MIG: 20:22:44 : compInfo: false
MIG: 20:22:44 : Vivado Options xc7a200t sbg484 -1
MIG: 20:22:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:22:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:22:44 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 20:22:44 : I am in catch area
MIG: 20:22:44 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 20:22:58 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 20:22:58 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 20:22:58 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 20:22:58 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 20:22:58 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 20:22:58 : Running vhdl_synth_rpr.xit
MIG: 20:22:58 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:22:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:22:58 : Running simulation.xit
MIG: 20:22:58 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:22:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:22:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:22:59 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:22:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:22:59 : Running implementation.xit
MIG: 20:22:59 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:22:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:56:40 : Running synthesis.xit
MIG: 21:56:40 : ################# RUNNING MIG BATCH ###################
MIG: 21:56:40 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 21:56:40 : synp_flow:  -- synthesis_mode: Other
MIG: 21:56:40 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 21:56:40 : vivado_mode: xpg_bd
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 1
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 : isPortInterface: 0
MIG: 21:56:40 :  locked false  
MIG: 21:56:40 : HDL Language: Verilog
MIG: 21:56:40 : compInfo: false
MIG: 21:56:40 : Vivado Options xc7a200t sbg484 -1
MIG: 21:56:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:56:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:56:40 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:56:40 : I am in catch area
MIG: 21:56:40 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 21:56:52 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 21:56:52 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 21:56:52 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 21:56:52 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 21:56:52 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 21:56:52 : Running vhdl_synth_rpr.xit
MIG: 21:56:52 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:56:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:56:52 : Running simulation.xit
MIG: 21:56:52 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:56:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:56:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:56:53 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:56:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:56:53 : Running implementation.xit
MIG: 21:56:53 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:56:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:08:39 : Running synthesis.xit
MIG: 01:08:39 : ################# RUNNING MIG BATCH ###################
MIG: 01:08:39 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:08:40 : synp_flow:  -- synthesis_mode: Other
MIG: 01:08:40 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:08:40 : vivado_mode: xpg_bd
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 1
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 : isPortInterface: 0
MIG: 01:08:40 :  locked false  
MIG: 01:08:40 : HDL Language: Verilog
MIG: 01:08:40 : compInfo: false
MIG: 01:08:40 : Vivado Options xc7a200t sbg484 -1
MIG: 01:08:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:08:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:08:40 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:08:40 : I am in catch area
MIG: 01:08:40 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:09:29 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:09:29 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:09:29 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:09:31 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:09:31 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:09:33 : Running vhdl_synth_rpr.xit
MIG: 01:09:33 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:09:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:09:35 : Running simulation.xit
MIG: 01:09:35 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:09:35 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:09:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:09:37 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:09:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:09:38 : Running implementation.xit
MIG: 01:09:38 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:09:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:42:04 : Running synthesis.xit
MIG: 09:42:04 : ################# RUNNING MIG BATCH ###################
MIG: 09:42:04 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 09:42:04 : synp_flow:  -- synthesis_mode: Other
MIG: 09:42:04 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 09:42:04 : vivado_mode: xpg_bd
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 1
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 : isPortInterface: 0
MIG: 09:42:04 :  locked false  
MIG: 09:42:04 : HDL Language: Verilog
MIG: 09:42:04 : compInfo: false
MIG: 09:42:04 : Vivado Options xc7a200t sbg484 -1
MIG: 09:42:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:42:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:42:04 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:42:04 : I am in catch area
MIG: 09:42:04 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:42:40 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 09:42:40 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 09:42:40 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 09:42:40 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 09:42:40 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:42:40 : Running vhdl_synth_rpr.xit
MIG: 09:42:41 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:42:41 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:42:41 : Running simulation.xit
MIG: 09:42:41 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:42:41 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:42:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:42:42 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:42:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:42:42 : Running implementation.xit
MIG: 09:42:42 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:42:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:09:28 : Running synthesis.xit
MIG: 18:09:28 : ################# RUNNING MIG BATCH ###################
MIG: 18:09:28 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 18:09:28 : synp_flow:  -- synthesis_mode: Other
MIG: 18:09:28 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 18:09:28 : vivado_mode: xpg_bd
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 1
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 : isPortInterface: 0
MIG: 18:09:28 :  locked false  
MIG: 18:09:28 : HDL Language: Verilog
MIG: 18:09:28 : compInfo: false
MIG: 18:09:28 : Vivado Options xc7a200t sbg484 -1
MIG: 18:09:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:09:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:09:28 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:09:28 : I am in catch area
MIG: 18:09:28 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 18:09:48 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 18:09:48 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 18:09:48 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 18:09:48 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 18:09:48 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 18:09:49 : Running vhdl_synth_rpr.xit
MIG: 18:09:49 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:09:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:09:50 : Running simulation.xit
MIG: 18:09:50 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:09:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:09:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:09:50 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:09:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:09:51 : Running implementation.xit
MIG: 18:09:51 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:09:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:30:12 : Running synthesis.xit
MIG: 22:30:12 : ################# RUNNING MIG BATCH ###################
MIG: 22:30:12 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 22:30:12 : synp_flow:  -- synthesis_mode: Other
MIG: 22:30:12 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 22:30:12 : vivado_mode: xpg_bd
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 1
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 : isPortInterface: 0
MIG: 22:30:12 :  locked false  
MIG: 22:30:12 : HDL Language: Verilog
MIG: 22:30:12 : compInfo: false
MIG: 22:30:12 : Vivado Options xc7a200t sbg484 -1
MIG: 22:30:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:30:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:30:12 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:30:12 : I am in catch area
MIG: 22:30:12 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 22:30:42 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:30:42 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 22:30:42 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 22:30:42 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 22:30:42 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 22:30:43 : Running vhdl_synth_rpr.xit
MIG: 22:30:43 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:30:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:30:43 : Running simulation.xit
MIG: 22:30:43 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:30:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:30:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:30:44 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:30:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:30:45 : Running implementation.xit
MIG: 22:30:45 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:30:45 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 06:58:07 : Running synthesis.xit
MIG: 06:58:08 : ################# RUNNING MIG BATCH ###################
MIG: 06:58:08 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 06:58:08 : synp_flow:  -- synthesis_mode: Other
MIG: 06:58:08 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 06:58:08 : vivado_mode: xpg_bd
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 1
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 : isPortInterface: 0
MIG: 06:58:08 :  locked false  
MIG: 06:58:08 : HDL Language: Verilog
MIG: 06:58:08 : compInfo: false
MIG: 06:58:08 : Vivado Options xc7a200t sbg484 -1
MIG: 06:58:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 06:58:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 06:58:08 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 06:58:08 : I am in catch area
MIG: 06:58:08 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 06:58:23 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 06:58:23 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 06:58:23 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 06:58:24 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 06:58:24 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 06:58:24 : Running vhdl_synth_rpr.xit
MIG: 06:58:24 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 06:58:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 06:58:24 : Running simulation.xit
MIG: 06:58:24 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 06:58:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 06:58:25 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 06:58:25 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 06:58:25 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 06:58:25 : Running implementation.xit
MIG: 06:58:25 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 06:58:25 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:27:25 : Running synthesis.xit
MIG: 19:27:25 : ################# RUNNING MIG BATCH ###################
MIG: 19:27:25 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 19:27:25 : synp_flow:  -- synthesis_mode: Other
MIG: 19:27:25 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 19:27:25 : vivado_mode: xpg_bd
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 1
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 : isPortInterface: 0
MIG: 19:27:25 :  locked false  
MIG: 19:27:25 : HDL Language: Verilog
MIG: 19:27:25 : compInfo: false
MIG: 19:27:25 : Vivado Options xc7a200t sbg484 -1
MIG: 19:27:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 19:27:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:27:25 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 19:27:25 : I am in catch area
MIG: 19:27:25 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 19:27:37 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 19:27:37 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 19:27:37 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 19:27:37 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 19:27:37 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 19:27:37 : Running vhdl_synth_rpr.xit
MIG: 19:27:37 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 19:27:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:27:37 : Running simulation.xit
MIG: 19:27:38 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 19:27:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:27:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:27:38 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 19:27:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 19:27:38 : Running implementation.xit
MIG: 19:27:38 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 19:27:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:47:57 : Running synthesis.xit
MIG: 21:47:57 : ################# RUNNING MIG BATCH ###################
MIG: 21:47:57 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 21:47:57 : synp_flow:  -- synthesis_mode: Other
MIG: 21:47:57 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 21:47:57 : vivado_mode: xpg_bd
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 1
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 : isPortInterface: 0
MIG: 21:47:57 :  locked false  
MIG: 21:47:57 : HDL Language: Verilog
MIG: 21:47:57 : compInfo: false
MIG: 21:47:57 : Vivado Options xc7a200t sbg484 -1
MIG: 21:47:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:47:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:47:57 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:47:57 : I am in catch area
MIG: 21:47:57 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 21:48:12 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 21:48:12 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 21:48:12 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 21:48:12 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 21:48:12 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 21:48:12 : Running vhdl_synth_rpr.xit
MIG: 21:48:12 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:48:12 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:48:12 : Running simulation.xit
MIG: 21:48:12 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:48:12 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:48:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:48:13 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:48:13 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:48:13 : Running implementation.xit
MIG: 21:48:13 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:48:13 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:51:06 : Running synthesis.xit
MIG: 22:51:06 : ################# RUNNING MIG BATCH ###################
MIG: 22:51:06 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 22:51:06 : synp_flow:  -- synthesis_mode: Other
MIG: 22:51:06 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 22:51:06 : vivado_mode: xpg_bd
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 1
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 : isPortInterface: 0
MIG: 22:51:06 :  locked false  
MIG: 22:51:06 : HDL Language: Verilog
MIG: 22:51:06 : compInfo: false
MIG: 22:51:06 : Vivado Options xc7a200t sbg484 -1
MIG: 22:51:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:51:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:51:06 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:51:06 : I am in catch area
MIG: 22:51:06 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 22:51:17 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:51:17 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 22:51:17 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 22:51:17 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 22:51:17 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 22:51:17 : Running vhdl_synth_rpr.xit
MIG: 22:51:17 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:51:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:51:18 : Running simulation.xit
MIG: 22:51:18 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:51:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:51:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:51:18 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:51:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:51:19 : Running implementation.xit
MIG: 22:51:19 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:51:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:07:33 : Running synthesis.xit
MIG: 16:07:33 : ################# RUNNING MIG BATCH ###################
MIG: 16:07:33 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 16:07:33 : synp_flow:  -- synthesis_mode: Other
MIG: 16:07:33 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 16:07:33 : vivado_mode: xpg_bd
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 1
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 : isPortInterface: 0
MIG: 16:07:33 :  locked false  
MIG: 16:07:33 : HDL Language: Verilog
MIG: 16:07:33 : compInfo: false
MIG: 16:07:33 : Vivado Options xc7a200t sbg484 -1
MIG: 16:07:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:07:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:07:33 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 16:07:33 : I am in catch area
MIG: 16:07:33 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 16:07:49 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 16:07:49 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 16:07:49 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 16:07:49 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 16:07:49 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 16:07:49 : Running vhdl_synth_rpr.xit
MIG: 16:07:49 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:07:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:07:50 : Running simulation.xit
MIG: 16:07:50 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:07:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:07:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:07:50 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:07:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:07:50 : Running implementation.xit
MIG: 16:07:50 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:07:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:13:33 : Running synthesis.xit
MIG: 17:13:33 : ################# RUNNING MIG BATCH ###################
MIG: 17:13:33 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 17:13:33 : synp_flow:  -- synthesis_mode: Other
MIG: 17:13:33 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 17:13:33 : vivado_mode: xpg_bd
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 1
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 : isPortInterface: 0
MIG: 17:13:33 :  locked false  
MIG: 17:13:33 : HDL Language: Verilog
MIG: 17:13:33 : compInfo: false
MIG: 17:13:33 : Vivado Options xc7a200t sbg484 -1
MIG: 17:13:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:13:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:13:33 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:13:33 : I am in catch area
MIG: 17:13:33 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 17:13:47 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 17:13:47 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 17:13:47 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 17:13:47 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 17:13:47 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 17:13:47 : Running vhdl_synth_rpr.xit
MIG: 17:13:47 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:13:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:13:47 : Running simulation.xit
MIG: 17:13:48 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:13:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:13:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:13:48 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:13:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:13:48 : Running implementation.xit
MIG: 17:13:48 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:13:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:51:54 : Running synthesis.xit
MIG: 17:51:54 : ################# RUNNING MIG BATCH ###################
MIG: 17:51:54 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 17:51:54 : synp_flow:  -- synthesis_mode: Other
MIG: 17:51:54 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 17:51:54 : vivado_mode: xpg_bd
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 1
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 : isPortInterface: 0
MIG: 17:51:54 :  locked false  
MIG: 17:51:54 : HDL Language: Verilog
MIG: 17:51:54 : compInfo: false
MIG: 17:51:54 : Vivado Options xc7a200t sbg484 -1
MIG: 17:51:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:51:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:51:54 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:51:54 : I am in catch area
MIG: 17:51:54 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 17:52:09 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 17:52:09 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 17:52:09 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 17:52:09 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 17:52:09 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 17:52:09 : Running vhdl_synth_rpr.xit
MIG: 17:52:10 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:52:10 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:52:10 : Running simulation.xit
MIG: 17:52:10 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:52:10 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:52:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:52:10 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:52:10 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:52:11 : Running implementation.xit
MIG: 17:52:11 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:52:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:20:18 : Running synthesis.xit
MIG: 21:20:18 : ################# RUNNING MIG BATCH ###################
MIG: 21:20:18 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 21:20:18 : synp_flow:  -- synthesis_mode: Other
MIG: 21:20:18 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 21:20:18 : vivado_mode: xpg_bd
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:18 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 1
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 : isPortInterface: 0
MIG: 21:20:19 :  locked false  
MIG: 21:20:19 : HDL Language: Verilog
MIG: 21:20:19 : compInfo: false
MIG: 21:20:19 : Vivado Options xc7a200t sbg484 -1
MIG: 21:20:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:20:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:20:19 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:20:19 : I am in catch area
MIG: 21:20:19 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 21:20:45 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 21:20:45 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 21:20:45 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 21:20:45 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 21:20:45 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 21:20:46 : Running vhdl_synth_rpr.xit
MIG: 21:20:46 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:20:46 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:20:46 : Running simulation.xit
MIG: 21:20:46 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:20:46 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:20:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:20:47 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:20:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:20:47 : Running implementation.xit
MIG: 21:20:47 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:20:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:01:59 : Running synthesis.xit
MIG: 23:01:59 : ################# RUNNING MIG BATCH ###################
MIG: 23:01:59 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 23:01:59 : synp_flow:  -- synthesis_mode: Other
MIG: 23:01:59 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 23:01:59 : vivado_mode: xpg_bd
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 1
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 : isPortInterface: 0
MIG: 23:01:59 :  locked false  
MIG: 23:01:59 : HDL Language: Verilog
MIG: 23:01:59 : compInfo: false
MIG: 23:01:59 : Vivado Options xc7a200t sbg484 -1
MIG: 23:01:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:01:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:01:59 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:01:59 : I am in catch area
MIG: 23:01:59 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:02:16 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:02:16 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 23:02:16 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 23:02:16 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 23:02:16 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:02:17 : Running vhdl_synth_rpr.xit
MIG: 23:02:17 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:02:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:02:17 : Running simulation.xit
MIG: 23:02:17 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:02:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:02:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:02:18 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:02:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:02:18 : Running implementation.xit
MIG: 23:02:18 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:02:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:44:16 : Running synthesis.xit
MIG: 01:44:17 : ################# RUNNING MIG BATCH ###################
MIG: 01:44:17 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:44:17 : synp_flow:  -- synthesis_mode: Other
MIG: 01:44:17 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:44:17 : vivado_mode: xpg_bd
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 1
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 : isPortInterface: 0
MIG: 01:44:17 :  locked false  
MIG: 01:44:17 : HDL Language: Verilog
MIG: 01:44:17 : compInfo: false
MIG: 01:44:17 : Vivado Options xc7a200t sbg484 -1
MIG: 01:44:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:44:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:44:17 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:44:17 : I am in catch area
MIG: 01:44:18 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:44:43 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:44:43 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:44:43 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:44:43 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:44:43 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:44:45 : Running vhdl_synth_rpr.xit
MIG: 01:44:45 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:44:45 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:44:47 : Running simulation.xit
MIG: 01:44:47 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:44:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:44:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:44:48 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:44:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:44:49 : Running implementation.xit
MIG: 01:44:49 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:44:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:00:21 : Running synthesis.xit
MIG: 01:00:21 : ################# RUNNING MIG BATCH ###################
MIG: 01:00:22 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:00:22 : synp_flow:  -- synthesis_mode: Other
MIG: 01:00:22 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:00:22 : vivado_mode: xpg_bd
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 1
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 : isPortInterface: 0
MIG: 01:00:22 :  locked false  
MIG: 01:00:22 : HDL Language: Verilog
MIG: 01:00:22 : compInfo: false
MIG: 01:00:22 : Vivado Options xc7a200t sbg484 -1
MIG: 01:00:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:00:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:00:22 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:00:22 : I am in catch area
MIG: 01:00:22 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:01:13 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:01:13 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:01:13 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:01:14 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:01:14 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:01:15 : Running vhdl_synth_rpr.xit
MIG: 01:01:15 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:01:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:01:16 : Running simulation.xit
MIG: 01:01:16 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:01:16 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:01:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:01:16 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:01:16 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:01:17 : Running implementation.xit
MIG: 01:01:17 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:01:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:01:56 : Running synthesis.xit
MIG: 08:01:56 : ################# RUNNING MIG BATCH ###################
MIG: 08:01:56 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 08:01:56 : synp_flow:  -- synthesis_mode: Other
MIG: 08:01:56 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 08:01:56 : vivado_mode: xpg_bd
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 1
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 : isPortInterface: 0
MIG: 08:01:56 :  locked false  
MIG: 08:01:56 : HDL Language: Verilog
MIG: 08:01:56 : compInfo: false
MIG: 08:01:56 : Vivado Options xc7a200t sbg484 -1
MIG: 08:01:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:01:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:01:56 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 08:01:56 : I am in catch area
MIG: 08:01:56 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 08:02:14 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 08:02:14 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 08:02:14 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 08:02:14 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 08:02:14 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 08:02:15 : Running vhdl_synth_rpr.xit
MIG: 08:02:15 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:02:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:02:16 : Running simulation.xit
MIG: 08:02:16 : ################# RUNNING MIG BATCH ###################
MIG: 08:02:16 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 08:02:16 : synp_flow:  -- synthesis_mode: Other
MIG: 08:02:16 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 08:02:16 : vivado_mode: xpg_bd
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 1
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 : isPortInterface: 0
MIG: 08:02:16 :  locked false  
MIG: 08:02:16 : HDL Language: Verilog
MIG: 08:02:16 : compInfo: false
MIG: 08:02:16 : Vivado Options xc7a200t sbg484 -1
MIG: 08:02:16 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:02:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:02:16 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 08:02:16 : I am in catch area
MIG: 08:02:16 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 08:02:26 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 08:02:26 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 08:02:26 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 08:02:26 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 08:02:26 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 08:02:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:02:27 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:02:27 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:02:27 : Running implementation.xit
MIG: 08:02:27 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:02:27 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:43:21 : Running synthesis.xit
MIG: 17:43:21 : ################# RUNNING MIG BATCH ###################
MIG: 17:43:21 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 17:43:21 : synp_flow:  -- synthesis_mode: Other
MIG: 17:43:21 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 17:43:21 : vivado_mode: xpg_bd
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 1
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 : isPortInterface: 0
MIG: 17:43:21 :  locked false  
MIG: 17:43:21 : HDL Language: Verilog
MIG: 17:43:21 : compInfo: false
MIG: 17:43:21 : Vivado Options xc7a200t sbg484 -1
MIG: 17:43:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:43:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:43:21 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:43:21 : I am in catch area
MIG: 17:43:21 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 17:43:41 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 17:43:41 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 17:43:41 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 17:43:41 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 17:43:41 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 17:43:41 : Running vhdl_synth_rpr.xit
MIG: 17:43:41 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:43:41 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:43:42 : Running simulation.xit
MIG: 17:43:42 : ################# RUNNING MIG BATCH ###################
MIG: 17:43:42 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 17:43:42 : synp_flow:  -- synthesis_mode: Other
MIG: 17:43:42 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 17:43:42 : vivado_mode: xpg_bd
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 1
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 : isPortInterface: 0
MIG: 17:43:42 :  locked false  
MIG: 17:43:42 : HDL Language: Verilog
MIG: 17:43:42 : compInfo: false
MIG: 17:43:42 : Vivado Options xc7a200t sbg484 -1
MIG: 17:43:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:43:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:43:42 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:43:42 : I am in catch area
MIG: 17:43:42 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 17:43:53 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 17:43:53 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 17:43:53 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 17:43:53 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 17:43:53 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 17:43:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:43:53 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:43:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:43:53 : Running implementation.xit
MIG: 17:43:54 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:43:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:16:54 : Running synthesis.xit
MIG: 23:16:54 : ################# RUNNING MIG BATCH ###################
MIG: 23:16:54 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 23:16:54 : synp_flow:  -- synthesis_mode: Other
MIG: 23:16:54 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 23:16:54 : vivado_mode: xpg_bd
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 1
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 : isPortInterface: 0
MIG: 23:16:54 :  locked false  
MIG: 23:16:54 : HDL Language: Verilog
MIG: 23:16:54 : compInfo: false
MIG: 23:16:54 : Vivado Options xc7a200t sbg484 -1
MIG: 23:16:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:16:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:16:54 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:16:54 : I am in catch area
MIG: 23:16:54 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:17:08 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:17:08 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 23:17:08 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 23:17:08 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 23:17:08 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:17:09 : Running vhdl_synth_rpr.xit
MIG: 23:17:09 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:17:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:17:09 : Running simulation.xit
MIG: 23:17:09 : ################# RUNNING MIG BATCH ###################
MIG: 23:17:09 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 23:17:09 : synp_flow:  -- synthesis_mode: Other
MIG: 23:17:09 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 23:17:09 : vivado_mode: xpg_bd
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 1
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 : isPortInterface: 0
MIG: 23:17:09 :  locked false  
MIG: 23:17:09 : HDL Language: Verilog
MIG: 23:17:09 : compInfo: false
MIG: 23:17:09 : Vivado Options xc7a200t sbg484 -1
MIG: 23:17:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:17:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:17:09 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:17:09 : I am in catch area
MIG: 23:17:09 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:17:20 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:17:20 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 23:17:20 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 23:17:20 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 23:17:20 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:17:20 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:17:20 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:17:20 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:17:21 : Running implementation.xit
MIG: 23:17:21 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:17:21 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 02:13:19 : Running synthesis.xit
MIG: 02:13:19 : ################# RUNNING MIG BATCH ###################
MIG: 02:13:19 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 02:13:19 : synp_flow:  -- synthesis_mode: Other
MIG: 02:13:19 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 02:13:19 : vivado_mode: xpg_bd
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 1
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 : isPortInterface: 0
MIG: 02:13:19 :  locked false  
MIG: 02:13:19 : HDL Language: Verilog
MIG: 02:13:19 : compInfo: false
MIG: 02:13:19 : Vivado Options xc7a200t sbg484 -1
MIG: 02:13:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:13:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:13:19 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 02:13:19 : I am in catch area
MIG: 02:13:19 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 02:13:34 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 02:13:34 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 02:13:34 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 02:13:34 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 02:13:34 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 02:13:35 : Running vhdl_synth_rpr.xit
MIG: 02:13:35 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 02:13:35 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 02:13:35 : Running simulation.xit
MIG: 02:13:35 : ################# RUNNING MIG BATCH ###################
MIG: 02:13:35 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 02:13:35 : synp_flow:  -- synthesis_mode: Other
MIG: 02:13:35 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 02:13:35 : vivado_mode: xpg_bd
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 1
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 : isPortInterface: 0
MIG: 02:13:35 :  locked false  
MIG: 02:13:35 : HDL Language: Verilog
MIG: 02:13:35 : compInfo: false
MIG: 02:13:35 : Vivado Options xc7a200t sbg484 -1
MIG: 02:13:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:13:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:13:35 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 02:13:35 : I am in catch area
MIG: 02:13:35 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 02:13:46 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 02:13:46 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 02:13:46 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 02:13:46 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 02:13:46 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 02:13:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:13:47 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 02:13:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 02:13:47 : Running implementation.xit
MIG: 02:13:47 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 02:13:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:39:40 : Running synthesis.xit
MIG: 08:39:40 : ################# RUNNING MIG BATCH ###################
MIG: 08:39:40 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 08:39:40 : synp_flow:  -- synthesis_mode: Other
MIG: 08:39:40 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 08:39:40 : vivado_mode: xpg_bd
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 1
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 : isPortInterface: 0
MIG: 08:39:40 :  locked false  
MIG: 08:39:40 : HDL Language: Verilog
MIG: 08:39:40 : compInfo: false
MIG: 08:39:40 : Vivado Options xc7a200t sbg484 -1
MIG: 08:39:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:39:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:39:40 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 08:39:40 : I am in catch area
MIG: 08:39:40 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 08:39:53 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 08:39:53 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 08:39:53 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 08:39:53 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 08:39:53 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 08:39:54 : Running vhdl_synth_rpr.xit
MIG: 08:39:54 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:39:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:39:54 : Running simulation.xit
MIG: 08:39:54 : ################# RUNNING MIG BATCH ###################
MIG: 08:39:54 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 08:39:54 : synp_flow:  -- synthesis_mode: Other
MIG: 08:39:54 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 08:39:54 : vivado_mode: xpg_bd
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 1
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 : isPortInterface: 0
MIG: 08:39:54 :  locked false  
MIG: 08:39:54 : HDL Language: Verilog
MIG: 08:39:54 : compInfo: false
MIG: 08:39:54 : Vivado Options xc7a200t sbg484 -1
MIG: 08:39:54 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:39:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:39:54 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 08:39:54 : I am in catch area
MIG: 08:39:54 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 08:40:05 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 08:40:05 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 08:40:05 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 08:40:05 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 08:40:05 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 08:40:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:40:05 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:40:05 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:40:06 : Running implementation.xit
MIG: 08:40:06 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:40:06 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:47:32 : Running synthesis.xit
MIG: 09:47:32 : ################# RUNNING MIG BATCH ###################
MIG: 09:47:32 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 09:47:32 : synp_flow:  -- synthesis_mode: Other
MIG: 09:47:32 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 09:47:32 : vivado_mode: xpg_bd
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 1
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 : isPortInterface: 0
MIG: 09:47:32 :  locked false  
MIG: 09:47:32 : HDL Language: Verilog
MIG: 09:47:32 : compInfo: false
MIG: 09:47:32 : Vivado Options xc7a200t sbg484 -1
MIG: 09:47:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:47:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:47:32 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:47:32 : I am in catch area
MIG: 09:47:32 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:48:32 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 09:48:32 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 09:48:32 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 09:48:32 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 09:48:32 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:48:33 : Running vhdl_synth_rpr.xit
MIG: 09:48:33 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:48:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:48:33 : Running simulation.xit
MIG: 09:48:33 : ################# RUNNING MIG BATCH ###################
MIG: 09:48:33 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 09:48:33 : synp_flow:  -- synthesis_mode: Other
MIG: 09:48:33 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 09:48:33 : vivado_mode: xpg_bd
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:33 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 1
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 : isPortInterface: 0
MIG: 09:48:34 :  locked false  
MIG: 09:48:34 : HDL Language: Verilog
MIG: 09:48:34 : compInfo: false
MIG: 09:48:34 : Vivado Options xc7a200t sbg484 -1
MIG: 09:48:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:48:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:48:34 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:48:34 : I am in catch area
MIG: 09:48:34 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:48:48 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 09:48:48 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 09:48:48 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 09:48:49 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 09:48:49 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:48:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:48:50 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:48:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:48:50 : Running implementation.xit
MIG: 09:48:51 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:48:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:49:47 : Running synthesis.xit
MIG: 08:49:47 : ################# RUNNING MIG BATCH ###################
MIG: 08:49:47 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 08:49:47 : synp_flow:  -- synthesis_mode: Other
MIG: 08:49:47 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 08:49:47 : vivado_mode: xpg_bd
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 1
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 : isPortInterface: 0
MIG: 08:49:47 :  locked false  
MIG: 08:49:47 : HDL Language: Verilog
MIG: 08:49:47 : compInfo: false
MIG: 08:49:47 : Vivado Options xc7a200t sbg484 -1
MIG: 08:49:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:49:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:49:47 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 08:49:47 : I am in catch area
MIG: 08:49:47 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 08:50:01 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 08:50:01 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 08:50:01 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 08:50:01 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 08:50:01 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 08:50:02 : Running vhdl_synth_rpr.xit
MIG: 08:50:02 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:50:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:50:02 : Running simulation.xit
MIG: 08:50:02 : ################# RUNNING MIG BATCH ###################
MIG: 08:50:02 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 08:50:02 : synp_flow:  -- synthesis_mode: Other
MIG: 08:50:02 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 08:50:02 : vivado_mode: xpg_bd
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 1
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 : isPortInterface: 0
MIG: 08:50:02 :  locked false  
MIG: 08:50:02 : HDL Language: Verilog
MIG: 08:50:02 : compInfo: false
MIG: 08:50:02 : Vivado Options xc7a200t sbg484 -1
MIG: 08:50:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:50:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:50:02 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 08:50:02 : I am in catch area
MIG: 08:50:02 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 08:50:13 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 08:50:13 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 08:50:13 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 08:50:14 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 08:50:14 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 08:50:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:50:14 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:50:14 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:50:14 : Running implementation.xit
MIG: 08:50:14 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:50:14 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:31:26 : Running synthesis.xit
MIG: 23:31:26 : ################# RUNNING MIG BATCH ###################
MIG: 23:31:26 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 23:31:26 : synp_flow:  -- synthesis_mode: Other
MIG: 23:31:26 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 23:31:26 : vivado_mode: xpg_bd
MIG: 23:31:26 : isPortInterface: 0
MIG: 23:31:26 : isPortInterface: 0
MIG: 23:31:26 : isPortInterface: 0
MIG: 23:31:26 : isPortInterface: 0
MIG: 23:31:26 : isPortInterface: 0
MIG: 23:31:26 : isPortInterface: 0
MIG: 23:31:26 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 1
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 : isPortInterface: 0
MIG: 23:31:27 :  locked false  
MIG: 23:31:27 : HDL Language: Verilog
MIG: 23:31:27 : compInfo: false
MIG: 23:31:27 : Vivado Options xc7a200t sbg484 -1
MIG: 23:31:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:31:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:31:27 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:31:27 : I am in catch area
MIG: 23:31:27 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:31:42 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:31:42 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 23:31:42 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 23:31:43 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 23:31:43 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:31:43 : Running vhdl_synth_rpr.xit
MIG: 23:31:43 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:31:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:31:43 : Running simulation.xit
MIG: 23:31:43 : ################# RUNNING MIG BATCH ###################
MIG: 23:31:43 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 23:31:43 : synp_flow:  -- synthesis_mode: Other
MIG: 23:31:43 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 23:31:43 : vivado_mode: xpg_bd
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:43 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 1
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 : isPortInterface: 0
MIG: 23:31:44 :  locked false  
MIG: 23:31:44 : HDL Language: Verilog
MIG: 23:31:44 : compInfo: false
MIG: 23:31:44 : Vivado Options xc7a200t sbg484 -1
MIG: 23:31:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:31:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:31:44 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:31:44 : I am in catch area
MIG: 23:31:44 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:31:56 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:31:56 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 23:31:56 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 23:31:56 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 23:31:56 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:31:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:31:56 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:31:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:31:57 : Running implementation.xit
MIG: 23:31:57 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:31:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:46:31 : Running synthesis.xit
MIG: 00:46:32 : ################# RUNNING MIG BATCH ###################
MIG: 00:46:32 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 00:46:32 : synp_flow:  -- synthesis_mode: Other
MIG: 00:46:32 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 00:46:32 : vivado_mode: xpg_bd
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 1
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 : isPortInterface: 0
MIG: 00:46:32 :  locked false  
MIG: 00:46:32 : HDL Language: Verilog
MIG: 00:46:32 : compInfo: false
MIG: 00:46:32 : Vivado Options xc7a200t sbg484 -1
MIG: 00:46:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:46:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:46:32 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:46:32 : I am in catch area
MIG: 00:46:32 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 00:46:47 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 00:46:47 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 00:46:47 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 00:46:47 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 00:46:47 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 00:46:47 : Running vhdl_synth_rpr.xit
MIG: 00:46:47 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:46:47 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:46:48 : Running simulation.xit
MIG: 00:46:48 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:46:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:46:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:46:48 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:46:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:46:49 : Running implementation.xit
MIG: 00:46:49 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:46:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:17:38 : Running synthesis.xit
MIG: 11:17:38 : ################# RUNNING MIG BATCH ###################
MIG: 11:17:38 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:17:38 : synp_flow:  -- synthesis_mode: Other
MIG: 11:17:38 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:17:38 : vivado_mode: xpg_bd
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:38 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 1
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 : isPortInterface: 0
MIG: 11:17:39 :  locked false  
MIG: 11:17:39 : HDL Language: Verilog
MIG: 11:17:39 : compInfo: false
MIG: 11:17:39 : Vivado Options xc7a200t sbg484 -1
MIG: 11:17:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:17:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:17:39 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:17:39 : I am in catch area
MIG: 11:17:39 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:17:54 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 11:17:54 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:17:54 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:17:54 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:17:54 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:17:55 : Running vhdl_synth_rpr.xit
MIG: 11:17:55 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:17:55 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:17:55 : Running simulation.xit
MIG: 11:17:55 : ################# RUNNING MIG BATCH ###################
MIG: 11:17:55 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:17:55 : synp_flow:  -- synthesis_mode: Other
MIG: 11:17:55 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:17:55 : vivado_mode: xpg_bd
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 1
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 : isPortInterface: 0
MIG: 11:17:55 :  locked false  
MIG: 11:17:55 : HDL Language: Verilog
MIG: 11:17:55 : compInfo: false
MIG: 11:17:55 : Vivado Options xc7a200t sbg484 -1
MIG: 11:17:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:17:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:17:55 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:17:55 : I am in catch area
MIG: 11:17:55 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:18:07 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 11:18:07 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:18:07 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:18:07 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:18:07 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:18:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:18:07 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:18:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:18:07 : Running implementation.xit
MIG: 11:18:08 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:18:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:54:33 : Running synthesis.xit
MIG: 11:54:33 : ################# RUNNING MIG BATCH ###################
MIG: 11:54:33 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:54:33 : synp_flow:  -- synthesis_mode: Other
MIG: 11:54:33 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:54:33 : vivado_mode: xpg_bd
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 1
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 : isPortInterface: 0
MIG: 11:54:33 :  locked false  
MIG: 11:54:33 : HDL Language: Verilog
MIG: 11:54:33 : compInfo: false
MIG: 11:54:33 : Vivado Options xc7a200t sbg484 -1
MIG: 11:54:33 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:54:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:54:33 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:54:33 : I am in catch area
MIG: 11:54:33 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:54:44 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 11:54:44 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:54:44 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:54:44 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:54:44 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:54:44 : Running vhdl_synth_rpr.xit
MIG: 11:54:44 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:54:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:54:45 : Running simulation.xit
MIG: 11:54:45 : ################# RUNNING MIG BATCH ###################
MIG: 11:54:45 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:54:45 : synp_flow:  -- synthesis_mode: Other
MIG: 11:54:45 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:54:45 : vivado_mode: xpg_bd
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 1
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 : isPortInterface: 0
MIG: 11:54:45 :  locked false  
MIG: 11:54:45 : HDL Language: Verilog
MIG: 11:54:45 : compInfo: false
MIG: 11:54:45 : Vivado Options xc7a200t sbg484 -1
MIG: 11:54:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:54:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:54:45 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:54:45 : I am in catch area
MIG: 11:54:45 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:54:56 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 11:54:56 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:54:56 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:54:56 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:54:56 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:54:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:54:56 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:54:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:54:56 : Running implementation.xit
MIG: 11:54:56 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:54:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:57:55 : Running synthesis.xit
MIG: 11:57:55 : ################# RUNNING MIG BATCH ###################
MIG: 11:57:55 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:57:55 : synp_flow:  -- synthesis_mode: Other
MIG: 11:57:55 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:57:55 : vivado_mode: xpg_bd
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 1
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 : isPortInterface: 0
MIG: 11:57:55 :  locked false  
MIG: 11:57:55 : HDL Language: Verilog
MIG: 11:57:55 : compInfo: false
MIG: 11:57:55 : Vivado Options xc7a200t sbg484 -1
MIG: 11:57:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:57:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:57:55 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:57:55 : I am in catch area
MIG: 11:57:55 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:58:06 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 11:58:06 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:58:06 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:58:06 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:58:06 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:58:07 : Running vhdl_synth_rpr.xit
MIG: 11:58:07 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:58:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:58:07 : Running simulation.xit
MIG: 11:58:07 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:07 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:58:07 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:07 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:58:07 : vivado_mode: xpg_bd
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 1
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 : isPortInterface: 0
MIG: 11:58:07 :  locked false  
MIG: 11:58:07 : HDL Language: Verilog
MIG: 11:58:07 : compInfo: false
MIG: 11:58:07 : Vivado Options xc7a200t sbg484 -1
MIG: 11:58:07 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:58:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:58:07 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:58:07 : I am in catch area
MIG: 11:58:07 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:58:18 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 11:58:18 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:58:18 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:58:18 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:58:18 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:58:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:58:19 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:58:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:58:19 : Running implementation.xit
MIG: 11:58:19 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:58:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:59:23 : Running synthesis.xit
MIG: 11:59:23 : ################# RUNNING MIG BATCH ###################
MIG: 11:59:23 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:59:23 : synp_flow:  -- synthesis_mode: Other
MIG: 11:59:23 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:59:23 : vivado_mode: xpg_bd
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:23 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 1
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 : isPortInterface: 0
MIG: 11:59:24 :  locked false  
MIG: 11:59:24 : HDL Language: Verilog
MIG: 11:59:24 : compInfo: false
MIG: 11:59:24 : Vivado Options xc7a200t sbg484 -1
MIG: 11:59:24 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:59:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:59:24 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:59:24 : I am in catch area
MIG: 11:59:24 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:59:40 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 11:59:40 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:59:40 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:59:40 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:59:40 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:59:40 : Running vhdl_synth_rpr.xit
MIG: 11:59:40 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:59:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:59:41 : Running simulation.xit
MIG: 11:59:41 : ################# RUNNING MIG BATCH ###################
MIG: 11:59:41 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:59:41 : synp_flow:  -- synthesis_mode: Other
MIG: 11:59:41 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:59:41 : vivado_mode: xpg_bd
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 1
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 : isPortInterface: 0
MIG: 11:59:41 :  locked false  
MIG: 11:59:41 : HDL Language: Verilog
MIG: 11:59:41 : compInfo: false
MIG: 11:59:41 : Vivado Options xc7a200t sbg484 -1
MIG: 11:59:41 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:59:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:59:41 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:59:41 : I am in catch area
MIG: 11:59:41 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:59:52 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 11:59:52 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:59:52 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:59:52 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:59:52 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:59:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:59:52 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:59:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:59:52 : Running implementation.xit
MIG: 11:59:52 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:59:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:02:06 : Running synthesis.xit
MIG: 18:02:06 : ################# RUNNING MIG BATCH ###################
MIG: 18:02:06 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 18:02:06 : synp_flow:  -- synthesis_mode: Other
MIG: 18:02:06 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 18:02:06 : vivado_mode: xpg_bd
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 1
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 : isPortInterface: 0
MIG: 18:02:06 :  locked false  
MIG: 18:02:06 : HDL Language: Verilog
MIG: 18:02:06 : compInfo: false
MIG: 18:02:06 : Vivado Options xc7a200t sbg484 -1
MIG: 18:02:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:02:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:02:06 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:02:06 : I am in catch area
MIG: 18:02:06 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 18:02:19 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 18:02:19 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 18:02:19 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 18:02:19 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 18:02:19 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 18:02:20 : Running vhdl_synth_rpr.xit
MIG: 18:02:20 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:02:20 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:02:20 : Running simulation.xit
MIG: 18:02:20 : ################# RUNNING MIG BATCH ###################
MIG: 18:02:20 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 18:02:20 : synp_flow:  -- synthesis_mode: Other
MIG: 18:02:20 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 18:02:20 : vivado_mode: xpg_bd
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 1
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 : isPortInterface: 0
MIG: 18:02:20 :  locked false  
MIG: 18:02:20 : HDL Language: Verilog
MIG: 18:02:20 : compInfo: false
MIG: 18:02:20 : Vivado Options xc7a200t sbg484 -1
MIG: 18:02:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:02:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:02:20 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:02:20 : I am in catch area
MIG: 18:02:20 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 18:02:31 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 18:02:31 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 18:02:31 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 18:02:31 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 18:02:31 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 18:02:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:02:32 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:02:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:02:32 : Running implementation.xit
MIG: 18:02:32 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:02:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:07:39 : Running synthesis.xit
MIG: 01:07:40 : ################# RUNNING MIG BATCH ###################
MIG: 01:07:40 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:07:40 : synp_flow:  -- synthesis_mode: Other
MIG: 01:07:40 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:07:40 : vivado_mode: xpg_bd
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 1
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 : isPortInterface: 0
MIG: 01:07:40 :  locked false  
MIG: 01:07:40 : HDL Language: Verilog
MIG: 01:07:40 : compInfo: false
MIG: 01:07:40 : Vivado Options xc7a200t sbg484 -1
MIG: 01:07:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:07:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:07:40 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:07:40 : I am in catch area
MIG: 01:07:40 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:07:54 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:07:54 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:07:54 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:07:54 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:07:54 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:07:54 : Running vhdl_synth_rpr.xit
MIG: 01:07:54 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:07:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:07:55 : Running simulation.xit
MIG: 01:07:55 : ################# RUNNING MIG BATCH ###################
MIG: 01:07:55 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:07:55 : synp_flow:  -- synthesis_mode: Other
MIG: 01:07:55 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:07:55 : vivado_mode: xpg_bd
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 1
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 : isPortInterface: 0
MIG: 01:07:55 :  locked false  
MIG: 01:07:55 : HDL Language: Verilog
MIG: 01:07:55 : compInfo: false
MIG: 01:07:55 : Vivado Options xc7a200t sbg484 -1
MIG: 01:07:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:07:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:07:55 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:07:55 : I am in catch area
MIG: 01:07:55 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:08:09 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:08:09 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:08:09 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:08:09 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:08:09 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:08:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:08:09 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:08:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:08:10 : Running implementation.xit
MIG: 01:08:10 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:08:10 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:34:44 : Running synthesis.xit
MIG: 16:34:44 : ################# RUNNING MIG BATCH ###################
MIG: 16:34:44 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 16:34:44 : synp_flow:  -- synthesis_mode: Other
MIG: 16:34:44 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 16:34:44 : vivado_mode: xpg_bd
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 1
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 : isPortInterface: 0
MIG: 16:34:44 :  locked false  
MIG: 16:34:44 : HDL Language: Verilog
MIG: 16:34:44 : compInfo: false
MIG: 16:34:44 : Vivado Options xc7a200t sbg484 -1
MIG: 16:34:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:34:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:34:44 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 16:34:44 : I am in catch area
MIG: 16:34:44 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 16:35:02 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 16:35:02 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 16:35:02 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 16:35:03 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 16:35:03 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 16:35:03 : Running vhdl_synth_rpr.xit
MIG: 16:35:03 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:35:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:35:04 : Running simulation.xit
MIG: 16:35:04 : ################# RUNNING MIG BATCH ###################
MIG: 16:35:04 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 16:35:04 : synp_flow:  -- synthesis_mode: Other
MIG: 16:35:04 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 16:35:04 : vivado_mode: xpg_bd
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 1
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 : isPortInterface: 0
MIG: 16:35:04 :  locked false  
MIG: 16:35:04 : HDL Language: Verilog
MIG: 16:35:04 : compInfo: false
MIG: 16:35:04 : Vivado Options xc7a200t sbg484 -1
MIG: 16:35:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:35:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:35:04 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 16:35:04 : I am in catch area
MIG: 16:35:04 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 16:35:16 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 16:35:16 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 16:35:16 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 16:35:16 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 16:35:16 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 16:35:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:35:17 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:35:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:35:17 : Running implementation.xit
MIG: 16:35:17 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:35:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:46:05 : Running synthesis.xit
MIG: 09:46:05 : ################# RUNNING MIG BATCH ###################
MIG: 09:46:05 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 09:46:05 : synp_flow:  -- synthesis_mode: Other
MIG: 09:46:05 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 09:46:05 : vivado_mode: xpg_bd
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:05 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 1
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 : isPortInterface: 0
MIG: 09:46:06 :  locked false  
MIG: 09:46:06 : HDL Language: Verilog
MIG: 09:46:06 : compInfo: false
MIG: 09:46:06 : Vivado Options xc7a200t sbg484 -1
MIG: 09:46:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:46:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:46:06 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:46:06 : I am in catch area
MIG: 09:46:06 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:46:24 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 09:46:24 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 09:46:24 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 09:46:24 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 09:46:24 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:46:24 : Running vhdl_synth_rpr.xit
MIG: 09:46:25 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:46:25 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:46:25 : Running simulation.xit
MIG: 09:46:25 : ################# RUNNING MIG BATCH ###################
MIG: 09:46:25 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 09:46:25 : synp_flow:  -- synthesis_mode: Other
MIG: 09:46:25 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 09:46:25 : vivado_mode: xpg_bd
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 1
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 : isPortInterface: 0
MIG: 09:46:25 :  locked false  
MIG: 09:46:25 : HDL Language: Verilog
MIG: 09:46:25 : compInfo: false
MIG: 09:46:25 : Vivado Options xc7a200t sbg484 -1
MIG: 09:46:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:46:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:46:25 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:46:25 : I am in catch area
MIG: 09:46:25 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:46:36 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 09:46:36 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 09:46:36 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 09:46:36 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 09:46:36 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:46:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:46:37 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:46:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:46:37 : Running implementation.xit
MIG: 09:46:37 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:46:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:57:08 : Running synthesis.xit
MIG: 09:57:08 : ################# RUNNING MIG BATCH ###################
MIG: 09:57:08 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 09:57:08 : synp_flow:  -- synthesis_mode: Other
MIG: 09:57:08 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 09:57:08 : vivado_mode: xpg_bd
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 1
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 : isPortInterface: 0
MIG: 09:57:08 :  locked false  
MIG: 09:57:08 : HDL Language: Verilog
MIG: 09:57:08 : compInfo: false
MIG: 09:57:08 : Vivado Options xc7a200t sbg484 -1
MIG: 09:57:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:57:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:57:08 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:57:08 : I am in catch area
MIG: 09:57:08 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:57:20 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 09:57:20 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 09:57:20 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 09:57:20 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 09:57:20 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:57:20 : Running vhdl_synth_rpr.xit
MIG: 09:57:20 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:57:20 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:57:21 : Running simulation.xit
MIG: 09:57:21 : ################# RUNNING MIG BATCH ###################
MIG: 09:57:21 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 09:57:21 : synp_flow:  -- synthesis_mode: Other
MIG: 09:57:21 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 09:57:21 : vivado_mode: xpg_bd
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 1
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 : isPortInterface: 0
MIG: 09:57:21 :  locked false  
MIG: 09:57:21 : HDL Language: Verilog
MIG: 09:57:21 : compInfo: false
MIG: 09:57:21 : Vivado Options xc7a200t sbg484 -1
MIG: 09:57:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:57:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:57:21 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:57:21 : I am in catch area
MIG: 09:57:21 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:57:34 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 09:57:34 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 09:57:34 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 09:57:34 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 09:57:34 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:57:34 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:57:34 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:57:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:57:35 : Running implementation.xit
MIG: 09:57:35 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:57:35 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:10:13 : Running synthesis.xit
MIG: 22:10:13 : ################# RUNNING MIG BATCH ###################
MIG: 22:10:13 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 22:10:13 : synp_flow:  -- synthesis_mode: Other
MIG: 22:10:13 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 22:10:13 : vivado_mode: xpg_bd
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 1
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 : isPortInterface: 0
MIG: 22:10:13 :  locked false  
MIG: 22:10:13 : HDL Language: Verilog
MIG: 22:10:13 : compInfo: false
MIG: 22:10:13 : Vivado Options xc7a200t sbg484 -1
MIG: 22:10:13 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:10:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:10:13 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:10:13 : I am in catch area
MIG: 22:10:13 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 22:10:24 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:10:24 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 22:10:24 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 22:10:24 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 22:10:24 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 22:10:24 : Running vhdl_synth_rpr.xit
MIG: 22:10:24 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:10:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:10:25 : Running simulation.xit
MIG: 22:10:25 : ################# RUNNING MIG BATCH ###################
MIG: 22:10:25 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 22:10:25 : synp_flow:  -- synthesis_mode: Other
MIG: 22:10:25 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 22:10:25 : vivado_mode: xpg_bd
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 1
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 : isPortInterface: 0
MIG: 22:10:25 :  locked false  
MIG: 22:10:25 : HDL Language: Verilog
MIG: 22:10:25 : compInfo: false
MIG: 22:10:25 : Vivado Options xc7a200t sbg484 -1
MIG: 22:10:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:10:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:10:25 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:10:25 : I am in catch area
MIG: 22:10:25 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 22:10:36 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:10:36 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 22:10:36 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 22:10:36 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 22:10:36 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 22:10:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:10:37 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:10:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:10:37 : Running implementation.xit
MIG: 22:10:37 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:10:37 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:30:58 : Running synthesis.xit
MIG: 01:30:58 : ################# RUNNING MIG BATCH ###################
MIG: 01:30:58 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:30:58 : synp_flow:  -- synthesis_mode: Other
MIG: 01:30:58 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:30:58 : vivado_mode: xpg_bd
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 1
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 : isPortInterface: 0
MIG: 01:30:58 :  locked false  
MIG: 01:30:58 : HDL Language: Verilog
MIG: 01:30:58 : compInfo: false
MIG: 01:30:58 : Vivado Options xc7a200t sbg484 -1
MIG: 01:30:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:30:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:30:58 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:30:58 : I am in catch area
MIG: 01:30:58 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:31:11 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:31:11 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:31:11 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:31:11 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:31:11 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:31:11 : Running vhdl_synth_rpr.xit
MIG: 01:31:11 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:31:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:31:12 : Running simulation.xit
MIG: 01:31:12 : ################# RUNNING MIG BATCH ###################
MIG: 01:31:12 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:31:12 : synp_flow:  -- synthesis_mode: Other
MIG: 01:31:12 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:31:12 : vivado_mode: xpg_bd
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 1
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 : isPortInterface: 0
MIG: 01:31:12 :  locked false  
MIG: 01:31:12 : HDL Language: Verilog
MIG: 01:31:12 : compInfo: false
MIG: 01:31:12 : Vivado Options xc7a200t sbg484 -1
MIG: 01:31:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:31:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:31:12 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:31:12 : I am in catch area
MIG: 01:31:12 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:31:23 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:31:23 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:31:23 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:31:23 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:31:23 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:31:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:31:23 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:31:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:31:24 : Running implementation.xit
MIG: 01:31:24 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:31:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:44:15 : Running synthesis.xit
MIG: 01:44:15 : ################# RUNNING MIG BATCH ###################
MIG: 01:44:15 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:44:15 : synp_flow:  -- synthesis_mode: Other
MIG: 01:44:15 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:44:15 : vivado_mode: xpg_bd
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 1
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 : isPortInterface: 0
MIG: 01:44:15 :  locked false  
MIG: 01:44:15 : HDL Language: Verilog
MIG: 01:44:15 : compInfo: false
MIG: 01:44:15 : Vivado Options xc7a200t sbg484 -1
MIG: 01:44:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:44:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:44:15 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:44:15 : I am in catch area
MIG: 01:44:15 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:44:26 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:44:26 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:44:26 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:44:26 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:44:26 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:44:27 : Running vhdl_synth_rpr.xit
MIG: 01:44:27 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:44:27 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:44:27 : Running simulation.xit
MIG: 01:44:27 : ################# RUNNING MIG BATCH ###################
MIG: 01:44:27 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:44:27 : synp_flow:  -- synthesis_mode: Other
MIG: 01:44:27 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:44:27 : vivado_mode: xpg_bd
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 1
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 : isPortInterface: 0
MIG: 01:44:27 :  locked false  
MIG: 01:44:27 : HDL Language: Verilog
MIG: 01:44:27 : compInfo: false
MIG: 01:44:27 : Vivado Options xc7a200t sbg484 -1
MIG: 01:44:27 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:44:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:44:27 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:44:27 : I am in catch area
MIG: 01:44:27 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:44:39 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:44:39 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:44:39 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:44:39 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:44:39 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:44:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:44:40 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:44:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:44:40 : Running implementation.xit
MIG: 01:44:40 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:44:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:53:19 : Running synthesis.xit
MIG: 10:53:19 : ################# RUNNING MIG BATCH ###################
MIG: 10:53:19 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 10:53:19 : synp_flow:  -- synthesis_mode: Other
MIG: 10:53:19 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 10:53:19 : vivado_mode: xpg_bd
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 1
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 : isPortInterface: 0
MIG: 10:53:19 :  locked false  
MIG: 10:53:19 : HDL Language: Verilog
MIG: 10:53:19 : compInfo: false
MIG: 10:53:19 : Vivado Options xc7a200t sbg484 -1
MIG: 10:53:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:53:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:53:19 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:53:19 : I am in catch area
MIG: 10:53:19 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 10:53:37 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 10:53:37 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 10:53:37 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 10:53:37 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 10:53:37 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 10:53:38 : Running vhdl_synth_rpr.xit
MIG: 10:53:38 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 10:53:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:53:38 : Running simulation.xit
MIG: 10:53:38 : ################# RUNNING MIG BATCH ###################
MIG: 10:53:38 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 10:53:38 : synp_flow:  -- synthesis_mode: Other
MIG: 10:53:38 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 10:53:38 : vivado_mode: xpg_bd
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 1
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 : isPortInterface: 0
MIG: 10:53:38 :  locked false  
MIG: 10:53:38 : HDL Language: Verilog
MIG: 10:53:38 : compInfo: false
MIG: 10:53:38 : Vivado Options xc7a200t sbg484 -1
MIG: 10:53:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:53:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:53:38 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:53:38 : I am in catch area
MIG: 10:53:38 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 10:53:53 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 10:53:53 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 10:53:53 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 10:53:53 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 10:53:53 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 10:53:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:53:53 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 10:53:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:53:54 : Running implementation.xit
MIG: 10:53:54 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 10:53:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:28:51 : Running synthesis.xit
MIG: 23:28:51 : ################# RUNNING MIG BATCH ###################
MIG: 23:28:51 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 23:28:51 : synp_flow:  -- synthesis_mode: Other
MIG: 23:28:51 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 23:28:51 : vivado_mode: xpg_bd
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 1
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:51 : isPortInterface: 0
MIG: 23:28:52 : isPortInterface: 0
MIG: 23:28:52 : isPortInterface: 0
MIG: 23:28:52 : isPortInterface: 0
MIG: 23:28:52 : isPortInterface: 0
MIG: 23:28:52 :  locked false  
MIG: 23:28:52 : HDL Language: Verilog
MIG: 23:28:52 : compInfo: false
MIG: 23:28:52 : Vivado Options xc7a200t sbg484 -1
MIG: 23:28:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:28:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:28:52 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:28:52 : I am in catch area
MIG: 23:28:52 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:29:09 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:29:09 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 23:29:09 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 23:29:09 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 23:29:09 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:29:09 : Running vhdl_synth_rpr.xit
MIG: 23:29:09 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:29:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:29:10 : Running simulation.xit
MIG: 23:29:10 : ################# RUNNING MIG BATCH ###################
MIG: 23:29:10 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 23:29:10 : synp_flow:  -- synthesis_mode: Other
MIG: 23:29:10 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 23:29:10 : vivado_mode: xpg_bd
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 1
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 : isPortInterface: 0
MIG: 23:29:10 :  locked false  
MIG: 23:29:10 : HDL Language: Verilog
MIG: 23:29:10 : compInfo: false
MIG: 23:29:10 : Vivado Options xc7a200t sbg484 -1
MIG: 23:29:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:29:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:29:10 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:29:10 : I am in catch area
MIG: 23:29:10 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:29:23 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:29:23 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 23:29:23 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 23:29:23 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 23:29:23 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:29:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:29:24 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:29:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:29:24 : Running implementation.xit
MIG: 23:29:24 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:29:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:06:34 : Running synthesis.xit
MIG: 11:06:34 : ################# RUNNING MIG BATCH ###################
MIG: 11:06:34 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:06:34 : synp_flow:  -- synthesis_mode: Other
MIG: 11:06:34 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:06:34 : vivado_mode: xpg_bd
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 1
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 : isPortInterface: 0
MIG: 11:06:34 :  locked false  
MIG: 11:06:34 : HDL Language: Verilog
MIG: 11:06:34 : compInfo: false
MIG: 11:06:34 : Vivado Options xc7a200t sbg484 -1
MIG: 11:06:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:06:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:06:34 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:06:34 : I am in catch area
MIG: 11:06:34 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:06:47 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 11:06:47 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:06:47 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:06:47 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:06:47 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:06:48 : Running vhdl_synth_rpr.xit
MIG: 11:06:48 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:06:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:06:48 : Running simulation.xit
MIG: 11:06:48 : ################# RUNNING MIG BATCH ###################
MIG: 11:06:48 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:06:48 : synp_flow:  -- synthesis_mode: Other
MIG: 11:06:48 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:06:48 : vivado_mode: xpg_bd
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 1
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 : isPortInterface: 0
MIG: 11:06:48 :  locked false  
MIG: 11:06:48 : HDL Language: Verilog
MIG: 11:06:48 : compInfo: false
MIG: 11:06:48 : Vivado Options xc7a200t sbg484 -1
MIG: 11:06:48 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:06:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:06:48 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:06:48 : I am in catch area
MIG: 11:06:48 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:06:59 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 11:06:59 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:06:59 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:06:59 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:06:59 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:06:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:06:59 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:06:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:07:00 : Running implementation.xit
MIG: 11:07:00 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:07:00 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:02:07 : Running synthesis.xit
MIG: 15:02:08 : ################# RUNNING MIG BATCH ###################
MIG: 15:02:08 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 15:02:08 : synp_flow:  -- synthesis_mode: Other
MIG: 15:02:08 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 15:02:08 : vivado_mode: xpg_bd
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 1
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 : isPortInterface: 0
MIG: 15:02:08 :  locked false  
MIG: 15:02:08 : HDL Language: Verilog
MIG: 15:02:08 : compInfo: false
MIG: 15:02:08 : Vivado Options xc7a200t sbg484 -1
MIG: 15:02:08 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:02:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:02:08 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:02:08 : I am in catch area
MIG: 15:02:08 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 15:02:19 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 15:02:19 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 15:02:19 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 15:02:19 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 15:02:19 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 15:02:20 : Running vhdl_synth_rpr.xit
MIG: 15:02:20 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:02:20 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:02:20 : Running simulation.xit
MIG: 15:02:20 : ################# RUNNING MIG BATCH ###################
MIG: 15:02:20 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 15:02:20 : synp_flow:  -- synthesis_mode: Other
MIG: 15:02:20 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 15:02:20 : vivado_mode: xpg_bd
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 1
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 : isPortInterface: 0
MIG: 15:02:20 :  locked false  
MIG: 15:02:20 : HDL Language: Verilog
MIG: 15:02:20 : compInfo: false
MIG: 15:02:20 : Vivado Options xc7a200t sbg484 -1
MIG: 15:02:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:02:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:02:20 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:02:20 : I am in catch area
MIG: 15:02:20 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 15:02:32 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 15:02:32 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 15:02:32 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 15:02:32 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 15:02:32 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 15:02:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:02:32 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:02:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:02:32 : Running implementation.xit
MIG: 15:02:33 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:02:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:47:55 : Running synthesis.xit
MIG: 17:47:55 : ################# RUNNING MIG BATCH ###################
MIG: 17:47:55 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 17:47:55 : synp_flow:  -- synthesis_mode: Other
MIG: 17:47:55 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 17:47:55 : vivado_mode: xpg_bd
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:55 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 1
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 : isPortInterface: 0
MIG: 17:47:56 :  locked false  
MIG: 17:47:56 : HDL Language: Verilog
MIG: 17:47:56 : compInfo: false
MIG: 17:47:56 : Vivado Options xc7a200t sbg484 -1
MIG: 17:47:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:47:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:47:56 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:47:56 : I am in catch area
MIG: 17:47:56 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 17:48:08 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 17:48:08 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 17:48:08 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 17:48:08 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 17:48:08 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 17:48:08 : Running vhdl_synth_rpr.xit
MIG: 17:48:09 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:48:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:48:09 : Running simulation.xit
MIG: 17:48:09 : ################# RUNNING MIG BATCH ###################
MIG: 17:48:09 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 17:48:09 : synp_flow:  -- synthesis_mode: Other
MIG: 17:48:09 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 17:48:09 : vivado_mode: xpg_bd
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 1
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 : isPortInterface: 0
MIG: 17:48:09 :  locked false  
MIG: 17:48:09 : HDL Language: Verilog
MIG: 17:48:09 : compInfo: false
MIG: 17:48:09 : Vivado Options xc7a200t sbg484 -1
MIG: 17:48:09 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:48:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:48:09 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:48:09 : I am in catch area
MIG: 17:48:09 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 17:48:20 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 17:48:20 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 17:48:20 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 17:48:20 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 17:48:20 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 17:48:20 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:48:21 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:48:21 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:48:21 : Running implementation.xit
MIG: 17:48:21 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:48:21 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:35:29 : Running synthesis.xit
MIG: 00:35:29 : ################# RUNNING MIG BATCH ###################
MIG: 00:35:29 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 00:35:29 : synp_flow:  -- synthesis_mode: Other
MIG: 00:35:29 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 00:35:29 : vivado_mode: xpg_bd
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:29 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 1
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 : isPortInterface: 0
MIG: 00:35:30 :  locked false  
MIG: 00:35:30 : HDL Language: Verilog
MIG: 00:35:30 : compInfo: false
MIG: 00:35:30 : Vivado Options xc7a200t sbg484 -1
MIG: 00:35:30 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:35:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:35:30 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:35:30 : I am in catch area
MIG: 00:35:30 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 00:35:42 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 00:35:42 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 00:35:42 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 00:35:42 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 00:35:42 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 00:35:42 : Running vhdl_synth_rpr.xit
MIG: 00:35:42 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:35:42 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:35:43 : Running simulation.xit
MIG: 00:35:43 : ################# RUNNING MIG BATCH ###################
MIG: 00:35:43 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 00:35:43 : synp_flow:  -- synthesis_mode: Other
MIG: 00:35:43 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 00:35:43 : vivado_mode: xpg_bd
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 1
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 : isPortInterface: 0
MIG: 00:35:43 :  locked false  
MIG: 00:35:43 : HDL Language: Verilog
MIG: 00:35:43 : compInfo: false
MIG: 00:35:43 : Vivado Options xc7a200t sbg484 -1
MIG: 00:35:43 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:35:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:35:43 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:35:43 : I am in catch area
MIG: 00:35:43 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 00:35:55 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 00:35:55 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 00:35:55 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 00:35:55 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 00:35:55 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 00:35:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:35:55 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:35:55 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:35:56 : Running implementation.xit
MIG: 00:35:56 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:35:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:03:44 : Running synthesis.xit
MIG: 01:03:44 : ################# RUNNING MIG BATCH ###################
MIG: 01:03:44 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:03:44 : synp_flow:  -- synthesis_mode: Other
MIG: 01:03:44 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:03:44 : vivado_mode: xpg_bd
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 1
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 : isPortInterface: 0
MIG: 01:03:44 :  locked false  
MIG: 01:03:44 : HDL Language: Verilog
MIG: 01:03:44 : compInfo: false
MIG: 01:03:44 : Vivado Options xc7a200t sbg484 -1
MIG: 01:03:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:03:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:03:44 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:03:44 : I am in catch area
MIG: 01:03:44 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:04:01 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:04:01 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:04:01 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:04:01 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:04:01 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:04:02 : Running vhdl_synth_rpr.xit
MIG: 01:04:02 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:04:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:04:02 : Running simulation.xit
MIG: 01:04:02 : ################# RUNNING MIG BATCH ###################
MIG: 01:04:02 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:04:02 : synp_flow:  -- synthesis_mode: Other
MIG: 01:04:02 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:04:02 : vivado_mode: xpg_bd
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:02 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 1
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 : isPortInterface: 0
MIG: 01:04:03 :  locked false  
MIG: 01:04:03 : HDL Language: Verilog
MIG: 01:04:03 : compInfo: false
MIG: 01:04:03 : Vivado Options xc7a200t sbg484 -1
MIG: 01:04:03 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:04:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:04:03 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:04:03 : I am in catch area
MIG: 01:04:03 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:04:14 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:04:14 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:04:14 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:04:14 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:04:14 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:04:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:04:15 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:04:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:04:15 : Running implementation.xit
MIG: 01:04:15 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:04:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:46:45 : Running synthesis.xit
MIG: 09:46:45 : ################# RUNNING MIG BATCH ###################
MIG: 09:46:45 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 09:46:45 : synp_flow:  -- synthesis_mode: Other
MIG: 09:46:45 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 09:46:45 : vivado_mode: xpg_bd
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 1
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 : isPortInterface: 0
MIG: 09:46:45 :  locked false  
MIG: 09:46:45 : HDL Language: Verilog
MIG: 09:46:45 : compInfo: false
MIG: 09:46:45 : Vivado Options xc7a200t sbg484 -1
MIG: 09:46:45 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:46:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:46:45 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:46:45 : I am in catch area
MIG: 09:46:45 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:47:01 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 09:47:01 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 09:47:01 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 09:47:01 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 09:47:01 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:47:02 : Running vhdl_synth_rpr.xit
MIG: 09:47:02 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:47:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:47:02 : Running simulation.xit
MIG: 09:47:02 : ################# RUNNING MIG BATCH ###################
MIG: 09:47:02 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 09:47:02 : synp_flow:  -- synthesis_mode: Other
MIG: 09:47:02 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 09:47:02 : vivado_mode: xpg_bd
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 1
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 : isPortInterface: 0
MIG: 09:47:02 :  locked false  
MIG: 09:47:02 : HDL Language: Verilog
MIG: 09:47:02 : compInfo: false
MIG: 09:47:02 : Vivado Options xc7a200t sbg484 -1
MIG: 09:47:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:47:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:47:02 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:47:02 : I am in catch area
MIG: 09:47:02 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:47:13 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 09:47:13 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 09:47:13 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 09:47:13 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 09:47:13 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:47:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:47:14 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:47:14 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:47:14 : Running implementation.xit
MIG: 09:47:14 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:47:14 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:08:36 : xml_input_file: mig_a.prj
MIG: 22:08:36 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:08:36 : xml_input_file: mig_a.prj
MIG: 22:08:36 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:16:19 : Running customizer.xit
MIG: 22:16:20 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 22:16:20 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Mark_Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3880-Marks-M3800/coregen/conv_test_cs_mig_7series_0_0
MIG: 22:16:20 : synp_flow:  -- synthesis_mode: Other
MIG: 22:16:20 : outputDirectory: c:/Users/Mark_Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3880-Marks-M3800/coregen/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 22:16:20 : vivado_mode: xpg_bd
MIG: 22:16:20 :  locked false  
MIG: 22:16:20 : HDL Language: Verilog
MIG: 22:16:20 : compInfo: false
MIG: 22:16:20 : Vivado Options xc7a200t sbg484 -1
MIG: 22:16:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:16:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:16:20 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:16:20 : I am in catch area
MIG: 22:16:20 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Users/Mark_Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3880-Marks-M3800/coregen/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/Mark_Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3880-Marks-M3800/coregen/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 22:19:37 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 22:19:37 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 22:19:37 : XML_INPUT_FILE: c:/Users/Mark_Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3880-Marks-M3800/coregen/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 22:19:37 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 22:19:37 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 22:19:37 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 22:19:37 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 22:19:37 : Sending back 0
MIG: 22:19:38 : xml_input_file: mig_b.prj
MIG: 22:19:38 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 22:19:38 : xml_input_file: mig_b.prj
MIG: 22:19:38 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 22:19:38 : In updateAllModelParams
MIG: 22:19:38 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:19:38 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:19:38 : XGUI hdlLanguage: Verilog
MIG: 22:19:38 : xgui vivado_mode: xpg_bd
MIG: 22:19:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:19:38 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/conv_test_cs_mig_7series_0_0/user_design/rtl/conv_test_cs_mig_7series_0_0_mig.v ...
MIG: 22:19:39 : 
MIG: 22:19:39 : Inside fn mem: DDR3
MIG: 22:19:39 : detect_uiclk: 100000000
MIG: 22:19:39 : cntrl:  memtype: DDR3
MIG: 22:19:39 : 
MIG: 22:19:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 22:19:39 : 
MIG: 22:19:39 : 
MIG: 22:19:39 : 
MIG: 22:19:39 : 
MIG: 22:19:39 :  polarity_value: 1
MIG: 22:19:39 : 
MIG: 22:19:39 : 
MIG: 22:19:39 : cntrl:  memtype: DDR3
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 22:19:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 22:19:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:19:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 22:19:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 22:19:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: ECC ==> OFF
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 22:19:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:19:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:19:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:19:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 22:19:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 22:19:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 22:19:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:19:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 22:19:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 22:19:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 22:19:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 22:19:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 22:19:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 22:19:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 22:19:39 :  Invalid Param: DDR3_CL ==> 6
MIG: 22:19:39 :  Invalid Param: DDR3_CWL ==> 5
MIG: 22:19:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 22:19:39 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 22:19:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 22:19:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 22:19:39 : 
MIG: 22:19:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 22:19:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 22:19:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 22:19:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 22:19:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 22:19:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 22:19:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 22:19:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 22:19:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 22:19:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 22:19:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 22:19:39 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 22:19:39 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 22:19:39 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:19:39 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 22:19:39 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 22:19:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 22:19:39 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 22:19:39 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 22:19:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 22:19:39 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 22:19:39 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 22:19:39 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 22:19:40 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 22:19:40 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 22:19:40 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 22:19:40 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:19:40 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 22:19:40 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:19:40 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:19:40 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:19:40 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:19:40 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 22:19:40 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 22:19:40 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 22:19:40 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 22:19:40 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 22:19:40 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 22:19:40 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 22:19:40 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:19:40 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 22:19:40 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 22:19:40 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 22:19:40 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 22:19:40 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 22:19:40 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 22:19:40 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 22:19:40 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 22:19:40 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 22:19:40 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:19:40 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:19:40 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:19:40 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:19:40 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:19:40 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 22:19:40 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:19:40 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 22:19:40 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 22:19:40 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 22:19:40 :  Invalid Param: DDR3_ORDERING ==> "STRICT"
MIG: 22:19:40 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:19:40 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 22:19:40 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 22:19:40 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 22:19:40 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 22:19:40 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 22:19:40 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 22:19:40 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 22:19:40 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "CONV_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:19:40 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "CONV_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 22:19:40 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:19:40 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 22:19:40 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 22:19:40 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 22:19:40 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:19:40 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 22:19:40 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 22:19:40 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 22:19:40 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 22:19:40 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 22:19:40 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:19:40 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 22:19:40 : 
MIG: 22:19:40 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 22:19:40 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:19:40 : 
MIG: 22:19:40 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:19:40 : 
MIG: 22:19:40 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 22:19:40 : 
MIG: 22:19:40 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 22:19:40 : 
MIG: 22:19:40 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 22:19:40 : 
MIG: 22:19:40 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 22:19:40 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 22:19:40 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 22:19:40 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "ROUND_ROBIN"
MIG: 22:19:40 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:19:40 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:19:40 : 
MIG: 22:19:40 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:19:40 : 
MIG: 22:19:40 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:19:40 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:19:40 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:19:40 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:19:40 : 
MIG: 22:19:40 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 22:19:40 : 
MIG: 22:19:40 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 22:19:40 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 22:19:40 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 22:19:40 : 
MIG: 22:19:40 : 
MIG: 22:19:40 : 
MIG: 22:19:40 : Same Interface
MIG: 23:27:28 : Running synthesis.xit
MIG: 23:27:28 : ################# RUNNING MIG BATCH ###################
MIG: 23:27:28 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 23:27:28 : synp_flow:  -- synthesis_mode: Other
MIG: 23:27:28 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 23:27:28 : vivado_mode: xpg_bd
MIG: 23:27:28 : isPortInterface: 0
MIG: 23:27:28 : isPortInterface: 0
MIG: 23:27:28 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 1
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 : isPortInterface: 0
MIG: 23:27:29 :  locked false  
MIG: 23:27:29 : HDL Language: Verilog
MIG: 23:27:29 : compInfo: false
MIG: 23:27:29 : Vivado Options xc7a200t sbg484 -1
MIG: 23:27:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:27:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:27:29 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:27:29 : I am in catch area
MIG: 23:27:29 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:27:41 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 23:27:41 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 23:27:41 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 23:27:41 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 23:27:41 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:27:41 : Running vhdl_synth_rpr.xit
MIG: 23:27:41 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:27:41 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:27:41 : Running simulation.xit
MIG: 23:27:42 : ################# RUNNING MIG BATCH ###################
MIG: 23:27:42 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 23:27:42 : synp_flow:  -- synthesis_mode: Other
MIG: 23:27:42 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 23:27:42 : vivado_mode: xpg_bd
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 1
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 : isPortInterface: 0
MIG: 23:27:42 :  locked false  
MIG: 23:27:42 : HDL Language: Verilog
MIG: 23:27:42 : compInfo: false
MIG: 23:27:42 : Vivado Options xc7a200t sbg484 -1
MIG: 23:27:42 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:27:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:27:42 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:27:42 : I am in catch area
MIG: 23:27:42 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:27:53 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 23:27:53 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 23:27:53 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 23:27:54 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 23:27:54 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:27:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:27:54 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:27:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:27:54 : Running implementation.xit
MIG: 23:27:54 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:27:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:59:15 : Running synthesis.xit
MIG: 23:59:15 : ################# RUNNING MIG BATCH ###################
MIG: 23:59:15 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 23:59:15 : synp_flow:  -- synthesis_mode: Other
MIG: 23:59:15 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 23:59:15 : vivado_mode: xpg_bd
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 1
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 : isPortInterface: 0
MIG: 23:59:15 :  locked false  
MIG: 23:59:15 : HDL Language: Verilog
MIG: 23:59:15 : compInfo: false
MIG: 23:59:15 : Vivado Options xc7a200t sbg484 -1
MIG: 23:59:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:59:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:59:15 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:59:15 : I am in catch area
MIG: 23:59:15 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:59:27 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 23:59:27 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 23:59:27 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 23:59:27 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 23:59:27 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:59:27 : Running vhdl_synth_rpr.xit
MIG: 23:59:27 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:59:27 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:59:28 : Running simulation.xit
MIG: 23:59:28 : ################# RUNNING MIG BATCH ###################
MIG: 23:59:28 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 23:59:28 : synp_flow:  -- synthesis_mode: Other
MIG: 23:59:28 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 23:59:28 : vivado_mode: xpg_bd
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 1
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 : isPortInterface: 0
MIG: 23:59:28 :  locked false  
MIG: 23:59:28 : HDL Language: Verilog
MIG: 23:59:28 : compInfo: false
MIG: 23:59:28 : Vivado Options xc7a200t sbg484 -1
MIG: 23:59:28 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:59:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:59:28 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:59:28 : I am in catch area
MIG: 23:59:28 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:59:40 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 23:59:40 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 23:59:40 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 23:59:40 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 23:59:40 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:59:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:59:40 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:59:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:59:40 : Running implementation.xit
MIG: 23:59:40 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:59:40 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:03:52 : Running synthesis.xit
MIG: 09:03:53 : ################# RUNNING MIG BATCH ###################
MIG: 09:03:53 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 09:03:53 : synp_flow:  -- synthesis_mode: Other
MIG: 09:03:53 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 09:03:53 : vivado_mode: xpg_bd
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 1
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 : isPortInterface: 0
MIG: 09:03:53 :  locked false  
MIG: 09:03:53 : HDL Language: Verilog
MIG: 09:03:53 : compInfo: false
MIG: 09:03:53 : Vivado Options xc7a200t sbg484 -1
MIG: 09:03:53 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:03:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:03:53 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:03:53 : I am in catch area
MIG: 09:03:53 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:04:05 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 09:04:05 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 09:04:05 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 09:04:05 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 09:04:05 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:04:06 : Running vhdl_synth_rpr.xit
MIG: 09:04:06 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:04:06 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:04:06 : Running simulation.xit
MIG: 09:04:06 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:04:06 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:04:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:04:07 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:04:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:04:07 : Running implementation.xit
MIG: 09:04:07 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:04:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:24:56 : Running synthesis.xit
MIG: 13:24:56 : ################# RUNNING MIG BATCH ###################
MIG: 13:24:56 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 13:24:56 : synp_flow:  -- synthesis_mode: Other
MIG: 13:24:56 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 13:24:56 : vivado_mode: xpg_bd
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 1
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 : isPortInterface: 0
MIG: 13:24:56 :  locked false  
MIG: 13:24:56 : HDL Language: Verilog
MIG: 13:24:56 : compInfo: false
MIG: 13:24:56 : Vivado Options xc7a200t sbg484 -1
MIG: 13:24:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:24:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:24:56 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:24:56 : I am in catch area
MIG: 13:24:56 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 13:25:09 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 13:25:09 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 13:25:09 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 13:25:09 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 13:25:09 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 13:25:09 : Running vhdl_synth_rpr.xit
MIG: 13:25:09 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:25:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:25:09 : Running simulation.xit
MIG: 13:25:09 : ################# RUNNING MIG BATCH ###################
MIG: 13:25:09 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 13:25:09 : synp_flow:  -- synthesis_mode: Other
MIG: 13:25:09 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 13:25:09 : vivado_mode: xpg_bd
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:09 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 1
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 : isPortInterface: 0
MIG: 13:25:10 :  locked false  
MIG: 13:25:10 : HDL Language: Verilog
MIG: 13:25:10 : compInfo: false
MIG: 13:25:10 : Vivado Options xc7a200t sbg484 -1
MIG: 13:25:10 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:25:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:25:10 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:25:10 : I am in catch area
MIG: 13:25:10 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 13:25:22 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 13:25:22 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 13:25:22 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 13:25:22 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 13:25:22 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 13:25:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:25:22 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:25:22 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:25:22 : Running implementation.xit
MIG: 13:25:22 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:25:22 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:21:46 : Running synthesis.xit
MIG: 21:21:46 : ################# RUNNING MIG BATCH ###################
MIG: 21:21:46 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 21:21:46 : synp_flow:  -- synthesis_mode: Other
MIG: 21:21:46 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 21:21:46 : vivado_mode: xpg_bd
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:46 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 1
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 : isPortInterface: 0
MIG: 21:21:47 :  locked false  
MIG: 21:21:47 : HDL Language: Verilog
MIG: 21:21:47 : compInfo: false
MIG: 21:21:47 : Vivado Options xc7a200t sbg484 -1
MIG: 21:21:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:21:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:21:47 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:21:47 : I am in catch area
MIG: 21:21:47 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 21:21:58 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 21:21:58 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 21:21:58 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 21:21:58 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 21:21:58 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 21:21:58 : Running vhdl_synth_rpr.xit
MIG: 21:21:58 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:21:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:21:59 : Running simulation.xit
MIG: 21:21:59 : ################# RUNNING MIG BATCH ###################
MIG: 21:21:59 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 21:21:59 : synp_flow:  -- synthesis_mode: Other
MIG: 21:21:59 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 21:21:59 : vivado_mode: xpg_bd
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 1
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 : isPortInterface: 0
MIG: 21:21:59 :  locked false  
MIG: 21:21:59 : HDL Language: Verilog
MIG: 21:21:59 : compInfo: false
MIG: 21:21:59 : Vivado Options xc7a200t sbg484 -1
MIG: 21:21:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:21:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:21:59 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:21:59 : I am in catch area
MIG: 21:21:59 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 21:22:10 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 21:22:10 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 21:22:10 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 21:22:10 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 21:22:10 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 21:22:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:22:11 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:22:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:22:11 : Running implementation.xit
MIG: 21:22:11 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:22:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:12:49 : Running synthesis.xit
MIG: 01:12:49 : ################# RUNNING MIG BATCH ###################
MIG: 01:12:49 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:12:49 : synp_flow:  -- synthesis_mode: Other
MIG: 01:12:49 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:12:49 : vivado_mode: xpg_bd
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 1
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 : isPortInterface: 0
MIG: 01:12:49 :  locked false  
MIG: 01:12:49 : HDL Language: Verilog
MIG: 01:12:49 : compInfo: false
MIG: 01:12:49 : Vivado Options xc7a200t sbg484 -1
MIG: 01:12:49 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:12:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:12:49 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:12:49 : I am in catch area
MIG: 01:12:49 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:13:04 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 01:13:04 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:13:04 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:13:04 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:13:04 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:13:04 : Running vhdl_synth_rpr.xit
MIG: 01:13:04 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:13:05 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:13:05 : Running simulation.xit
MIG: 01:13:05 : ################# RUNNING MIG BATCH ###################
MIG: 01:13:05 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:13:05 : synp_flow:  -- synthesis_mode: Other
MIG: 01:13:05 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:13:05 : vivado_mode: xpg_bd
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 1
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 : isPortInterface: 0
MIG: 01:13:05 :  locked false  
MIG: 01:13:05 : HDL Language: Verilog
MIG: 01:13:05 : compInfo: false
MIG: 01:13:05 : Vivado Options xc7a200t sbg484 -1
MIG: 01:13:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:13:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:13:05 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:13:05 : I am in catch area
MIG: 01:13:05 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:13:17 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 01:13:17 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:13:17 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:13:17 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:13:17 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:13:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:13:18 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:13:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:13:18 : Running implementation.xit
MIG: 01:13:18 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:13:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:50:04 : Running synthesis.xit
MIG: 20:50:04 : ################# RUNNING MIG BATCH ###################
MIG: 20:50:04 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 20:50:04 : synp_flow:  -- synthesis_mode: Other
MIG: 20:50:04 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 20:50:04 : vivado_mode: xpg_bd
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:04 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 1
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 : isPortInterface: 0
MIG: 20:50:05 :  locked false  
MIG: 20:50:05 : HDL Language: Verilog
MIG: 20:50:05 : compInfo: false
MIG: 20:50:05 : Vivado Options xc7a200t sbg484 -1
MIG: 20:50:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:50:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:50:05 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 20:50:05 : I am in catch area
MIG: 20:50:05 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 20:50:20 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 20:50:20 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 20:50:20 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 20:50:20 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 20:50:20 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 20:50:21 : Running vhdl_synth_rpr.xit
MIG: 20:50:21 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:50:21 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:50:21 : Running simulation.xit
MIG: 20:50:21 : ################# RUNNING MIG BATCH ###################
MIG: 20:50:21 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 20:50:21 : synp_flow:  -- synthesis_mode: Other
MIG: 20:50:21 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 20:50:21 : vivado_mode: xpg_bd
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 1
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 : isPortInterface: 0
MIG: 20:50:21 :  locked false  
MIG: 20:50:21 : HDL Language: Verilog
MIG: 20:50:21 : compInfo: false
MIG: 20:50:21 : Vivado Options xc7a200t sbg484 -1
MIG: 20:50:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:50:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:50:21 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 20:50:21 : I am in catch area
MIG: 20:50:21 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 20:50:32 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 20:50:32 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 20:50:32 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 20:50:32 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 20:50:32 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 20:50:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:50:33 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:50:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:50:33 : Running implementation.xit
MIG: 20:50:33 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:50:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:24:02 : Running synthesis.xit
MIG: 10:24:02 : ################# RUNNING MIG BATCH ###################
MIG: 10:24:02 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 10:24:02 : synp_flow:  -- synthesis_mode: Other
MIG: 10:24:02 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 10:24:02 : vivado_mode: xpg_bd
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 1
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 : isPortInterface: 0
MIG: 10:24:02 :  locked false  
MIG: 10:24:02 : HDL Language: Verilog
MIG: 10:24:02 : compInfo: false
MIG: 10:24:02 : Vivado Options xc7a200t sbg484 -1
MIG: 10:24:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:24:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:24:02 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:24:02 : I am in catch area
MIG: 10:24:02 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 10:24:20 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 10:24:20 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 10:24:20 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 10:24:21 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 10:24:21 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 10:24:21 : Running vhdl_synth_rpr.xit
MIG: 10:24:21 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 10:24:21 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:24:21 : Running simulation.xit
MIG: 10:24:21 : ################# RUNNING MIG BATCH ###################
MIG: 10:24:21 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 10:24:21 : synp_flow:  -- synthesis_mode: Other
MIG: 10:24:21 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 10:24:21 : vivado_mode: xpg_bd
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 1
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 : isPortInterface: 0
MIG: 10:24:21 :  locked false  
MIG: 10:24:21 : HDL Language: Verilog
MIG: 10:24:21 : compInfo: false
MIG: 10:24:21 : Vivado Options xc7a200t sbg484 -1
MIG: 10:24:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 10:24:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:24:21 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 10:24:21 : I am in catch area
MIG: 10:24:21 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 10:24:32 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 10:24:32 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 10:24:32 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 10:24:32 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 10:24:32 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 10:24:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:24:33 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 10:24:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 10:24:33 : Running implementation.xit
MIG: 10:24:33 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 10:24:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:30:21 : Running synthesis.xit
MIG: 11:30:21 : ################# RUNNING MIG BATCH ###################
MIG: 11:30:21 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:30:21 : synp_flow:  -- synthesis_mode: Other
MIG: 11:30:21 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:30:21 : vivado_mode: xpg_bd
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 1
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 : isPortInterface: 0
MIG: 11:30:21 :  locked false  
MIG: 11:30:21 : HDL Language: Verilog
MIG: 11:30:21 : compInfo: false
MIG: 11:30:21 : Vivado Options xc7a200t sbg484 -1
MIG: 11:30:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:30:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:30:21 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:30:21 : I am in catch area
MIG: 11:30:21 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:30:33 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 11:30:33 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:30:33 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:30:33 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:30:33 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:30:34 : Running vhdl_synth_rpr.xit
MIG: 11:30:34 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:30:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:30:34 : Running simulation.xit
MIG: 11:30:34 : ################# RUNNING MIG BATCH ###################
MIG: 11:30:34 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 11:30:34 : synp_flow:  -- synthesis_mode: Other
MIG: 11:30:34 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 11:30:34 : vivado_mode: xpg_bd
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 1
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 : isPortInterface: 0
MIG: 11:30:34 :  locked false  
MIG: 11:30:34 : HDL Language: Verilog
MIG: 11:30:34 : compInfo: false
MIG: 11:30:34 : Vivado Options xc7a200t sbg484 -1
MIG: 11:30:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 11:30:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:30:34 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 11:30:34 : I am in catch area
MIG: 11:30:34 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 11:30:45 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 11:30:45 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 11:30:45 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 11:30:45 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 11:30:45 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 11:30:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:30:46 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:30:46 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 11:30:46 : Running implementation.xit
MIG: 11:30:46 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 11:30:46 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:11:05 : Running synthesis.xit
MIG: 14:11:05 : ################# RUNNING MIG BATCH ###################
MIG: 14:11:05 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 14:11:05 : synp_flow:  -- synthesis_mode: Other
MIG: 14:11:05 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 14:11:05 : vivado_mode: xpg_bd
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 1
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 : isPortInterface: 0
MIG: 14:11:05 :  locked false  
MIG: 14:11:05 : HDL Language: Verilog
MIG: 14:11:05 : compInfo: false
MIG: 14:11:05 : Vivado Options xc7a200t sbg484 -1
MIG: 14:11:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:11:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:11:05 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:11:05 : I am in catch area
MIG: 14:11:05 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 14:11:20 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 14:11:20 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 14:11:20 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 14:11:20 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 14:11:20 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 14:11:20 : Running vhdl_synth_rpr.xit
MIG: 14:11:20 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:11:20 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:11:20 : Running simulation.xit
MIG: 14:11:20 : ################# RUNNING MIG BATCH ###################
MIG: 14:11:20 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 14:11:20 : synp_flow:  -- synthesis_mode: Other
MIG: 14:11:20 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 14:11:20 : vivado_mode: xpg_bd
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 1
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 : isPortInterface: 0
MIG: 14:11:20 :  locked false  
MIG: 14:11:20 : HDL Language: Verilog
MIG: 14:11:20 : compInfo: false
MIG: 14:11:20 : Vivado Options xc7a200t sbg484 -1
MIG: 14:11:20 : 1: xc7a200t 2: sbg484 3: -1
MIG: 14:11:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:11:20 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 14:11:20 : I am in catch area
MIG: 14:11:20 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 14:11:32 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 14:11:32 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 14:11:32 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 14:11:32 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 14:11:33 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 14:11:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:11:33 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:11:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 14:11:33 : Running implementation.xit
MIG: 14:11:33 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 14:11:33 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:54:59 : Running synthesis.xit
MIG: 16:55:00 : ################# RUNNING MIG BATCH ###################
MIG: 16:55:00 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 16:55:00 : synp_flow:  -- synthesis_mode: Other
MIG: 16:55:00 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 16:55:00 : vivado_mode: xpg_bd
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 1
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 : isPortInterface: 0
MIG: 16:55:00 :  locked false  
MIG: 16:55:00 : HDL Language: Verilog
MIG: 16:55:00 : compInfo: false
MIG: 16:55:00 : Vivado Options xc7a200t sbg484 -1
MIG: 16:55:00 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:55:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:55:00 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 16:55:00 : I am in catch area
MIG: 16:55:00 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 16:55:14 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 16:55:14 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 16:55:14 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 16:55:14 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 16:55:14 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 16:55:15 : Running vhdl_synth_rpr.xit
MIG: 16:55:15 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:55:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:55:15 : Running simulation.xit
MIG: 16:55:15 : ################# RUNNING MIG BATCH ###################
MIG: 16:55:15 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 16:55:15 : synp_flow:  -- synthesis_mode: Other
MIG: 16:55:15 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 16:55:15 : vivado_mode: xpg_bd
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 1
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 : isPortInterface: 0
MIG: 16:55:15 :  locked false  
MIG: 16:55:15 : HDL Language: Verilog
MIG: 16:55:15 : compInfo: false
MIG: 16:55:15 : Vivado Options xc7a200t sbg484 -1
MIG: 16:55:15 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:55:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:55:15 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 16:55:15 : I am in catch area
MIG: 16:55:15 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 16:55:27 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 16:55:27 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 16:55:27 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 16:55:27 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 16:55:27 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 16:55:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:55:28 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:55:28 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:55:28 : Running implementation.xit
MIG: 16:55:28 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:55:28 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:04:18 : Running synthesis.xit
MIG: 01:04:19 : ################# RUNNING MIG BATCH ###################
MIG: 01:04:19 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:04:19 : synp_flow:  -- synthesis_mode: Other
MIG: 01:04:19 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:04:19 : vivado_mode: xpg_bd
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 1
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 : isPortInterface: 0
MIG: 01:04:19 :  locked false  
MIG: 01:04:19 : HDL Language: Verilog
MIG: 01:04:19 : compInfo: false
MIG: 01:04:19 : Vivado Options xc7a200t sbg484 -1
MIG: 01:04:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:04:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:04:19 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:04:19 : I am in catch area
MIG: 01:04:19 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:04:33 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 01:04:33 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:04:33 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:04:33 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:04:33 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:04:34 : Running vhdl_synth_rpr.xit
MIG: 01:04:34 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:04:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:04:34 : Running simulation.xit
MIG: 01:04:34 : ################# RUNNING MIG BATCH ###################
MIG: 01:04:34 : Writing IN file for 'conv_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0
MIG: 01:04:34 : synp_flow:  -- synthesis_mode: Other
MIG: 01:04:34 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/_tmp/
MIG: 01:04:34 : vivado_mode: xpg_bd
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 1
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 : isPortInterface: 0
MIG: 01:04:34 :  locked false  
MIG: 01:04:34 : HDL Language: Verilog
MIG: 01:04:34 : compInfo: false
MIG: 01:04:34 : Vivado Options xc7a200t sbg484 -1
MIG: 01:04:34 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:04:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:04:34 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:04:34 : I am in catch area
MIG: 01:04:34 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:04:46 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/conv_test_cs/ip/conv_test_cs_mig_7series_0_0/mig_b.prj
MIG: 01:04:46 : Component_Name: conv_test_cs_mig_7series_0_0
MIG: 01:04:46 : Moving conv_test_cs_mig_7series_0_0 ...
MIG: 01:04:48 : Moving conv_test_cs_mig_7series_0_0.veo ...
MIG: 01:04:48 : Moving conv_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:04:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:04:48 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:04:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:04:48 : Running implementation.xit
MIG: 01:04:48 : IGN:     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>conv_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:04:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
