

================================================================
== Vitis HLS Report for 'reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4'
================================================================
* Date:           Tue May 14 17:39:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Reshape_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.489 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_3_VITIS_LOOP_52_4  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     344|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     429|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     429|     416|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln51_1_fu_315_p2              |         +|   0|  0|  71|          64|           1|
    |add_ln51_fu_327_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln52_fu_407_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln53_fu_370_p2                |         +|   0|  0|  17|          10|          10|
    |out_addr_3_fu_385_p2              |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln51_fu_310_p2               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln52_fu_333_p2               |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln55_fu_391_p2               |      icmp|   0|  0|  20|          32|           6|
    |select_ln51_1_fu_346_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln51_fu_338_p3             |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 344|         303|         153|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_out2_blk_n          |   9|          2|    1|          2|
    |i_fu_116                 |   9|          2|   32|         64|
    |indvar_flatten_fu_120    |   9|          2|   64|        128|
    |j_fu_112                 |   9|          2|   32|         64|
    |out_addr_fu_108          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  164|        328|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |data_out_m_Val_V_10_fu_164        |   8|   0|    8|          0|
    |data_out_m_Val_V_11_fu_168        |   8|   0|    8|          0|
    |data_out_m_Val_V_12_fu_172        |   8|   0|    8|          0|
    |data_out_m_Val_V_13_fu_176        |   8|   0|    8|          0|
    |data_out_m_Val_V_14_fu_180        |   8|   0|    8|          0|
    |data_out_m_Val_V_15_fu_184        |   8|   0|    8|          0|
    |data_out_m_Val_V_16_fu_188        |   8|   0|    8|          0|
    |data_out_m_Val_V_17_fu_192        |   8|   0|    8|          0|
    |data_out_m_Val_V_18_fu_196        |   8|   0|    8|          0|
    |data_out_m_Val_V_19_fu_200        |   8|   0|    8|          0|
    |data_out_m_Val_V_1_fu_128         |   8|   0|    8|          0|
    |data_out_m_Val_V_20_fu_204        |   8|   0|    8|          0|
    |data_out_m_Val_V_21_fu_208        |   8|   0|    8|          0|
    |data_out_m_Val_V_22_fu_212        |   8|   0|    8|          0|
    |data_out_m_Val_V_23_fu_216        |   8|   0|    8|          0|
    |data_out_m_Val_V_24_fu_220        |   8|   0|    8|          0|
    |data_out_m_Val_V_25_fu_224        |   8|   0|    8|          0|
    |data_out_m_Val_V_26_fu_228        |   8|   0|    8|          0|
    |data_out_m_Val_V_27_fu_232        |   8|   0|    8|          0|
    |data_out_m_Val_V_28_fu_236        |   8|   0|    8|          0|
    |data_out_m_Val_V_29_fu_240        |   8|   0|    8|          0|
    |data_out_m_Val_V_2_fu_132         |   8|   0|    8|          0|
    |data_out_m_Val_V_30_fu_244        |   8|   0|    8|          0|
    |data_out_m_Val_V_31_fu_248        |   8|   0|    8|          0|
    |data_out_m_Val_V_3_fu_136         |   8|   0|    8|          0|
    |data_out_m_Val_V_4_fu_140         |   8|   0|    8|          0|
    |data_out_m_Val_V_5_fu_144         |   8|   0|    8|          0|
    |data_out_m_Val_V_6_fu_148         |   8|   0|    8|          0|
    |data_out_m_Val_V_7_fu_152         |   8|   0|    8|          0|
    |data_out_m_Val_V_8_fu_156         |   8|   0|    8|          0|
    |data_out_m_Val_V_9_fu_160         |   8|   0|    8|          0|
    |data_out_m_Val_V_fu_124           |   8|   0|    8|          0|
    |i_fu_116                          |  32|   0|   32|          0|
    |icmp_ln55_reg_997                 |   1|   0|    1|          0|
    |icmp_ln55_reg_997_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_120             |  64|   0|   64|          0|
    |j_fu_112                          |  32|   0|   32|          0|
    |out_addr_fu_108                   |  32|   0|   32|          0|
    |trunc_ln53_2_reg_993              |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 429|   0|  429|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  reshape_stream<ap_int,ap_int<8>,32u>_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4|  return value|
|data_out2_din             |  out|  256|     ap_fifo|                                                                      data_out2|       pointer|
|data_out2_num_data_valid  |   in|    5|     ap_fifo|                                                                      data_out2|       pointer|
|data_out2_fifo_cap        |   in|    5|     ap_fifo|                                                                      data_out2|       pointer|
|data_out2_full_n          |   in|    1|     ap_fifo|                                                                      data_out2|       pointer|
|data_out2_write           |  out|    1|     ap_fifo|                                                                      data_out2|       pointer|
|mul_ln51                  |   in|   64|     ap_none|                                                                       mul_ln51|        scalar|
|ROWS_load                 |   in|   32|     ap_none|                                                                      ROWS_load|        scalar|
|buffer_V_address0         |  out|   10|   ap_memory|                                                                       buffer_V|         array|
|buffer_V_ce0              |  out|    1|   ap_memory|                                                                       buffer_V|         array|
|buffer_V_q0               |   in|    8|   ap_memory|                                                                       buffer_V|         array|
+--------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

