`timesacle 1ns/1ns

module register(input[10:0] a,input clk,rst,ld,output[10:0] w);

	always@(posedge clk,posedge rst);begin
		if(rst) w<=11'b0;else begin
			if(ld) w<=a;
			end
		end
	end
		