query sentence: digital microelectronic amplifiers
---------------------------------------------------------------------
title: 11-microelectronic-implementations-of-connectionist-neural-networks.pdf

microelectron implement connectionist neural network stuart macki han p. graf daniel b. schwartz john s. denker t bell lab holmdel nj abstract paper discuss special purpos chip need use implement connectionist neural network applic pattern recognit classif three chip design describ hybrid digital/analog programm connect matrix analog connect matrix adjust connect strength digit pipe line best-match chip common featur design distribut arithmet process power amongst data storag minim data movement ram distribut co mputati chip zo convent cpus node complex transistor figur schemat graph address node complex size convent comput chip memori contain million simpl node transistor process power cpu chip essenti one complex node neural network chip distribut comput region chip contain mani simpl fix instruct processor local data storag after reec treleaven american institut physic introduct clear convent comput lag far behind organ comput come deal larg data rate problem comput vision speech recognit reason brain perform huge number oper parallel wherea convent comput fast processor perform varieti instruct quick oper two piec data time rest mani megabyt ram idl instruct cycl duti cycl processor close store data close zero wish make better use data distribut process power amongst store data similar fashion brain figur illustr distribut comput chip lie comparison convent comput chip regard number complex address node per chip order distribut strategi work process element must small order accommod mani chip communic must local hardwir wherea process element convent comput may abl execut mani hundr differ oper scheme processor hard-wir perform one oper tailor particular applic neural network pattern recognit algorithm dot product input vector seri store vector refer featur memori often requir general calcul sum product l. v.j f..ij input vector one store featur vector two variat particular interest featur extract wish find featur dot product input vector greater threshold case say featur present input vector featur extract l. v.j f..ij pattern classif wish find store vector largest dot product input vector say input member class repres featur simpli store vector closest input vector classif max v lv ij chip describ design perform one function input vector number featur vector parallel overal strategi may sum follow recogn typic pattern recognit applic featur vector need chang infrequ compar input vector calcul perfon fix low-precis therefor distribut simpl fixed-instruct processor throughout data storag area thus minim data movement optim use silicon our ideal everi transistor chip someth use everi instruct cycl analog sum-or-product sing idea slight reminisc synaps neuron brain two chip store element featur connect input wire element input vector appear voltag sum wire sum-ofproduct perfon voltag result current sum appli input amplifi whose output read determin result calcul schemat arrang shown figur vertic input connect horizont sum wire resistor chosen conduct proport magnitud featur element posit negat valu requir invert input line also necessari resistor matric fabric use amorph silicon connect metal linewidth program fabric electron beam lithographi store name use distribut feedback method describ hopfield2 work describ fulli elsewher hard-wir resistor matric compact also inflex mani applic desir abl reprogram matrix without fabric new chip reason seri programm chip design input line featur featur oc featur i featur figur schemat arrang calcul parallel sum-of-product resistor matrix featur store connect along sum wire input element appli voltag input wire voltag generat current sum threshold amplif whose output read end calcul feedback connect may made give mutual inhibit allow one featur amplifi tum allow matrix use distribut feedback memori programm connect matrix figur schemat diagram programm connect use content two ram cell control current sink sourc sum wire switch pass transistor resistor transistor gate connect drain current sourc sunk appropri ram cell contain input vi high thus close switch path featur element therefor take valu valu determin conduct p-transistor obtain process matrix connect allow full interconnect input output amplifi design fabric cmos figur connect chip 7x7mm contain transistor load featur kernel present input vector chip perform dot product parallel 1jls equival billion bit operations/sec flexibl design allow chip oper sever mode chip program distribut feedback memori associ memori work well current sink capabl n-type transistor time p-type associ memori implement use grandmoth cell represent memori store along input line amplifi featur extract mutual inhibitori connect also made allow one output tum store vector bit long best match found depend data circuit also program recogn sequenc vector error correct vector omit wrong vector insert sequenc detail oper chip describ fulli elsewher chip interfac unix minicomput everyday use acceler featur extract optic charact recognit handwritten numer chip speed time consum calcul factor use chip enabl experi done would time consum simul experi this devic led design four new chip current test feedback capabl intend exclus featur extract design incorpor new featur test separ base connect matrix store vector bit long chip perform full parallel calcul loon vdd output vj excitatori inhibitori ivss figur schemat diagram programm connect current sourc sink connect made ram cell contain input vi high current sum input wire amplifi pad row decod connect itii1 amplifi rs figur programm connect matrix chip chip contain transistor fabric use design rule adapt connect matrix mani problem requir analog depth connect strength this especi import chip use learn small adjust requir train typic approach use transistor size power two give conduct variabl take area equival number minimum size transistor dynam rang expens area enabl connect put chip we design fulli analog connect base dram structur fabric use convent cmos technolog schemat connect connect matrix shown figur connect strength repres differ voltag store two mos capacitor capacitor 33jlm edg lose charg five minut room temperatur leakag rate reduc three order magnitud cool capacitor five order magnitud cool output current proport product input voltag connect strength output current sum wire sent chip extern amplifi connect strength adjust use transfer charg capacitor chain transistor connect strength may either polar expect connect bit analog depth chip design cmos contain connect array input output input weight updat decay shift charg input output=w*lnput output extern amplifi figur analog connect connect strength repres differ voltag store two capacitor output current proprtion product input voltag connect strength connect design sent foundri test expect start april chip design perform network calcul chip perform rate billion multiplies/sec use simpli fast analog convolv featur extract learn engin gradient descent algorithm use extern logic connect strength adjust input output true analog larger network may form tile chip layer network may made cascad amplifi act hidden unit digit classifi chip third design digit implement classifi whose architectur connectionist matrix near complet design stage fabric use cmos calcul largest five use alldigit pipelin ident processor attach one store word processor also intern pipelin extent stage contain two gate delay this import sinc throughput processor limit speed slowest stage processor calcul ham distanc number differ bit input word store word compar distanc smallest valu previous found input word updat list best match pass next processor pipelin end pipelin best match overal output featur store data pipelin ring shift regist best match list pipelin tag regist ii jr mifl i hi tm pf input featur accumul compar dump distanc bit-seri comparison regist end input word pig compar insert new match tag list when better old match schemat one processor digit classifi chip ham distanc input vector featur vector calcul better one five best match found far insert match list togeth tag pass onto next processor end pipelin best five match overal output data path chip one bit wide calcul bit serial this mean process element data path compact maxim number store word per chip layout singl processor shown featur store word ring shift regist associ featur tag name string store static regist input vector pass chip compar bit-by-bit each store vector whose shift regist cycl tum total number bit differ sum accumul after vector pass processor total ham distanc load comparison regist togeth tag this time match list input vector arriv at compar it order list lowest ham distanc found pipelin far togeth associ tag string distanc calcul compar bit-seri each valu the list turn the current distanc smaller one the one the list the output stream the compar switch the effect insert the current match tag the list delet the previous fifth best match after the last processor the pipelin the list stream contain the best five distanc overal togeth the tag the store vector generat the data stream the list stream load wide regist readi output the design enabl chip connect togeth extend the pipelin if store vector requir the throughput constant irrespect the number chip connect togeth the latenc increas the number chip increas the chip design oper on-chip clock frequenc at least l00mhz this high speed possibl stage size small data path kept short the comput effici high the analog chip each processor deal one bit store data at time howev the overal throughput high becaus the high clock speed assum clock frequenc l00mhz the chip produc list best distanc tag string everi latenc even if thousand chip contain store vector pipelin togeth the latenc would low enough real time applic the chip expect perform billion bit operation/sec while it import high clock frequenc the chip it also import much lower the chip sinc frequenc 50mhz hard deal circuit board the wide communic path onto the chip ensur this problem conclus the two approach discuss analog digit repres opposit comput approach one singl global comput perform each match the mani local calcul done both the approach advantag it remain seen type circuit effici in applic close an electron implement neural network resembl the high interconnect natur biolog network design repres the first distribut comput chip they character simpl processor distribut amongst data storag the oper perform the processor tailor the applic it interest note the reason whi design made minimum linewidth circuit small enough enough processor put one chip make these design a use size sophist design tool avail enabl a singl person design simul a complet circuit in a matter month fabric cost low enough high specul circuit made without requir futur volum product offset prototyp cost we expect a flurri similar design in the come year circuit becom optim for particular applic howev it note the impress speed gain achiev put an algorithm custom silicon done further gain in speed close tie mainstream technolog advanc in area transistor size reduct wafer-scal integr it remain seen influenc these kind of custom circuit in use technolog sinc at present function even simul in reason time what achiev these circuit limit when compar with a three dimension high complex biolog system a vast improv convent comput architectur the author grate acknowledg the contribut made l.d jackel r.e howard
----------------------------------------------------------------

title: 586-ann-based-classification-for-heart-defibrillators.pdf

ann base classif heart defibril m. jabri s. pickard p. leong z. chi b flower y. xie sydney univers electr engin nsw australia abstract current intra-cardia defibril make use simpl classif algorithm determin patient condit subsequ enabl proper therapi simplic primarili due constraint power dissip area avail implement sub-threshold implement artifici neural network offer potenti classifi higher perform commerci avail defibril paper explor sever classifi architectur discuss micro-electron implement issu introduct intra-cardia defibril lcds repres import therapi peopl heart diseas these devic implant perform three type action l.monitor heart pace heart appli high energy/high voltag electr shock 1bey sens electr activ heart lead attach heart tissu two type sens commooli use singl chamber lead attach right ventricular apex rva dual chamber addit lead attach high right atrium action perform defibril base outcom classif procedur base heart rhythm differ heart diseas abnorm rhythm arrhythmia jabri pickard leong chi flower xie there ten differ arrhythmia interest cardiologist cluster three group accord three therapi action icd perform figur show exampl normal sinus rhythm note regular beat interest us call qrs complex repres electr activ ventricl beat point repres peak distanc two heart beat usual refer rr interv figur normal sinus rhythm nsr waveform figur show exampl ventricular tachycardia precis ventricular tachycardia slow vts note beat faster comparison nsr ventricular fibril shown figur note chaotic behavior absenc well defin heart beat figur ventricular tachycardia wavefonn three waveform discuss exampl intra-cardia electro-gram iceg nsr vt vf repres type action defibril take nsr action continu monitor use vt action pace perfon wherea vf high energy/high voltag shock issu they nearfield signal iceg differ extern eltro-cardio-gram result classif algorithm develop ecg pattern may necessarili valuabl lceg recognit difficulti iceg classif lie mani arrhythmia share similar featur fuzzi situat often need dealt instanc mani icd make use heart rate fundament featur arrhythmia classificatioo process but sever arrhythmia requir differ type therapeut action similar heart rate exampl sinus tachycardia arrhythmia character heart rate higher nsr vicin vt mani classifi would classifi st vt lead therapi pace wherea st suppos group nsr type therapi anoth exampl fast vt may associ heart rate indic ann base classif heart defibril vf case defibril would appli vf type therapi vr type therapi requir pace figur ventricular fibril waveform overlap class heart rate use main classif featur highlight necess consider featur higher discrimin capabl featur common use addit heart rate i.averag heart rate period time 2.arrhythmia onset 3.arrhythmia probabl densiti nmction limit power budget area arrhythmia classifi icd kept extrem simpl respect could achiev relax implement constraint result fals posit pace defibril none requir may high error rate may reach artifici neural network techniqu offer potenti higher classif perform order maintain lower power consumpt possibl vlsi micro-pow implement techniqu need consid paper discuss sever classifi architectur sub-threshold implement techniqu singl dual chamber base classif consid data data use experi collect electro-physiolog studi ep hospit australia uk altogeth depend whether singl dual chamber consid data patient avail cardiologist commerci collabor label data test perform test set use classifi mlding arrhythmia record ep produc stimul result natur transit captur singl chamber classif evalu sever approach singl chamber classif import note case singl chamber arrhythmia could correct classifi even truman expert data rva lead repres main ventricular electr activ mani atrial arrhythmia requir atrial inform proper diagnosi jabri pickard leong chi flower xie multi layer perceptron tabl show perform multi-lay perceptron mlp train use vanilla backpropag coojug gradient special limit precis train algorithm call combin search algorithm xie labri input mlp featur extract time domain there three output repres three main group nsr vt vf we space elabor choic input featur interest reader referenc oli labri leong labri tabl perfonn multi-lay perceptron base cimsifi network train algorithm precis averag perform backprop unlimit conj.-grad unlimit csa bit summari indic high perform singl chamber base c1assificatioo achiev ventricular arrhythmia it also indic limit precis train signific degrad perform case limit precis mlp bit plus sign bit use repres network activ weight induct decis tree train data use train mlp use creat decis tree use program develop ross quinlan deriv id3 algorithm result tree test perform correct classif order achiev high perform whole train data use induct process window disabl negat side effect tree generat tend larg implement decis tree vlsi difficult procedur problem howev becaus binari decis process branch threshold difficult implement digit larg tree even difficult implement micropow analog latter implement techniqu would possibl induct process take advantag hardwar characterist similar way in-loop train sub-threshold vlsi mlp achiev object dual chamber base classifi two architectur dual chamber base classifi investig multi-moduleneur network hybrid decis tree/mlp differ classifi architectur function arrhythmia group target classif ann base classif heart defibril multi-modul neural network multi-modul neural network architectur aim improv perform respect classif supra-ventricular tachycardia architectur shown figur classifi right block i i i i i i i i i i i iu1 i i nsi i i i i i i i i i i i 1i i min i i i vt vr figur multi-modul neural network classifi idea behind architectur divid classif problem discrimin nsr svt one hand vf vt detail oper train structur classifi fotllld oli jabri order evalu perform mmnn classifi singl larg mlp also develop singl larg mlp make use input featur mmnn target class perform comparison shown tabl clear show higher perform achiev use mmnn hybrid decis treeimlp hybrid decis tree/multi-iay perceptron mimic classif process as perform cardiologist architectur classifi shown figur decis tree use produc judgement 1.the rate aspect ventricular atrial channel 2.the relat time atrial ventricular beat parallel decis tree morpholog base classifi use perform templat match morpholog classifi simpl mlp input signal sampl sampl half speed normal sampl rate signal output time morpholog classifi fed arbitr produc the class the arrhythmia observ classifi use smooth the jabri pickard leong chi flower xie tabl perform multi-modul neural network classifi comparison singl larg mlp rhythm mmnn best mmnn worst singl mlp nsr st svr at af vr vtf vf averag sd classif output the arbitr produc an averag final output class further detail the implement the oper the hybrid classifi fotllld leong jabri classifi achiev high perform classif sever type arrhythmia tabl show the perform multi-pati databas indic perform correct classif born rva plobr qrs deuct funl hrtwo rk clusifiu hz albitntr xoutofi fihal class fiom plobr dtttct titnidi clmif lu figur architectur the hybrid dec~ion treelneur network classifi microelectron implement all classifi architectur investig micro-electron implement consid ation constant constraint mani architectur achiev competit perform discuss in paper becaus unsuit low power/smal area implement the main challeng in low power/smal area vlsi implement classifi similar discuss implement in low power mlp architectur reliabl learn achiev perform compar the func ann base classif heart defibril tiona simil sever design strategi achiev the low power small area object tabl perform the hybrid decis treelmlp dassifi for dual chamber classif subclass class nsr svr vt vf nsr nsr st nsr svr svt at svt ap svt vt vt vt vt vf vf vtf vf both digit analog implement techniqu bemg investig we report analog implement effort our analog implement make use the subthreshold oper mode mos transistor in order maintain low power dissip master perturb chip the architectur chip shown in figur weight implement use differ ential capacitor scheme refresh digit ram synaps implement as four quadrant gilbert multipli pickard al the chip fabric current test tile build block far success test two network implement total synaps small singl layer network the singl layer network success train perfonn simpl logic oper use the weight perturb algorithm jabri flower the bourk chip the bourk chip leong jahri make use multipli digit analog con verter implement the synaps weight store in digit regist all neuron implement as extern resistor for the sake evalu figur show the schemat synaps the bourk chip small network success test it success train perfonn an xor a larger version this chip a network fabric conclus we present in this paper sever architectur for singl dual chamber arrhythmia jabri pickard leong chi flower xie i hi id i i figur architectur the master perturb chip schemat the bourk chip synaps implement classifi in both case a good classif perform achiev in particular for the case dual chamber classif the complex the problem call structur classifi architectur two microelectron low power implement briefli present progress far indic micro-pow vlsi ann offer a technolog enabl the use of power classif strategi in implant defibril acknowledg work present in this paper support the australian depart of industri technolog commerc telectron pace system the australian research council
----------------------------------------------------------------

title: 377-proximity-effect-corrections-in-electron-beam-lithography-using-a-neural-network.pdf

proxim effect correct electron beam lithographi use neural network robert c. frye bell laboratori mountain avenu murray hill nj kevin d. cum t bell laboratori mountain avenu murray hill nj edward a. rietman t bell laboratori mountain avenu murray hill nj abstract use neural network comput correct imag written electron beam elimin proxim effect caus electron scatter iter method effect requir prohibit comput time instead train neural network perform equival correct result signific speed-up examin hardwar implement use analog digit electron network accept small error compar iter result addit verifi neural network correct general solut problem includ pattern contain train set experiment verifi approach cambridg instrument ebmf exposur system introduct scatter impos limit minimum featur size reliabl obtain electron beam lithographi linewidth correct use control dimens isol featur intraproxim sewel meet littl success deal featur practic context surround featur interproxim local correct propos use self-consist method comput desir incid dose pattern parikh such techniqu requir invers larg matric prohibit amount comput time lynch al propos analyt method proxim correct base solut set approxim equat result consider improv speed method present use neural network combin comput simplic method lynch accuraci self-consist method first step determin scatter energi profil electron beam depend substrat structur beam size electron energi present address motorola inc. phoenix corpor research laboratori east elliot rd temp az frye cum rietman use comput spatial vanatlon dosag result particular imag scatter use iter comput correct imag input pattern goal correct adjust written imag incid pattern dose scatter approxim desir one close possibl use iter method test imag form train set neural network architectur network chosen incorpor basic mathemat structur analyt method lynch reli adapt procedur determin characterist paramet calcul proxim correct pattern we determin radial distribut scatter dose singl pixel use monte-carlo simul varieti substrat electron beam energi cum as exampl problem we look resist heavi metal substrat interest fabric mask x-ray lithographi kev electron beam distribut proxim function approxim analyt express i fer jlm jlm jlm unscatt imag assum compos array pixel beam proxim function fer like one given imag scatter ls x io x-m y-n discret convolut origin imag lineshap fer approach suggest analog signal process deconvolv imag invers filter oper method use howev imposs generat negat amount electron exposur restrict beam posit exposur make problem inher nonlinear we must reli instead iter rather analyt solut figur show pattern we use generat train set neural network pattern chosen includ exampl kind featur difficult resolv proxim effect minimum featur size pattern ore jlm overal imag use jlm pixel pixel j.lm side total pixel initi incid dose pattern iter correct imag start relat exposur valu expos pixel unexpos one scatter intens distribut comput incid dose use discret two-dimension convolut summat truncat finit rang roo exampl proxim function scatter intens contain within radius j.lm pixel valu use roo scatter intens distribut comput compar desir pattern expos unexpos pixel proxim effect correct electron beam lithographi differ result scatter desir distribut error error subtract dose pattern use next iter howev sinc negat dose allow negat region correct truncat zero iiiii iiiii pixel figur train pattern use algorithm pixel receiv dosag small negat error next iter intens increas unexpos pixel region resist remov alway dosag scatter adjac featur consequ alway show posit error becaus written dose region alway zero rather negat imposs iter solut complet elimin error final scatter distribut howev nonlinear exposur properti resist compens moreov sinc expos featur receiv uniform dose correct possibl choos resist optim contrast properti pattern although iter method effect also time consum iter test pattern requir hour run base comput four iter requir smallest featur resist proper resolv even expect order magnitud speed increas larg mainfram comput suffici correct imag full size chip consist sever billion pixel purpos neural network calcul much shorter time network architectur train figur show relationship imag correct neural network correct one pixel take account imag surround sinc neighborhood must includ pixel contribut appreci scatter intens central pixel correct size network determin maximum radius ro ilm character scatter proxim function larg number input would difficult manag analog network input general analog signal fortun input data binari load analog network use digit shift regist frye cum rietman figur show schemat diagram analog network binari signal shift regist repres portion imag connect buffer amplifi kil resistor connect one sum node correspond radial distanc center pixel stage convert binari represent imag analog voltag repres radial distribut surround intens sum amplifi output connect node variabl resistor result output weight sum radial compon sum node correct pixel pixel correct figur network configur fix weight binari input analog output buffer amplifi figur schemat diagram analog network proxim effect correct electron beam lithographi function network oper vo\1t wr io r wr weight coeffici set adjust resistor averag valu pixel intens radius form this relationship ident one propos lynch use adapt method rather analyt one detennin coeffici wr prototyp analog hardwar network built wire wrap board use bit cmos static shift regist quad oper amplifi activ devic resistor first layer ko thin-film resistor dual-in-lin packag toler ten adjust resistor second layer network turn precis trimmer negat weight made invert sign voltag at buffer amplifi comparison we also evalu digit hardwar implement this network implement float point array processor built eighteen eight laboratori use at chip oper at mflop peak rate mathemat oper perfon network equival two-dimension convolut input imag adapt learn float point kernel adjust weight valu network determin use delta rule widrow hoff each pixel trial pattern figur i correspond desir output comput iter method each pixel test imag surround correspond analog correct valu comput iter method constitut singl learn trial overal imag contain we found weight valu stabil two pass test imag neural network perform accuraci both analog digit network compar iter solut compar both show averag error test imag maximum error particular pixel accuraci network imag one use train compar averag overal convolut adaptively-leam kernel relat effici comput algorithm iter method requir hour comput correct pixel exampl equival result obtain convolut minut use comput examin assembl code softwar network show correct each pixel requir execut time fewer instruct iter method analog hardwar generat correct exampl second almost this time use input/output oper network comput time requir i/o rather speed circuit limit dynam perfonn this system clear improv i/o hardwar analog network could made comput correct much quick frye cum rietman algorithm run digit float point array processor perfon correct this exampl problem second factor three improv analog hardwar primarili result decreas time need i/o dsp-base network digit network appreci accur analog one indic overal accuraci oper determin primarili network architectur rather limit implement result summar tabl tabl comparison comput speed various method method iter softwar network analog hardwar network digit hardwar network speed year day day hour experiment verif recent we evalu this method experiment use cam bridg instrument exposur system cum test imag mm contain cambridg shape pixel substrat silicon jlm resist expos at kev beam energi the rang the scatter electron three time greater for condit the test describ requir network ten time larger the neural network comput done use the digit float point array processor requir hour correct the entir imag input the program cambridg sourc code convert bit-map array correct the neural network decompos new cambridg sourc code figur show sem micrograph compar one the test structur written without the neural network correct this test structur consist jlm squar pad next jlm wide line separ gap jlm note the uncorrect pattern the line widen the region adjac the larg pad the web resist extend the gap this caus excess dosag scatter these region the larg pad the correct pattern the dosag these region adjust result uniform exposur scatter great improv pattern resolut conclus the result trial experi clear demonstr the comput benefit neural network for this particular applic the train analog hardwar network perform the correct time faster the iter method use the comput the digit processor time faster this techniqu readili applic varieti direct write exposur system the capabl write variabl exposur time implement the network sophist comput readili avail coprocessor direct lead anoth order magnitud improv speed make it practic correct full chip-siz imag proxim effect correct electron beam lithographi the perform the analog network suggest improv speed i/o the comput the network it would possibl obtain much faster oper the ad flexibl general the digit approach howev consider advantag i figur comparison test structur written without correct acknowledg we thank s. waaben w. t. lynch for use discuss suggest inform j. brereton assist build the hardwar trial pattern for initi evalu we also thank c. biddick c. lockstampfor s. moccio and b. vogel for technic support in the experiment verif
----------------------------------------------------------------

title: 342-an-analog-vlsi-splining-network.pdf

analog vlsi spline network daniel b. schwartz vijay k. samalam gte laboratori inc. sylvan rd waltham ma abstract produc vlsi circuit capabl learn approxim arbitrari smooth singl variabl use techniqu close relat spline circuit effect knot space uniform grid full support learn circuit also use approxim multi-vari function sum spline interest yet near untap set applic vlsi implement neural network learn system found adapt control non-linear signal process applic learn task consist approxim real function small number continu variabl discret data point special purpos hardwar especi interest applic type sinc general requir real time on-lin learn stiff constraint power budget size hardwar frequent alreadi difficult learn problem made complex non-stationari natur under process convent feed-forward network sigmoid unit clear inappropri applic type although exhibit remark perform type time seri predict problem exampl wiegend atlas learn rate general slow on-lin learn on-lin perform improv easili use network constrain architectur effect make learn problem easier give network hint learn task network build local represent data radial basi function excel candid type problem one great advantag network requir singl layer unit if posit width unit fix learn problem linear analog vlsi spline network coeffici local local mean comput weight chang requir inform local avail weight high desir properti vlsi implement if learn algorithm allow adjust posit width unit mani advantag local tune unit lost number techniqu propos determin width placement unit one direct center unit everi data point adjust width unit recept field overlap neighbor data point broom head prolifer unit limit use unsupervis cluster techniqu clump data follow alloc unit fit clump moodi other advoc assign new unit error new data point larger threshold otherwis make small adjust weight paramet exist unit platt method suffer common problem requir indetermin quantiti resourc contrast fix resourc avail vlsi circuit even wors use non-stationari process mechan need dealloc unit well alloc resourc allocation/dealloc problem serious barrier implement algorithm autonom vlsi microsystem spline network avoid resourc alloc problem propos network use weight unit regardless problem avoid parameter train data build constraint smooth network thus reduc number degre freedom avail train process simplest guis network approxim arbitrari i-d smooth function linear superposit local tune unit space uniform grid lwifc7 z radius unit 's recept field wi weight fc7 bump width gaussian cubic spline basi function mathemat network close relat function approxim use b-spline lancast uniform space knot howev b-spline interpol overlap basi function normal determin degre spline wherea we use degre overlap free paramet constrain smooth network 's output mention earlier network linear weight gradient descent quadrat cost function lms effect train procedur weight need network easili implement cmos an array transconduct amplifi amplifi wire voltag follow output tie togeth weight repres voltag lti non-invert input amplifi if output local tune unit repres unipolar current ii current use bias schwartz samalam transconduct amplifi result t7 you ei iiyi l ii provid care taken control non-linear amplifi howev weight simpl implement analog vlsi circuitri input unit du number circuit exist whose transfer characterist shape suitabl bump none known author allow width bump adjust wide rang without use resistor generat recept field input unit tunabl recept field generat quit effici break two layer circuitri shown figur input layer place encod input signal one perhap small cluster unit activ time output place encod unit either inject control output weight spread layer place encod input figur an architectur allow width shape recept field vari wide rang element spread layer passiv sink current ground inject current later connect spread layer element spread layer all contain ground termin current sunk one determin bias current appli associ weight clear distribut current flow ground spread layer form smooth bump excit appli tap spread layer ii bump call equat earliest realize network input layer crude flash a-to-d convert input circuit analog current generat input digit place encod perform convent address decod if desir input quantize avoid use layer amplifi generat smooth bump fix width generat input place encod an analog vlsi spline network simplest candid implement spread layer convent cmos set diod connect n-channel transistor later connect n-channel pass transistor gate voltag diod connect transistor determin bias current ii weight ignor bodi effect assum weak invers current sink type network tend give bump rather sharp peak ii ioe aul iii distanc point excit appli figur show sophist version circuit output place encod unit appli excit spread network p-channel transistor shape bump soften weight bias voltag place encod figur schemat section spread layer rough speak n-channel pass transistor control extent tail bump p-channel pass transistor cascod transistor control width limit amount current drawn current sink an n-channel cascod transistor seri current sink experiment result type circuit shown figur control obtain use complementari pass transistor use p-channel pass transistor alon unexpect result bump near squar figur smooth use use flavor pass transistor simultan figur weight describ earlier implement output weight base comput mean well known follower-aggreg circuit typic transconduct amplifi averag linear voltag averag distribut voltag rang time uq kt/e weak invers circuit describ linear rang widen near volt reduc transconduct readout amplifi combin low width length ratio input transistor relat larg tail current weight vi store mos capacitor program gate transconduct amplifi shown figur sinc amplifi comput schwartz samalam i i i i i i i i i i i i i i ccd i i i tap number figur experiment measur recept field shape obtain differ type network n-channel transistor sever gate voltag p-channel transistor sever gate voltag both n-channel p-channel pass transistor exdmkm figur schemat an output weight includ circuitri generat weight updat minim leakag charg inject simultan pass transistor use gate weight chang amplifi minimum size separ transistor turn output transistor amplifi differ target voltag actual output network learn rule lms capacit storag capacitor durat weight chang transconduct gi weight chang amplifi determin strength excit current spread layer gi oc ii weak invers sinc weight chang govern strength excit current spread layer cluster weight chang time enhanc fault toler circuit sinc group weight surround bad one compens an analog vlsi spline network experiment evalu sever differ chip fabric p-well cmos test evalu principl describ recent weight arrang matrix connect form one dimension array activ area chip input signal digit place encod perform convent address decod maxim flexibl chip excit appli spread layer regist locat cell write multipl regist reset spread layer excit multipl point simultan featur allow chip treat singl i-dimension spline weight exampl sum four distinct i-dimension spline made weight one notic virtu design simplic layout due absenc dear distinct weight unit primit cell consist regist piec spread network weight chang amplifi storag capacitor output amplifi all tini fraction chip tile primit cell excess circuitri consist address decod time circuit control durat weight chang bias circuitri spread layer execut lms learn user need provid sequenc target voltag current proport durat weight chang under reason oper condit weight updat cycl take less impli weight chang rate connections/second respons chip singl weight chang initi shown figur one featur plot strike even though distribut offset in individu amplifi varianc rippl in output chip imv some comput appear limit factor accuraci chip rate weight decay iomv/ as more strenuous test function chip we train predict chaotic time seri generat well know logist equat xt+l some experiment result for mean predict error shown in figur in these experi mean predict error achiev well the intrins accuraci the circuit detail examin the error rate as function the size shape the bump indic the problem lie in the long tail exhibit the spread layer the n-channel pass transistor turn this tail fall slowli due the bodi effect one remedi this problem activ bias the gate the n-channel pass transistor program offset sourc voltag mead simpler solut subtract fix current the bias current defin the spread layer this solut cost a mere transistor the ad benefit guarante the bump alway a finit support conclus we demonstr neural network learn effici map onto analog vlsi provid the network architectur train procedur schwartz samalam co ci ci ci as ci ci ci input valu time figur some experiment result a spline circuit the respons the circuit to learn one data point initi the weight to a constant valu experiment mean predict learn a chaotic time seri tailor to match the constraint impos by vlsi besid the comput speed low power consumpt follow direct this map onto vlsi the circuit also demonstr intrins fault toler to defect in the weight acknowledg this work initi inspir by a discuss a. g. barto r. s. sutton a discuss with j. moodi also help
----------------------------------------------------------------

title: 413-an-analog-vlsi-chip-for-finding-edges-from-zero-crossings.pdf

analog vlsi chip find edg zero-cross wyeth bair christof koch comput neural system program caltech pasadena ca abstract design test one-dimension pixel analog cmos vlsi chip local intens edg real-tim devic exploit on-chip photoreceptor natur filter properti resist network implement scheme similar motiv differ gaussian dog oper propos marr hildreth chip comput zero-cross associ differ two exponenti weight function if deriv across zero-cross threshold edg report simul indic techniqu extend well two dimens introduct zero-cross laplacian gaussian v often use detect edg marr hildreth argu mexican-hat shape oper approxim differ two gaussian spirit built chip take differ two resistive-network smooth photoreceptor input find result zero-cross green 's function resist network symmetr decay exponenti differ gaussian filter figur show mexican-hat shape dog superimpos witch-hat shape differ exponenti doe filter implement chip implement particular advantag exploit smooth oper perform linear resist network shown figur network data voltag appli node along network via conduct node connect resist r. follow kirchhoff 's law network bair koch node voltag settl valu power dissip minim one may think network node voltag convolut input symmetr decay exponenti filter function characterist length filter function approxim data conduct network resist figur mexican-hat shape differ gaussian dot witch-hat shape filter implement our chip such network easili implement silicon avoid burden addit circuitri other use implement gaussian kernel our simul digit camera imag show minor differ zero-cross doe filter dog figur i-d resist network analog vlsi implement chip implement cmos n-well process avail mosi silicon foundri intens edg detect use four stage circuitri photoreceptor captur incom light pair i-d resist network smooth input imag transconduct amplifi subtract smooth imag digit circuitri detect zero-cross figur show block diagram two pixel pixel chip analog vlsi chip find edg zero-cross vp vp r1 vl v2 vli r1 r2 r2 figur block circuit diagram two pixel describ section bair koch process begin line photoreceptor space apart encod logarithm light intens voltag shown figur set voltag photoreceptor report correspond node two resist network via transconduct amplifi connect follow follow voltag bias vgi adjust off-chip independ set data conduct resist network network resistor implement mead 's satur resistor mead voltag bias vri vr2 allow independ off-chip adjust two network resist data conduct network resist valu determin space constant smooth filter network implement set voltag vi shown figur repres two filter version imag wide-rang transconduct amplifi mead produc current i proport differ vl v2 figur zero-cross detect threshold circuitri figur show final stage process detect zero-cross sequenc current i implement threshold slope zerocross current ii ii+l charg discharg input exclus gate output gate first input nand gate use implement threshold current proport magnitud differ ii i charg second input nand gate threshold current discharg input if charg current repres slope zero-cross greater threshold current set off-chip bias voltag v hruh this nand input charg logic otherwis this input discharg logic output nand gate zi indic presenc logic or absenc logic zero-cross slope greater ithruh final stage circuitri use multiplex sequenc bit correspond current ii i indic slope zero-cross an analog vlsi chip find edg zero-cross behavior test behavior chip place small len silicon wafer focus an imag onto array photoreceptor input light profil we use shown figur figur an oscilloscop trace show smooth voltag vi v2 figur correspond filter version imag differ two smooth voltag trace shown figur arrow indic locat two zero-cross chip report output report zero-cross accur local posit edg imag trace figur 5c cross zero locat zero-cross slope less adjust threshold mask circuitri shown figur this allow nois imperfect circuitri use filter weaker edg relev applic figur tj show respons two finger held one meter len swept across field view finger appear bright region darker background chip accur local four edg two per finger indic puls voltag trace as finger move quick back forth across field view imag zero-cross follow object perceiv delay measur respons time chip appear detect discontinu light intens vari 100j.lsec bright indoor illumin 10msec dark room time constant longer lower illumin due design logarithm photoreceptor mead chip proven reliabl robust edg detector use two system it provid data system design the hugh aircraft artifici intellig center track edg report veloc also we built hand-held batteri power devic display the locat edg bank led this devic accur detect edg mani differ environ rang dim lit room bright outdoor sunlight simul version we use comput simul rectangular network ideal linear resistor test the extens this techniqu two dimens result indic the zero-cross the differ two symmetr exponenti filter qualit similar the dog figur compar the zero-cross differ gaussian filter left differ resist network filter right the dog gaussian pixel subtract pixel the resist network filter characterist length sian subtract one characterist length weaker zero-cross mask output imag threshold the slope emphas comparison the stronger edg bair koch i figur chip respons light bar stimulus figur chip respons two move stimuli an analog vlsi chip find edg zero-cross figur zero cross the differ two gaussian left similar output a differ decay exponenti right conclus our analog vlsi chip show find the threshold zero cross the differ exponenti filter a robust techniqu for local intens edg real-tim the robust behavior the chip in system track edg determin veloc demonstr the use implement simpl algorithm in analog vlsi the advantag avoid larg general digit system for purpos acknowledg mani thank carver mead our laboratori partial support grant the offic of naval research the rockwel intern scienc center the hugh aircraft artifici intellig center wyeth bair support a nation scienc foundat graduat fellowship thank also steve deweerth john harri
----------------------------------------------------------------

title: 110-adaptive-neural-networks-using-mos-charge-storage.pdf

adapt neural network use mos charg storag d. b. schwartz r. e. howard w. e. hubbard t bell laboratori crawford corner rd holmdel n.j. abstract mos charg storag demonstr effect method store weight vlsi implement neural network model sever worker howev achiev full power vlsi implement adapt algorithm learn oper must built circuit fabric test circuit ideal purpos connect pair capacitor ccd like structur allow variabl size weight chang well weight decay oper cmos version achiev better bit dynam rang area chip base upon cell weight die capabl peak learn rate least weight chang per second adapt network much recent excit neural network model comput driven prospect new architectur fine grain parallel comput use analog vlsi adapt system espesci good target analog vlsi ada.pt process compens inaccuraci individu devic easili variabl signal howev silicon vlsi provid us ideal solut weight storag among properti ideal storag technolog analog vlsi adapt system minimum avail weight chang must small simplest adapt algorithm optim weight minim output error steepest descent search weight space iter improv algorithm steepest descent base heurist assumpt better weight found neighborhood good one heurist fail granular weight fine enough worst case resolut requir repres function grow exponenti dimens input space weight must abl repres posit negat valu chang must easili revers frequent weight may cycl adapt process converg million increment chang singl train session unreason weight easili follow chang learn must done chip now gte laboratori sylvan waltham mass dbs gte.com relay.cs.net 2for exampl see paper mann gilbert walker aker murray proceed schwartz howard hubbard parallel network exploit fullest mechan control weight chang simpl enough reproduc weight ideal chang determin easili comput combin inform local weight signal global entir system type local much properti algorithm hardwar necessari keep wire cost associ learn small weight decay wi aw use although essenti global decay weight use extend dynam rang rescal averag magnitud becom larg decay random chosen weight use control magnitud help gradient search escap local minima implement analog storag cell mos vlsi obvious choic non-volatil devic like float gate mnos transistor multipli dac convent digit storag dynam analog storag mos capacitor most non-volatil devic reli upon electron tunnel chang amount store charg typic requir larg amount circuitri control weight chang dac 's alreadi proven situat bit less resolut suffici higher resolut prohibit expens term area show disadvantag mos charg storag volatil outweigh resolut avail eas make weight chang represent posit negat weight obtain store weight wi differenti pair capacitor case differenti storag use obtain degre reject leakag guarante leakag reduc magnitud weight compar scheme weight defin respect fix level case weight decay chang sign constant common mode voltag also eas design constraint differenti input multipli use read weight eleg way manipul weight transfer charg one capacitor keep constant total charg system thus maxim dynam rang avail readout circuit weight chang small packet charg easili transfer one capacitor exploit charg inject phenomena care avoid design switch capacitor circuit sourc sampl error exampl storag cell simplest configur charg transfer system shown figur pair mos capacitor connect string narrow mos transistor long one transfer charg two minimum length one isol adapt neural network use mos charg storag ta tp tc ru il ul~v i ta tp ta tm i ru tcp ti tcm ta tm ulj i i figur simplest storag cell provis singl size increment decrement oper weight decay sophist cell facil weight decay suitabl manipul clock signal two charg transfer transistor use obtain differ size weight chang circuit initi turn access transistor ta charg capacitor conveni voltag typic vnn charg transfer transistor storag node sake discuss treat isol transistor ideal switch concentr charg transfer transistor assum n-channel devic increas weight see figur charg transfer transistor isol transistor attach posit storag node turn system reach electrostat equilibrium charg transfer transistor disconnect plus storag node turn tp connect minus storag node turn tm charg transfer transistor tc slowli turn mobil charg channel diffus minus node lower voltag detail analysi charg transfer mechan given elsewher purpos qualit understand circuit invers charg charg transfer transistor 's channel approxim qninv cox vg vte vt effect threshold voltag cox gate channel capacit charg transfer transistor effect threshold voltag given vto threshold voltag absenc bodi effect fermi level vs sourc substrat voltag usual bodi effect coeffici even schwartz howard hubbard rougher model obtain linear bodi effect term cell co.n tain gate oxid capacit effect parasit capacit i i within linear approxim chang voltag storag node capacit cstore transfer vn va vt exp -an cell cstore va initi voltag storag node due depend size transfer store voltag transfer direct revers increment size chang unless store voltag capacitor equal partial compens use complementari pair p-channel n-channel charg transfer transistor effect use string transmiss gate perform charg transfer weight decay oper introduc use complex string charg transfer transistor shown figur lb weight decay initi turn transistor middl string turn transistor two side charg transfer string equilibr respect storag node connect storag node tm tp turn two cha.rg transfer transistor tcp tcm allow exchang charg turn transistor ti separ when two equal charg packet obtain ti turn charg packet held tcp tcm inject back storag capacitor result chang store weight tl vdecay cceff ox correspond multipli weight constant desir besid allow weight decay complex charg string shown figur ib ca.n also use obtain differ size weight chang use differ clock sequenc experiment evalu test chip fabric cmos use t twin tub technolog evalu properti individu cell especi charg transfer mechan isol test structur consist five storag cell built one section chip storag cell differenti read two quadrant transconduct amplifi whose input-output characterist shown figur use bias current amplifi input amplifi use two quadrant multipli sinc mani neural network model call sigmoid nonlinear attempt made linear oper multipli output current five multipli sum singl output wire voltag ten capacitor adapt neural network use mob charg storag input voltag figur famili transfer characterist one transconduct multipli sever differ valu store weight differ branch curv separ ten larg charg transfer attempt made linear input/output characterist sinc mani neural network model call non-linear buffer voltag follow allow detail examin inner work cell after trade hold time resolut area decid upon long charg transfer transistor storag capacitor technolog base upon minimum channel width long channel gate sourc voltag channel transit time approxim ns charg transfer clock frequenc exceed 1omhz possibl without measur pump charg substrat wide access transistor long lead leakag rate individu capacitor store valu limit surfac leakag unpassiv test structur even uncap wafer leakag small enough allow test describ made without special provis environment control either temperatur humid mention earlier complex set charg transfer transistor need introduc weight decay also use obtain sever differ size charg transfer small weight chang use two long transistor sequenc coars one treat two long transistor isol transistor separ singl devic use small weight chang worst case resolut bit near result excel agreement predict equat schwartz howard hubbard q charg transfer figur voltag two storag capacitor when weight initi set satur use larg increment reduc back toward zero use weight decay granular curv experiment artifact digit voltmet 's resolut use effect capacit fit paramet figur use larg charg transfer quick increment weight maximum valu reduc back zero weight decay demonstr expect exponenti depend store voltag number weight decay even repeat cycl entir differenti voltag rang cell total amount charg cell remain constant frequenc except expect loss due leakag long term goal this work develop analog vlsi chip complet learn machin capabl modifi weight when provid input data feedback base output network howev studi learn algorithm state flux algorithm optim vlsi implement rather cast inappropri algorithm silicon design first chip use adapt system extern control allow us develop algorithm appropri medium understand properti network organ as rectangular matrix multipli voltag input current output input output pin packag chip sinc none analog input/output line chip multiplex larger complic network built cascad sever chip digit control chip look like static ram extra clock input drive charg transfer charg transfer clock signal adapt neural network use mos charg storag distribut global connect individu string charg transfer transistor pair cross bar switch control two bit static ram local cell use pair cross bar switch necessit facilt weight decay if simpler charg transfer string shown figur la use singl switch would need when both cell 's ram zero global charg transfer line connect charg transfer transistor global line connect individu string charg transfer transistor either normal revers depend upon ram cell contain one revers order signal charg transfer line weight chang also revers neglect depend size charg transfer upon store weight the ram 's repres weight chang vector ij compon f .wij onc weight chang vector written serial the ram 's the weight chang along vector made parallel manipul the charg transfer line this architectur also power way implement program network fix weight sinc an arbitrari matrix bit weight written the chip millisecond less if an effici decomposit the desir weight vector global charg transfer made view the speed the chip evalu the output network an overhead less percent refresh oper accept mani applic conclus we implement generic chip facilit studi adapt network build analog vlsi exploit the well known properti charg storag charg inject a novel way we achiev a high enough level complex weight bit analog depth interest in spite the limit a modest die size requir a multi-project fabric run if the cell optim repres fix weight network elimin weight decay bi-direct weight chang the densiti could easili increas by a factor two no loss in resolut onc a weight chang vector written to the ram cell charg transfer clock at a rate 2m chip correspond to a peak learn rate updates/second exceed the speed digit neurocomput base upon dsp chip by two order magnitud acknowledg a larg group peopl assist the author in take this work concept to silicon a we singl for mention the ida design tool use for the layout provid support by d. d. hill d. d. shugard at murray hill the process support by d. wroge r. ashton the first author wish to acknowledg help discuss h. p. graf s. macki g. taylor special thank to r. g. swartz schwartz howard hubbard
----------------------------------------------------------------

title: 1541-active-noise-canceling-using-analog-neuro-chip-with-on-chip-learning-capability.pdf

activ nois cancel use analog neurochip on-chip learn capabl jung-wook cho soo-young lee comput neural system laboratori depart electr engin korea advanc institut scienc technolog kusong-dong yusong-gu taejon korea syle ee.kaist.ac.kr abstract modular analogu neuro-chip set on-chip learn capabl develop activ nois cancel analogu neuro-chip set incorpor error backpropag learn rule practic applic allow pin-to-pin interconnect multi-chip board develop neuro-board demonstr activ nois cancel without digit signal processor multi-path fade acoust channel random nois nonlinear distort loud speaker compens adapt learn circuit neuro-chip experiment result report cancel car nois real time introduct analog digit implement neural network report digit neuro-chip design fabric help well-establish cad tool digit vlsi fabric technolog although analogu neurochip potenti advantag integr densiti speed digit chip suffer non-id characterist fabric chip offset nonlinear fabric chip flexibl enough use mani differ applic also much care design requir fabric chip characterist fair depend upon fabric process implement analog neuro-chip exist two differ approach without on-chip learn capabl current major analog neuro-chip learn capabl mani practic applic requir on-lin adapt continu chang environ must onlin adapt learn capabl therefor neuro-chip on-chip learn capabl essenti practic applic modular architectur also activ nois cancel analog on-chip learn neuro-chip advantag provid flexibl implement mani larg complex system chip although mani applic studi analog neuro-chip import find proper problem analog neuro-chip may potenti advantag popular dsps believ applic analog input/output signal high comput requir good problem exampl activ nois control adapt equal good applic analog neuro-chip paper we report demonstr activ nois cancel may mani applic real world modular analog neuro-chip set develop on-chip learn capabl neuro-board fabric multipl chip pc interfac input output measur unlik previous implement adapt equal binari output both input output valu analogu nois cancel xl figur block diagram synaps cell figur block diagram neuron cell analog neuro-chip on-chip learn we develop analog neuro-chip error backpropag learn capabl modular architectur develop analog neuro-chip set consist synaps chip neuron basic cell synaps chip shown figur synaps cell receiv two input pre-synapt neural activ error correct term generat two output feed-forward signal wx back-propag error also updat store weight amount therefor synaps cell consist three multipli circuit one analogu storag synapt weight figur show basic cell neuron chip collect signal synaps previous layer distribut synaps follow layer each neuron bodi receiv two input post-synapt neural activ back-propag error follow layer generat two output sigmoid-squash neural activ new backpropag error multipli bell-shap sigmoid-deriv backpropag error may input synaps cell previous layer provid easi connect chip two input synaps cell repres voltag two output current simpl current summat hand input output neuron cell repres current voltag respect simpl pin-to-pin connect chip one packag pin maintain each input output chip time cho lee multiplex introduc no control requir multi-chip multilay system howev make number packag pin main limit factor number synaps neuron cell develop chip set although mani simplifi multipli report high-dens integr perform limit linear resolut speed on-chip learn desir high precis faith implement 4-quadranr gilbert multipli use especi multipli weight updat synaps cell requir high precis synapt weight store capacitor mas switch use allow current flow multipli capacitor short time interv weight adapt applic like activ nois control telecommun tap analog delay line also design integr synaps chip reduc offset accumul parallel analog delay line adopt same offset voltag introduc oper amplifi node diffus capacitor pf use storag tap analog delay line synaps chip synaps cell integr array analog delay line input may appli either analog delay line extern pin parallel select capacitor cell refresh decod place column row actual size synaps cell size synaps chip chip fabric single-poli cmos process hand neuron chip simpl structur consist neuron cell without addit circuit sigmoid circuit neuron cell use differenti pair slope amplitud control voltage-control resistor sigmoid-deriv circuit also use differenti pair min-select circuit size neuron cell synaps chip pc neuron pc chip target i i i dsp i output i input ann board figur block diagram analog neuro-board gdab tv.c aric d1 16bitll do 48bitll activ nois cancel analog on-chip learn neuro-chip use chip set analog neuro-system construct figur show brief block diagram analog neuro-system analogu neuro-board interfac host comput gdab general data acquisit board gdab board special design data interfac analogu neuro-chip neuro-board synaps chip neuron chip 2-layer perceptron architectur test develop purpos dsp adc dac instal on neuro-board to refresh adjust weight forward propag time the layer perceptron measur f..lsec therefor the comput speed the neuro-board mcps mega connect per second for recal mcup mega connect updat per second for error backpropag learn to achiev speed with dsp mip requir for recal least mip for error-back propag learn channel error signal nois sourc adapt filter multilay perceptron figur structur feedforward activ nois cancel activ nois cancel use neuro-chip basic architectur the feed forward activ nois cancel shown in figur an area near the microphon call quiet zone actual mean nois small in area nois propag sourc to the quiet zone dispers medium characterist model finit impuls respons fir filter with addit random nois an activ nois cancel generat electr signal for a loud speaker creat acoust signal to cancel the nois the quiet zone in general the electric-to-acoust signal transfer characterist the loud speaker nonlinear the overal activ nois cancel anc system also becom nonlinear therefor multilay perceptron a potenti advantag popular transvers adapt filter base on linear-mean.-squar lms error minim experi conduct for car nois cancel the
----------------------------------------------------------------

title: 1912-smart-vision-chip-fabricated-using-three-dimensional-integration-technology.pdf

smart vision chip fabric use three dimension integr technolog h.kurino m.nakagawa k.w lee t.nakamura y.yamada k.t.park m.koyanagi dept machin intellig system engin tohoku univers aza-aramaki aoba-ku sendai japan kurino sd.mech.tohoku.ac.jp abstract smart vision chip larg potenti applic general purpos high speed imag process system order fabric smart vision chip includ photo detector compact propos applic three dimension lsi technolog smart vision chip three dimension technolog great potenti realiz new neuromorph system inspir biolog function also biolog structur paper describ three dimension lsi technolog neuromorph circuit design smart vision chip introduct recent demand fast imag process system real time oper capabl signific increas convent imag process system base system level integr camera digit processor potenti applic general purpos consum electron product simpli due cost size complex system therefor smart vision chip inevit compon futur intellig system smart vision chip 2d imag simultan process parallel therefor high speed imag process realiz pixel includ photo-detector order receiv light signal much possibl photo-detector occupi larg proport pixel area howev successi process circuit must becom larger pixel realiz high level imag process it difficult achiev smart vision chip use convent two dimension lsi technolog smart vision chip low fill-factor low resolut this problem overcom three dimension integr technolog employ smart vision chip this paper propos smart vision chip fabric three dimension integr technolog we also discuss key technolog realiz three dimension integr preliminari test result three dimension imag sensor chip three dimension integr vision chip figur show cross-sect structur three dimension integr vision chip sever circuit layer differ function stack one chip 3d lsi exampl first layer consist photo detector array act like photo recept cell retina second layer horizontal/bipolar cell circuit third layer ganglion cell circuit each circuit layer stack electr connect vertic use buri interconnect micro bump use three dimension integr technolog photo detector form high fill-factor high resolut sever success process circuit larg area form lower layer underneath photo detector layer everi photo detector direct connect success process circuit ie horizont bipolar cell circuit in parallel via vertic interconnect signal in everi pixel simultan transfer in vertic direct process in parallel in each layer therefor high perform real time vision chip realiz we consid 3d lsi suitabl for realiz neuromorph lsi three dimension structur quit similar structur retina cortex three dimension technolog realiz new neuromorph system inspir biolog function also biolog structur glass wafer photoreceptor layer horizont bipolar cell layer ganglion cell layer fig.1 cross-sect structur three dimension vision chip figur show neuromorph analog circuit implement 3d lsi circuit divid three circuit layer photodiod photocircuit design first layer horizontal/bipolar cell circuit ganglion cell circuit layer fabric if.t i i i i i i i th ird lou i fig.2 circuit diagram three dimension vision chip photodiod third layer fig.3 layout three dimension vision chip differ si wafer stack 3d lsi light signal convert electr analog signal by photodiod photocircuit first layer electr signal transfer the first layer the second layer the vertic interconnect the oper amplifi resistor network the
----------------------------------------------------------------

title: 29-basins-of-attraction-for-electronic-neural-networks.pdf

basin attract electron neural network c. m. marcus r. m. westervelt divis appli scienc depart physic harvard univers cambridg ma abstract studi basin attract fix point oscillatori attractor electron analog neural network basin measur circuitri period open network feedback loop load raster-scan initi condit examin result attractor plot basin fix point memori show overload associ memori network lead irregular basin shape network also includ analog time delay circuitri shown delay symmetr network introduc basin oscillatori attractor condit lead oscil relat presenc frustrat reduc frustrat dilut connect stabil delay network introduct dynam system form interconnect network nonlinear neuron-lik element perform use parallel comput recent progress control dynam focuss algorithm encod locat fix point stabil flow fix point equal import aspect dynam structur basin attract describ locat point initi condit space flow particular attractor use associ memori initi state lead reliabl closest memori requir suggest well-behav basin attract even surround attractor smooth regular shape one dimension basin map plot pull probabl ham distanc attract reveal shape basin high dimension space initi state recent numer studi hopfield network discret time two-stat neuron show rough irregular basin shape two dimension ham space suggest high dimension basin complic structur known basin shape chang size network connect rule investig basin attract network continu state dynam build electron neural network eight variabl gain sigmoid neuron three level interconnect matrix also built circuitri map basin attract two dimension slice initi state space fig network basin measur describ section american institut physic section show network oper well associ memori retriev four memori eight fix point without develop spurious attractor storag three memori basin shape becom irregular section consid effect time delay real network compon switch infinit fast propag signal instantan delay intrins part hardwar implement neural network includ control ccd charg coupl devic analog time delay neuron investig time delay affect dynam neural network find network symmetr interconnect matric guarante converg fix point delay show collect sustain oscil time delay present discov configur maxim unstabl oscil look configur appear network abl show dilut interconnect matrix one reduc elimin oscil neural network time delay network basin measur block diagram network basin measur circuit shown digit compar oscil detector desir memori sigmoid amplifi block diagram network basin measur system fi~.l main feedback loop consist non-linear amplifi neuron see capacit input resistor matrix allow interconnect strength basin measur input capacit nf give time constant ms charg coupl devic ccd analog time del ay built neuron provid adjust delay per neuron rang ms invert output fig.2 electron neuron non-linear gain provid feedback diod inset nonlinear behavior sever differ valu gain analog switch allow feedback path period disconnect neuron input charg initi voltag network reconnect settl attractor associ set initi condit two initi voltag raster scan time scale long compar load/run switch time function generat also connect axe storag scope beam scope activ network settl de sire tractor produc imag basin attractor twodimension slice initi condit space attractor interest one fix point oscillatori attractor simpl exampl techniqu case three neuron symmetr non-invert connect shown state space g gbasin fort basin 1v circuit 1v basin fig.3 attract three neuron symmetr non-invert coupl slice plane initi voltag neuron two fix point neuron satur posit negat data photograph scope screen basin fix point associ memori two dimension slice eight dimension initi condit space full network reveal import qualit featur high dimension basin show typic slice network program three memori accord clip hebb rule1 n-compon memori vector l 's number memori memori chosen orthogon memori i iv iv fi~ slice initi condit space show basin attract five six fix point three memori eight-neuron hopfield net learn rule clip hebb neuron gain becaus hebb rule make stabl attractor three-memori network six fix point attractor basin five attractor visibl produc differ raster pattern make distinct sever characterist featur note initi condit lead one memori invers spurious attractor seen three four memori interest light well document emerg spurious attractor min larger network discret time basin smooth continu edg shape basin seen slice irregular ideal slice attractor corner rectangular basin one basin quadrant slice locat line divid quadrant determin initi condit neuron unseen dimens three memori actual basin resembl ideal form time delay frustrat sustain oscil argument defin condit guarante converg fix point base exampl construct liapunov function general assum instantan communic element network hardwar implement assumpt break due finit switch speed amplifi charg time long interconnect line ratio delay/rc import stabil keep ratio small limit fast neural network chip design run time delay also relev biolog neural net propag respons time compar ls particular interest section time delay lead sustain oscil network known stabl delay therefor restrict attent network symmetr interconnect matric tlj tjl obvious ingredi produc oscil delay network feedback state anoth way graph repres connect network must contain loop simplest oscillatori structur made delay element ring oscil fig.sa though symmetr configur ring oscil illustr import point ring oscil negat feedback dc product of'interconnect around loop negat posit feedback dc loop product connect lead satur observ various symmetr configur fig.sb delayed-neuron network find negat product connect around loop also necessari condit sustain oscil symmetr circuit import differ ring fig.sa symmetr loop fig.sb period oscil ring total accumul delay around ring larger ring longer period contrast symmetr configur oscillatori attractor period oscil rough twice delay regardless size configur valu delay indic symmetr configur import feedback path local around loop i illat negat feedback bjmmetric fi~~~trat lime delay neuron non-invert connect invert connect fir r ring oscil need negat feedback dc oscil symmetr connect triangl configur frustrat defin text oscillatori fix point attractor neuron delay otl configur loop connect product import theori spin glass configur call frustrat frustrat magnet spin system give measur serious bond disord disord remov chang variabl lead spin glass state recent result base similar spin glass symmetr neural network shown storag capac limit understood term bond disord restat observ find stabl oscillatori mode symmetr network delay frustrat similar result sign-symmetr network tlj tjl delay describ hirsch set basin measur system fig.l plot basin attract oscillatori mode fig.6 show slice oscillatori basin frustrat triangl delay neuron i i i i i fig.6 basin oscillatori attractor cross-hatch region frustrat triangl delay-neuron connect symmetr invert frustrat configur two non-invert one invert symmetr similar delay inset show trajectori fix point oscillatori mode two close-li initi condit delay basin size increas fulli connect feedback associ network one memori contain frustrat memori ad amount frustrat increas memori retriev disappear point memori satur reach delay could caus oscillatori basin open order design possibl one must understand frustrat delay global stabil relat first step determin stabil delay network consid small configur prone oscil see danger configur show network describ need consid frustrat configur frustrat configur neuron spars connect loop dens connect neuron connect other form call graph theori cliqu repres network invert non-invert connect sign graph edg carri defin frustrat cliqu fulli connect set vertic vertic edg set three vertic cliqu form frustrat triangl some exampl frustrat loop cliqu shown fig notic neuron connect invert symmetr connect configur use winner-take-al circuit frustrat cliqu fiq.7 exampl frustrat loop frustrat cliqu graph represent vertic invert non-invert black dot neuron symmetr connect symmetr connect frustrat delay undirect edg symmetr cliqu connect fulli connect loop triangl frustrat we find delay neuron connect frustrat loop longer three neuron show sustain oscil valu delay test delay contrast delay neuron connect frustrat cliqu configur we find basin attract sustain oscil well fix point attractor larger frustrat cliqu easili it oscil follow way given valu delay/rc size oscillatori basin increas size frustrat cliqu fig critic valu delay volum oscillatori basin goe zero decreas increas critic delay alreadi less rc fig.8 size basin oscillatori mode increas size frustrat cliqu delay per neuron pictur slice space initi voltag neuron initi voltag near zero ig co fig.9 critic valu delay oscillatori mode vanish measur reduc delay system leav oscillatori attractor delay plot unit characterist time rioc rio lj rij indic critic delay decreas faster size frustrat cliqu have identifi frustrat cliqu maxim unstabl configur time delay neuron we ask mani cliqu given size we expect find larg network set vertic neuron fulli connect edg two type form differ cliqu frustrat cliqu fig show case r.iii graph size frustrat cliqu fulli connect everi triangl frustrat solid line posit edg dash line negat edg random connect network this result combin result random graph th eori give expect number frustrat cliqu size network size en r binomi coeffici defin concentr frustrat cliqu connect network defin probabl two neuron connect special case edg noninvert invert connect equal probabl we also general this result case show dramat reduct concentr frustrat configur dilut random network general case we find negat connect affect concentr frustrat cliqu strong posit connect expect frustrat requir negat posit see fig concentr frustrat cliqu size unbias random network concentr decreas rapid network dilut especi larg cliqu note log scale connect interconnect network specifi learn rule rather random expect number configur differ result we compar number frustrat triangl larg three-valu hebb interconnect matric expect number random matrix size connect hebb matrix construct accord rule tij zk la=l ia tii zk x number memori zkis threshold function cutoff random string l 's matrix construct rough unbias equal number posit negat connect connect show ratio frustrat triangl dilut hebb matrix expect number random graph connect differ number memori store hebb matrix all valu connect hebb matrix fewer frustrat triangl random matrix ratio decreas dilut matrix store fewer memori curv seem depend size matrix n. this result suggest dilut hebb matrix break frustrat even effici dilut random matrix cd ratio ratio ratio ratio ratio mas5 connect number frustrat triangl hebb rule matrix divid expect number in random equal sign graph connect differ set point differ number random memori in the line hebb matrix guid the eye the sensit depend frustrat connect suggest oscillatori mode in larg neural network delay elimin dilut the interconnect matrix as exampl consid unbias random network delay frustrat cliqu size larger oscillatori basin this valu delay frustrat in smaller configur in the network lead sustain oscil in the network dilut the connect reduc the concentr frustrat cliqu factor factor the reduct would even greater a clip hebb matrix result from spin glass theori suggest dilut a clip hebb matrix actual improv the storag capac for moder dilut a maximum in the capac a connect the extent this treatment appli analog continuous-tim network we expect dilut connect oscillatori mode kill memori capac compromis we confirm the stabil effect dilut in our network for a fulli connect eight neuron network program three orthogon memori accord eq.l ad a delay open larg basin for sustain oscil random dilut the interconnect we abl close the oscillatori basin recov a use associ memori summari we investig the structur fix point oscillatori basin attract in electron network eight non-linear amplifi control time delay a three valu interconnect matrix for fix point attractor we find the network perform well as an associ memori spurious attractor seen for four store memori but for three memori the shape the basin attract becam irregular a network stabl delay basin for oscillatori at tractor time delay present for symmetr network time delay we observ sustain oscil when frustrat frustrat cliqu fulli connect configur all triangl frustrat loop prone to oscil and the larger the frustrat cliqu the easili it oscil the number of the se danger configur in a larg network great reduc dilut the connect we demonstr a network with a larg basin for an oscillatori attractor stabil by dilut acknowledg we thank k.l.babcock s.w.teitsworth s.strogatz and p.horowitz for use discuss one of us acknowledg support as an at t bell laboratori scholar this work support by jsep contract
----------------------------------------------------------------

title: 22-new-hardware-for-massive-neural-networks.pdf

new hardwar massiv neural network d. d. coon a. g. u. perera appli technolog laboratori univers pittsburgh pittsburgh pa abstract transient phenomena associ forward bias silicon structur show remark similar biolog neuron devic play role similar two-termin switch element hodgkin-huxley equival circuit diagram devic provid simpler realist neuron emul transistor op-amp low power current requir they could use massiv neural network observ properti simpl circuit contain devic includ action potenti refractori period threshold behavior excit inhibit summat synapt input synapt weight tempor integr memori network connect modif base experi pacemak activ fire threshold coupl sensor grade signal output depend fire rate input current transfer function simpl artifici neuron spiketrain input spiketrain output measur correl input coupl introduct discuss simul neuron phenomena electron process silicon point view hardwar new approach electron process inform parallel mean inform process intellig organ develop hardwar basi pursu exploratori work circuit exhibit some basic featur biolog neural network show basic circuit use obtain spiketrain output distinguish featur hardwar basi spontan generat action potenti devic physic featur jljll figur spontan neuronlik spiketrain generat circuit spike near equal amplitud inform contain frequenc tempor pattern spiketrain generat american institut physic two-termin switch element use transistor base circuitri avoid transistor electr characterist similar neuron characterist use devic fundament non-neuronlik charact increas complex artifici neural network complex would import drawback massiv neural network neural network natur achiev remark perform massiv size addit transistor three termin wherea switch element hodgkin-huxley equival circuit two termin motiv part hodgkin-huxley equival circuit diagram employ two-termin devic execut transient switch low conduct high conduct state see call devic inject mode devic imd off-stat typic current devic on-stat typic current henc devic extrem good switch ratio real neuron current devic function voltag time voltag devic requir cryogen cool result advantag low quiescent power drain nanowatt/cm2 chip area low leakag current mention addit high uniqu abil neural network describ oper cryogen environ import advantag infrar imag process focal plane discuss vision system begin process focal plane mani benefit gain vision system approach ir imag process i i i vd ir ss uls output figur switch element hodgkin-huxley equival circuit figur singl stage convers infrar intens spiketrain frequenc neuron-lik semiconductor devic no pre-amplifi necessari code grade input signal photocurr action potenti spike train millimet scale devic experiment demonstrated3 current ila picoamper code nois refer input femtoamper code much smaller current level possibl smaller devic figur clear show threshold behavior imd devic studi date transit action potenti output grade signal output observ input current order picoamper current amper figur code nir-vismle-uv intens fire frequenc spiketrain experiment determin fire rate input current one devic note dynam rang ubi e2 figur mustrat threshold fire devic respons input step function fls div transit remark well describ von neumann 's discuss mix charact neural element relat concept sublimin stimul level low produc stereotyp all-or-noth respons neural network model frequent adopt viewpoint ignor interest mix charact von neumann viewpoint link mix charact concept nonlinear dynam way appar recent neural network model literatur scale imd size result even lower current requir all-or-noth respons devic physic recent neuronlik action potenti transient imd subject consider research3 simpl circuit imd give rise spontan neuronlik spiketrain output puls imd polar sens low conduct state substanti voltag occur across even though forward bias low conduct attribut small interfaci work function due band offset interfac low temperatur inhibit thermion inject electron hole n-region layer layer impur band puls caus switch depolar state low diod potenti drop larg inject current believ trigger slow buildup small thermion inject current layer n-region inject current caus impact ionize n-region donor impur result increas posit space charg enhanc inject current point imd abrupt switch low conduct state larg inject current switch time typic loon charg load capacit cl cut larg inject current reset diod low conduct state load capacitor cl discharg rl cl discharg time constant rlcl voltag across imd low therefor bias voltag would rais substanti caus fire thus rlcl analog refractori period neuron output puls imd general amplitud rate puls vari wide rang depend bias voltag presenc electromagnet radiat detector array transient sens motion sens track parallel output figur lllustrat laminar architectur show stack wafer 3-dimens laminar neural network real time parallel asynchron process devic describ could form hardwar basi parallel asynchron processor much way transistor form basi digit comput devic could use construct network could perform real time signal process puls propag silicon chip parallel firethrough see oppos later planar propag convent integr circuit propos 1s this would permit use laminar stack wafer architectur see architectur would elimin serial process limit standard processor util multiplex charg transfer addit advantag term elimin pre-amplifi reduct power consumpt approach would util low power low nois devic lo describ perform input signal-to-frequ convers everi process channel power consumpt brain scale system low power low current requir togeth electron simplic lower parts-count compar transistor op-amp approach input siwaf siwaf siwaf.r siwaf.r figur schemat illustr signal flow pattern real time parallel asynchron processor consist stack silicon wafer wafer i i i i i i i i i i i i i 1sisiwaf.r output natur emul neuron featur mean approach describ would especi advantag larg neural network system compar supercomput power dissip system complex import consider power consumpt larg scale analog digit system alway major concern exampl power consumpt cray order kilowatt devic describ power consumpt low devic observ quiescent power drain cm puls power consumpt nj/pulse/cm estim system activ element compar number neuron brain fire averag puls rate khz correspond high neuron fire rate would consum watt quiescent power drain this system would milliwatt thus power requir such artifici neural network size scale puls generat element human brain rang activ zero maximum conceiv sustain activ neuron brain would milliwatt watt micron technolog comparison note von neumann 's estim power dissip brain order watt fabric element artifici neural network would requir process four inch wafer network connect network coupl mani imd's3 shown vj voltag across diod input capacit cj i-th network node rj repres leakag resist parallel cil ij repres extern current input i-th diod label differ network node tij incopor coupl network element equat form equat occur hopfield modei 2o neural network sejnowski also discuss similar equat connect skeleton filter output input transmiss line figur main featur typic neuron kandel schwartz our artifici neuron show summat synapt input fan-out brain nonlinear threshold behavior imd enter neural network model rang input capacit possibl this rang capacit relat rang possibl synapt weight circuit accomplish puls height discrimin puls contribut charg store central node capacit c. charg ad dure input puls linear relat input capacit except extrem limit rang input capacit for particular experi j-lf j-lf differ factor effect various input capacit valu synapt weight input-output fire rate shown also show mani capacit inputs/output to/from singl imd fan-in fan-out for puls arriv differ input time effect puls addit time within input sum store charg lifetim summat mani input import featur neural inform process excit inhibit memori both excitatori inhibitori input circuit shown input puls caus accumul charg excitatori circuit deplet charg inhibitori circuit charg associ input spiketrain integrated/stor c. tempor integr charg deplet fire imd thus storag time relat fire rate after input spiketrain rais potenti across valu fire threshold result imd i figur output puls rate input puls rate for differ input capacit valu ci valu vl cl input puls rate hz i np outp ut figur circuit incorpor rectifi synapt input excitatori input inhibitori input inp r'l output spiketrain code input inform output fire rate linear relat input fire rate time synapt coupl strength linear relat ci see input ceas potenti across relax back valu fire threshold when fire imd high imped there neglig leakag charg remain near threshold voltag for long time new input signal quick take imd fire threshold see observ store charg lifetim day longer time may acheiv lifetim charg store reduc ad resist parallel c. discuss integr we see long term storag charg equival long term memori memori read see new input puls spiketrain produc prompt output puls spiketrain read signal input channel differ the channel result the charg storag either case memori would produc chang the pattern connect if the circuit imbed neural network chang pattern connect similar hebb 's ruie considerations26 memori associ increas the strength weight synapt coupl frequent qj figur fire rate the bias voltag the region the fire neglig associ memori the state the memori associ the proxim the fire threshold input potenti the increas synapt weight model increas conduct wherea the circuit fig lo memori achiev integr charg storag note for particular circuit the memori eras although volatil short term memori easili construct ad resistor parallel c. thus continu rang memori lifetim achiev parallel asynchron chip-to-chip transmiss for mani imd 's the output puls height for circuit like in volt thus output from the first stage later stage the network could easili transmit part overal system two-dimension array devic on differ chip could coupl indium bump bond form the laminar architectur describ planar technolog could use for local later interconnect in the processor see in addit transmiss electr puls optic transmiss possibl the puls direct drive led emerg gaas-on-si technolog interest mean fabric two dimension emitt array optic transmiss necessari might use for process imag data transfer for coupl optic processor provid optic interconnect chip bear array diod note optic interconnect chip the circuit employ here would intern receiv the p-i-n diod employ in the present work would well suit the receiv role interest possibl would entail the use optic interconnect chip achiev local later interact this would accomplish optic emitt in array broadcast local multipl receiv rather singl receiv similar receiv would reeeptiv field extend multipl transmitt it also possibl optic element could place in the gap between parallel transmitt receiv plane structur control alter pattern interconnect this would altern a planar technolog approach later interconnect it the optic element activ the system would constitut a hybrid optical/electron processor wherea if passiv optic element employ we would regard the system an optoelectron processor in either case we pictur the process function tempor integr spatial summat input code puls generat as resid on-chip acknowledg the work support in part u.s. doe contract nsf grant
----------------------------------------------------------------

