{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671381095962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671381095978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 19:31:35 2022 " "Processing started: Sun Dec 18 19:31:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671381095978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671381095978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671381095978 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1671381096428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_a CHAR_A boot_hex_parser.sv(44) " "Verilog HDL Declaration information at boot_hex_parser.sv(44): object \"CHAR_a\" differs only in case from object \"CHAR_A\" in the same scope" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671381108252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHAR_f CHAR_F boot_hex_parser.sv(45) " "Verilog HDL Declaration information at boot_hex_parser.sv(45): object \"CHAR_f\" differs only in case from object \"CHAR_F\" in the same scope" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671381108252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.sv 11 11 " "Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 yrv_csr " "Found entity 1: yrv_csr" {  } { { "../../design/yrv_csr.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_csr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671381108310 ""} { "Info" "ISGN_ENTITY_NAME" "2 yrv_int " "Found entity 2: yrv_int" {  } { { "../../design/yrv_int.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671381108310 ""} { "Info" "ISGN_ENTITY_NAME" "3 yrv_cpu " "Found entity 3: yrv_cpu" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671381108310 ""} { "Info" "ISGN_ENTITY_NAME" "4 yrv_top " "Found entity 4: yrv_top" {  } { { "../../design/yrv_top.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671381108310 ""} { "Info" "ISGN_ENTITY_NAME" "5 serial_rx " "Found entity 5: serial_rx" {  } { { "../../design/serial_rx.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/serial_rx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671381108310 ""} { "Info" "ISGN_ENTITY_NAME" "6 serial_tx " "Found entity 6: serial_tx" {  } { { "../../design/serial_tx.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/serial_tx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671381108310 ""} { "Info" "ISGN_ENTITY_NAME" "7 serial_top " "Found entity 7: serial_top" {  } { { "../../design/serial_top.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/serial_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671381108310 ""} { "Info" "ISGN_ENTITY_NAME" "8 boot_hex_parser " "Found entity 8: boot_hex_parser" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671381108310 ""} { "Info" "ISGN_ENTITY_NAME" "9 boot_uart_receiver " "Found entity 9: boot_uart_receiver" {  } { { "../../design/boot_uart_receiver.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671381108310 ""} { "Info" "ISGN_ENTITY_NAME" "10 yrv_mcu " "Found entity 10: yrv_mcu" {  } { { "../../design/yrv_mcu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671381108310 ""} { "Info" "ISGN_ENTITY_NAME" "11 top " "Found entity 11: top" {  } { { "top.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_lite/top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671381108310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1671381108310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671381108341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_mcu yrv_mcu:i_yrv_mcu " "Elaborating entity \"yrv_mcu\" for hierarchy \"yrv_mcu:i_yrv_mcu\"" {  } { { "top.sv" "i_yrv_mcu" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_lite/top.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671381108419 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "boot_valid_reg yrv_mcu.v(223) " "Verilog HDL or VHDL warning at yrv_mcu.v(223): object \"boot_valid_reg\" assigned a value but never read" {  } { { "../../design/yrv_mcu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671381108450 "|top|yrv_mcu:i_yrv_mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extra_debug_data yrv_mcu.v(90) " "Output port \"extra_debug_data\" at yrv_mcu.v(90) has no driver" {  } { { "../../design/yrv_mcu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671381110579 "|top|yrv_mcu:i_yrv_mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_lock yrv_mcu.v(83) " "Output port \"mem_lock\" at yrv_mcu.v(83) has no driver" {  } { { "../../design/yrv_mcu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1671381110579 "|top|yrv_mcu:i_yrv_mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_top yrv_mcu:i_yrv_mcu\|yrv_top:YRV " "Elaborating entity \"yrv_top\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\"" {  } { { "../../design/yrv_mcu.v" "YRV" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671381125802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_cpu yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU " "Elaborating entity \"yrv_cpu\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_cpu:CPU\"" {  } { { "../../design/yrv_top.v" "CPU" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671381125834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ldpc_2_reg yrv_cpu.v(208) " "Verilog HDL or VHDL warning at yrv_cpu.v(208): object \"ldpc_2_reg\" assigned a value but never read" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671381125849 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 yrv_cpu.v(1357) " "Verilog HDL assignment warning at yrv_cpu.v(1357): truncated value with size 63 to match size of target (32)" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671381125896 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1352) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1352): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1352 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671381125896 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1353) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1353): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1353 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671381125896 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1354) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1354): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1354 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671381125896 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1355) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1355): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1355 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671381125896 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1356) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1356): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1356 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671381125896 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1357) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1357): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1357 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671381125896 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "yrv_cpu.v(1358) " "Verilog HDL Casex/Casez warning at yrv_cpu.v(1358): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1358 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1671381125896 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_PARALLEL_CASE_DIRECTIVE_EFFECTIVE" "yrv_cpu.v(1349) " "Verilog HDL Case Statement warning at yrv_cpu.v(1349): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../design/yrv_cpu.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_cpu.v" 1349 0 0 } }  } 0 10209 "Verilog HDL Case Statement warning at %1!s!: honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1671381125896 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_csr yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_csr:CSR " "Elaborating entity \"yrv_csr\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_csr:CSR\"" {  } { { "../../design/yrv_top.v" "CSR" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671381126217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ccount_en yrv_csr.v(69) " "Verilog HDL or VHDL warning at yrv_csr.v(69): object \"ccount_en\" assigned a value but never read" {  } { { "../../design/yrv_csr.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_csr.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671381126233 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icount_en yrv_csr.v(71) " "Verilog HDL or VHDL warning at yrv_csr.v(71): object \"icount_en\" assigned a value but never read" {  } { { "../../design/yrv_csr.v" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_csr.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671381126233 "|top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yrv_int yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_int:INT " "Elaborating entity \"yrv_int\" for hierarchy \"yrv_mcu:i_yrv_mcu\|yrv_top:YRV\|yrv_int:INT\"" {  } { { "../../design/yrv_top.v" "INT" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_top.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671381126264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_uart_receiver yrv_mcu:i_yrv_mcu\|boot_uart_receiver:BOOT_UART_RECEIVER " "Elaborating entity \"boot_uart_receiver\" for hierarchy \"yrv_mcu:i_yrv_mcu\|boot_uart_receiver:BOOT_UART_RECEIVER\"" {  } { { "../../design/yrv_mcu.v" "BOOT_UART_RECEIVER" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671381126280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boot_uart_receiver.sv(61) " "Verilog HDL assignment warning at boot_uart_receiver.sv(61): truncated value with size 32 to match size of target (10)" {  } { { "../../design/boot_uart_receiver.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671381126295 "|top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boot_uart_receiver.sv(111) " "Verilog HDL assignment warning at boot_uart_receiver.sv(111): truncated value with size 32 to match size of target (10)" {  } { { "../../design/boot_uart_receiver.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671381126295 "|top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boot_uart_receiver.sv(121) " "Verilog HDL assignment warning at boot_uart_receiver.sv(121): truncated value with size 32 to match size of target (10)" {  } { { "../../design/boot_uart_receiver.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_uart_receiver.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671381126295 "|top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boot_hex_parser yrv_mcu:i_yrv_mcu\|boot_hex_parser:BOOT_HEX_PARSER " "Elaborating entity \"boot_hex_parser\" for hierarchy \"yrv_mcu:i_yrv_mcu\|boot_hex_parser:BOOT_HEX_PARSER\"" {  } { { "../../design/yrv_mcu.v" "BOOT_HEX_PARSER" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671381126311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 boot_hex_parser.sv(32) " "Verilog HDL assignment warning at boot_hex_parser.sv(32): truncated value with size 32 to match size of target (26)" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671381126311 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 boot_hex_parser.sv(61) " "Verilog HDL assignment warning at boot_hex_parser.sv(61): truncated value with size 8 to match size of target (4)" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671381126311 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 boot_hex_parser.sv(68) " "Verilog HDL assignment warning at boot_hex_parser.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671381126311 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 boot_hex_parser.sv(70) " "Verilog HDL assignment warning at boot_hex_parser.sv(70): truncated value with size 32 to match size of target (4)" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671381126311 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 boot_hex_parser.sv(127) " "Verilog HDL assignment warning at boot_hex_parser.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "../../design/boot_hex_parser.sv" "" { Text "E:/quartus/ANN/yrv-plus/Plus/design/boot_hex_parser.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671381126311 "|top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_top yrv_mcu:i_yrv_mcu\|serial_top:SERIAL " "Elaborating entity \"serial_top\" for hierarchy \"yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\"" {  } { { "../../design/yrv_mcu.v" "SERIAL" { Text "E:/quartus/ANN/yrv-plus/Plus/design/yrv_mcu.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671381126326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_rx yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_rx:RXCV " "Elaborating entity \"serial_rx\" for hierarchy \"yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_rx:RXCV\"" {  } { { "../../design/serial_top.v" "RXCV" { Text "E:/quartus/ANN/yrv-plus/Plus/design/serial_top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671381126342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_tx yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_tx:XMIT " "Elaborating entity \"serial_tx\" for hierarchy \"yrv_mcu:i_yrv_mcu\|serial_top:SERIAL\|serial_tx:XMIT\"" {  } { { "../../design/serial_top.v" "XMIT" { Text "E:/quartus/ANN/yrv-plus/Plus/design/serial_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671381126358 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "gen\[0\].i_digit display_static_digit " "Node instance \"gen\[0\].i_digit\" instantiates undefined entity \"display_static_digit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.sv" "gen\[0\].i_digit" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_lite/top.sv" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671381126436 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "gen\[1\].i_digit display_static_digit " "Node instance \"gen\[1\].i_digit\" instantiates undefined entity \"display_static_digit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.sv" "gen\[1\].i_digit" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_lite/top.sv" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671381126436 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "gen\[2\].i_digit display_static_digit " "Node instance \"gen\[2\].i_digit\" instantiates undefined entity \"display_static_digit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.sv" "gen\[2\].i_digit" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_lite/top.sv" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671381126436 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "gen\[3\].i_digit display_static_digit " "Node instance \"gen\[3\].i_digit\" instantiates undefined entity \"display_static_digit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.sv" "gen\[3\].i_digit" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_lite/top.sv" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671381126436 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "gen\[4\].i_digit display_static_digit " "Node instance \"gen\[4\].i_digit\" instantiates undefined entity \"display_static_digit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.sv" "gen\[4\].i_digit" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_lite/top.sv" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671381126436 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "gen\[5\].i_digit display_static_digit " "Node instance \"gen\[5\].i_digit\" instantiates undefined entity \"display_static_digit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.sv" "gen\[5\].i_digit" { Text "E:/quartus/ANN/yrv-plus/Plus/boards/de10_lite/top.sv" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1671381126436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/quartus/ANN/yrv-plus/Plus/boards/de10_lite/output_files/top.map.smsg " "Generated suppressed messages file E:/quartus/ANN/yrv-plus/Plus/boards/de10_lite/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671381126514 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5228 " "Peak virtual memory: 5228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671381126576 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 18 19:32:06 2022 " "Processing ended: Sun Dec 18 19:32:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671381126576 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671381126576 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671381126576 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671381126576 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671381127232 ""}
