<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1326</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1326-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1326.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-46&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:226px;left:83px;white-space:nowrap" class="ft02">A1H</p>
<p style="position:absolute;top:226px;left:139px;white-space:nowrap" class="ft02">161</p>
<p style="position:absolute;top:226px;left:185px;white-space:nowrap" class="ft02">MSR_SMRR_PHYSMASK</p>
<p style="position:absolute;top:226px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:226px;left:448px;white-space:nowrap" class="ft02">System&#160;Management&#160;Mode Physical Address Mask&#160;register&#160;</p>
<p style="position:absolute;top:243px;left:448px;white-space:nowrap" class="ft04">(WO&#160;in&#160;SMM)<br/>Model-specific&#160;implementation&#160;of&#160;SMRR-like&#160;interface,&#160;read&#160;visible&#160;</p>
<p style="position:absolute;top:280px;left:448px;white-space:nowrap" class="ft02">and&#160;write&#160;only in&#160;SMM.</p>
<p style="position:absolute;top:304px;left:185px;white-space:nowrap" class="ft02">10:0</p>
<p style="position:absolute;top:304px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:328px;left:185px;white-space:nowrap" class="ft02">11</p>
<p style="position:absolute;top:328px;left:448px;white-space:nowrap" class="ft02">Valid.&#160;Physical&#160;address&#160;base&#160;and&#160;range mask&#160;are&#160;valid.</p>
<p style="position:absolute;top:352px;left:185px;white-space:nowrap" class="ft02">31:12</p>
<p style="position:absolute;top:352px;left:448px;white-space:nowrap" class="ft02">PhysMask. SMRR physical address range mask.</p>
<p style="position:absolute;top:376px;left:185px;white-space:nowrap" class="ft02">63:32</p>
<p style="position:absolute;top:376px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:400px;left:84px;white-space:nowrap" class="ft02">C1H</p>
<p style="position:absolute;top:400px;left:139px;white-space:nowrap" class="ft02">193</p>
<p style="position:absolute;top:400px;left:185px;white-space:nowrap" class="ft02">IA32_PMC0</p>
<p style="position:absolute;top:400px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:400px;left:448px;white-space:nowrap" class="ft05">Performance Counter Register<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:445px;left:84px;white-space:nowrap" class="ft02">C2H</p>
<p style="position:absolute;top:445px;left:139px;white-space:nowrap" class="ft02">194</p>
<p style="position:absolute;top:445px;left:185px;white-space:nowrap" class="ft02">IA32_PMC1</p>
<p style="position:absolute;top:445px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:445px;left:448px;white-space:nowrap" class="ft05">Performance Counter Register<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:490px;left:83px;white-space:nowrap" class="ft02">CDH</p>
<p style="position:absolute;top:490px;left:139px;white-space:nowrap" class="ft02">205</p>
<p style="position:absolute;top:490px;left:185px;white-space:nowrap" class="ft02">MSR_FSB_FREQ</p>
<p style="position:absolute;top:490px;left:357px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:490px;left:448px;white-space:nowrap" class="ft05">Scaleable Bus&#160;Speed(RO)<br/>This&#160;field&#160;indicates&#160;the intended&#160;scaleable bus clock speed for&#160;</p>
<p style="position:absolute;top:528px;left:448px;white-space:nowrap" class="ft02">processors based&#160;on Intel Core&#160;microarchitecture:</p>
<p style="position:absolute;top:552px;left:185px;white-space:nowrap" class="ft02">2:0</p>
<p style="position:absolute;top:552px;left:448px;white-space:nowrap" class="ft02">•&#160;101B:&#160;100 MHz&#160;(FSB&#160;400)</p>
<p style="position:absolute;top:566px;left:448px;white-space:nowrap" class="ft02">•&#160;001B:&#160;133 MHz&#160;(FSB&#160;533)</p>
<p style="position:absolute;top:582px;left:448px;white-space:nowrap" class="ft02">•&#160;011B:&#160;167 MHz&#160;(FSB&#160;667)</p>
<p style="position:absolute;top:597px;left:448px;white-space:nowrap" class="ft02">•&#160;010B:&#160;200 MHz&#160;(FSB&#160;800)</p>
<p style="position:absolute;top:611px;left:448px;white-space:nowrap" class="ft02">•&#160;000B:&#160;267 MHz&#160;(FSB&#160;1067)</p>
<p style="position:absolute;top:627px;left:448px;white-space:nowrap" class="ft06">•&#160;100B:&#160;333 MHz&#160;(FSB&#160;1333)<br/>133.33 MHz should be&#160;utilized&#160;if&#160;performing calculation&#160;with&#160;</p>
<p style="position:absolute;top:667px;left:448px;white-space:nowrap" class="ft04">System&#160;Bus Speed&#160;when&#160;encoding&#160;is&#160;001B.&#160;<br/>166.67 MHz should be&#160;utilized&#160;if&#160;performing calculation&#160;with&#160;</p>
<p style="position:absolute;top:705px;left:448px;white-space:nowrap" class="ft07">System&#160;Bus Speed&#160;when&#160;encoding&#160;is&#160;011B.<br/>266.67 MHz should be&#160;utilized&#160;if&#160;performing calculation&#160;with&#160;</p>
<p style="position:absolute;top:745px;left:448px;white-space:nowrap" class="ft04">System&#160;Bus Speed&#160;when&#160;encoding&#160;is&#160;000B.<br/>333.33 MHz should be&#160;utilized&#160;if&#160;performing calculation&#160;with&#160;</p>
<p style="position:absolute;top:782px;left:448px;white-space:nowrap" class="ft02">System&#160;Bus Speed&#160;when&#160;encoding&#160;is&#160;100B.</p>
<p style="position:absolute;top:807px;left:185px;white-space:nowrap" class="ft02">63:3</p>
<p style="position:absolute;top:807px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:831px;left:83px;white-space:nowrap" class="ft02">CDH</p>
<p style="position:absolute;top:831px;left:139px;white-space:nowrap" class="ft02">205</p>
<p style="position:absolute;top:831px;left:185px;white-space:nowrap" class="ft02">MSR_FSB_FREQ</p>
<p style="position:absolute;top:831px;left:357px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:831px;left:448px;white-space:nowrap" class="ft04">Scaleable Bus&#160;Speed(RO)<br/>This&#160;field&#160;indicates&#160;the intended&#160;scaleable bus clock speed for&#160;</p>
<p style="position:absolute;top:868px;left:448px;white-space:nowrap" class="ft02">processors&#160;based on&#160;Enhanced&#160;Intel Core microarchitecture:</p>
<p style="position:absolute;top:892px;left:185px;white-space:nowrap" class="ft02">2:0</p>
<p style="position:absolute;top:892px;left:448px;white-space:nowrap" class="ft02">•&#160;101B:&#160;100 MHz&#160;(FSB&#160;400)</p>
<p style="position:absolute;top:907px;left:448px;white-space:nowrap" class="ft02">•&#160;001B:&#160;133 MHz&#160;(FSB&#160;533)</p>
<p style="position:absolute;top:922px;left:448px;white-space:nowrap" class="ft02">•&#160;011B:&#160;167 MHz&#160;(FSB&#160;667)</p>
<p style="position:absolute;top:937px;left:448px;white-space:nowrap" class="ft02">•&#160;010B:&#160;200 MHz&#160;(FSB&#160;800)</p>
<p style="position:absolute;top:952px;left:448px;white-space:nowrap" class="ft02">•&#160;000B:&#160;267 MHz&#160;(FSB&#160;1067)</p>
<p style="position:absolute;top:967px;left:448px;white-space:nowrap" class="ft02">•&#160;100B:&#160;333 MHz&#160;(FSB&#160;1333)</p>
<p style="position:absolute;top:982px;left:448px;white-space:nowrap" class="ft02">•&#160;110B:&#160;400 MHz&#160;(FSB&#160;1600)</p>
<p style="position:absolute;top:137px;left:183px;white-space:nowrap" class="ft03">Table 35-3.&#160;&#160;MSRs&#160;in Processors Based on&#160;Intel® Core™&#160;Microarchitecture&#160;(Contd.)</p>
<p style="position:absolute;top:162px;left:98px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:178px;left:99px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:178px;left:220px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:162px;left:373px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:178px;left:375px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:178px;left:594px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:202px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:202px;left:140px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
