// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Mon Sep  7 18:01:56 2020
// Host        : KomaroKomp running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top design_1_dfx_controller_0_0 -prefix
//               design_1_dfx_controller_0_0_ design_1_dfx_controller_0_0_sim_netlist.v
// Design      : design_1_dfx_controller_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a200tsbg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_dfx_controller_0_0_cdc_sync
   (cc_done_i,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    rd_en,
    icap_clk,
    clk,
    dout,
    cc_error_i,
    reset,
    empty,
    Q,
    icap_i);
  output cc_done_i;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  output rd_en;
  input icap_clk;
  input clk;
  input [0:0]dout;
  input cc_error_i;
  input reset;
  input empty;
  input [3:0]Q;
  input [0:0]icap_i;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire [3:0]Q;
  wire cc_done_i;
  wire cc_error_i;
  wire clk;
  wire [0:0]dout;
  wire empty;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ;
  wire icap_clk;
  wire [0:0]icap_i;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire rd_en;
  wire reset;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_d6;
  wire s_out_d7;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire srst_d6;
  wire srst_d7;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(cc_done_i),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(clk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(icap_clk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(icap_i),
        .I5(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d5),
        .Q(srst_d6),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d6),
        .Q(srst_d7),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \blk_id_fifo.xpm_fifo_sync_inst_i_2 
       (.I0(cc_done_i),
        .I1(reset),
        .I2(empty),
        .O(rd_en));
  LUT2 #(
    .INIT(4'h8)) 
    cc_error_i_1
       (.I0(cc_done_i),
        .I1(cc_error_i),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d6),
        .I1(s_out_d7),
        .I2(srst_d7),
        .O(s_out_re__0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \vs_id_o[0]_i_1 
       (.I0(dout),
        .I1(cc_done_i),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_dfx_controller_0_0_cdc_sync_29
   (cc_error_i,
    \cp_fsm_cs_reg[3] ,
    icap_clk,
    clk,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    icap_i,
    Q);
  output cc_error_i;
  output \cp_fsm_cs_reg[3] ;
  input icap_clk;
  input clk;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input [0:0]icap_i;
  input [3:0]Q;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire [3:0]Q;
  wire cc_error_i;
  wire clk;
  wire \cp_fsm_cs_reg[3] ;
  wire icap_clk;
  wire [0:0]icap_i;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_d6;
  wire s_out_d7;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire srst_d6;
  wire srst_d7;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(clk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(cc_error_i),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(clk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(icap_clk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000002)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I1(icap_i),
        .I2(\cp_fsm_cs_reg[3] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d5),
        .Q(srst_d6),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7 
       (.C(clk),
        .CE(1'b1),
        .D(srst_d6),
        .Q(srst_d7),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \icap_o_preswap[2]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\cp_fsm_cs_reg[3] ));
  LUT3 #(
    .INIT(8'h60)) 
    s_out_re
       (.I0(s_out_d6),
        .I1(s_out_d7),
        .I2(srst_d7),
        .O(s_out_re__0));
endmodule

module design_1_dfx_controller_0_0_cntr_incr_decr_addn_f
   (fifo_full_p1,
    sig_next_sequential_reg_reg,
    Q,
    E,
    sig_next_calc_error_reg_reg,
    sig_s_ready_out_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_mem_rlast_0,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2data_cmd_valid,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    \sig_dbeat_cntr_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_ld_new_cmd_reg,
    sig_next_calc_error_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_addr_posted_cntr,
    sig_dqual_reg_empty_reg_0,
    m_axi_mem_rvalid,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg_2,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    m_axi_mem_rlast,
    SR,
    clk);
  output fifo_full_p1;
  output sig_next_sequential_reg_reg;
  output [1:0]Q;
  output [0:0]E;
  output sig_next_calc_error_reg_reg;
  output sig_s_ready_out_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output m_axi_mem_rlast_0;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2data_cmd_valid;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_ld_new_cmd_reg;
  input sig_next_calc_error_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mem_rvalid;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg_2;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input m_axi_mem_rlast;
  input [0:0]SR;
  input clk;

  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i[0]_i_1__0_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:1]addr_i_p1;
  wire clk;
  wire fifo_full_p1;
  wire m_axi_mem_rlast;
  wire m_axi_mem_rlast_0;
  wire m_axi_mem_rvalid;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[0] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_i_5_n_0;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_s_ready_out_reg;
  wire sig_stat2rsc_status_ready;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h28002940)) 
    FIFO_Full_i_1__0
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(Q[0]),
        .O(\INFERRED_GEN.cnt_i[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_next_sequential_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h13372004)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  LUT6 #(
    .INIT(64'h5444FFFF44444444)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_dqual_reg_empty),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_next_sequential_reg),
        .I4(\sig_dbeat_cntr_reg[0] ),
        .I5(sig_s_ready_out_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hABFF0000AB000000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_next_sequential_reg_reg),
        .I2(sig_last_dbeat_reg_0),
        .I3(E),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_dqual_reg_empty_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_next_sequential_reg_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_next_sequential_reg_reg),
        .I1(m_axi_mem_rlast),
        .I2(sig_s_ready_out_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(m_axi_mem_rlast_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(sig_s_ready_out_reg),
        .I1(sig_next_sequential_reg),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_next_calc_error_reg_reg),
        .O(sig_next_sequential_reg_reg));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(sig_dqual_reg_empty_reg_0),
        .I1(m_axi_mem_rvalid),
        .I2(sig_dqual_reg_empty_reg_1),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_dqual_reg_empty_reg_2),
        .O(sig_s_ready_out_reg));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_next_cmd_cmplt_reg_i_5_n_0),
        .I1(sig_next_calc_error_reg),
        .I2(sig_rd_empty),
        .I3(sig_rsc2stat_status_valid),
        .I4(sig_stat2rsc_status_ready),
        .O(sig_next_calc_error_reg_reg));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_next_cmd_cmplt_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_dfx_controller_0_0_cntr_incr_decr_addn_f_28
   (fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_wr_fifo,
    sig_addr_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    SR,
    clk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_wr_fifo;
  input sig_addr_reg_empty;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]SR;
  input clk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire clk;
  wire fifo_full_p1;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h06010008)) 
    FIFO_Full_i_1
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(sig_rd_empty),
        .I3(sig_addr_reg_empty),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBFBF40BF4040BF40)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_addr_reg_empty),
        .I4(sig_rd_empty),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_push_addr_reg1_out),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[1]),
        .I1(sig_addr_reg_empty),
        .I2(sig_rd_empty),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_addr_reg_empty),
        .I1(sig_rd_empty),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_dfx_controller_0_0,dfx_controller_design_1_dfx_controller_0_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "dfx_controller_design_1_dfx_controller_0_0,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module design_1_dfx_controller_0_0
   (m_axi_mem_araddr,
    m_axi_mem_arlen,
    m_axi_mem_arsize,
    m_axi_mem_arburst,
    m_axi_mem_arprot,
    m_axi_mem_arcache,
    m_axi_mem_aruser,
    m_axi_mem_arvalid,
    m_axi_mem_arready,
    m_axi_mem_rdata,
    m_axi_mem_rresp,
    m_axi_mem_rlast,
    m_axi_mem_rvalid,
    m_axi_mem_rready,
    clk,
    reset,
    icap_clk,
    icap_reset,
    icap_csib,
    icap_rdwrb,
    icap_i,
    icap_o,
    vsm_VS_0_rm_shutdown_req,
    vsm_VS_0_rm_shutdown_ack,
    vsm_VS_0_rm_decouple,
    vsm_VS_0_rm_reset,
    vsm_VS_0_event_error,
    vsm_VS_0_sw_shutdown_req,
    vsm_VS_0_sw_startup_req,
    s_axi_reg_awaddr,
    s_axi_reg_awvalid,
    s_axi_reg_awready,
    s_axi_reg_wdata,
    s_axi_reg_wvalid,
    s_axi_reg_wready,
    s_axi_reg_bresp,
    s_axi_reg_bvalid,
    s_axi_reg_bready,
    s_axi_reg_araddr,
    s_axi_reg_arvalid,
    s_axi_reg_arready,
    s_axi_reg_rdata,
    s_axi_reg_rresp,
    s_axi_reg_rvalid,
    s_axi_reg_rready);
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MEM, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 4, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN design_1_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_mem_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARLEN" *) output [7:0]m_axi_mem_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARSIZE" *) output [2:0]m_axi_mem_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARBURST" *) output [1:0]m_axi_mem_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARPROT" *) output [2:0]m_axi_mem_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARCACHE" *) output [3:0]m_axi_mem_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARUSER" *) output [3:0]m_axi_mem_aruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARVALID" *) output m_axi_mem_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARREADY" *) input m_axi_mem_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM RDATA" *) input [31:0]m_axi_mem_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM RRESP" *) input [1:0]m_axi_mem_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM RLAST" *) input m_axi_mem_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM RVALID" *) input m_axi_mem_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MEM RREADY" *) output m_axi_mem_rready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF M_AXI_MEM:s_axi_reg, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN design_1_mig_7series_0_0_ui_clk, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ICAP_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ICAP_CLK, ASSOCIATED_BUSIF ICAP, ASSOCIATED_RESET icap_reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_sys_clk_i, INSERT_VIP 0" *) input icap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 icap_reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME icap_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input icap_reset;
  (* x_interface_info = "xilinx.com:interface:icap:1.0 ICAP csib" *) output icap_csib;
  (* x_interface_info = "xilinx.com:interface:icap:1.0 ICAP rdwrb" *) output icap_rdwrb;
  (* x_interface_info = "xilinx.com:interface:icap:1.0 ICAP o" *) input [31:0]icap_i;
  (* x_interface_info = "xilinx.com:interface:icap:1.0 ICAP i" *) output [31:0]icap_o;
  output vsm_VS_0_rm_shutdown_req;
  input vsm_VS_0_rm_shutdown_ack;
  output vsm_VS_0_rm_decouple;
  output vsm_VS_0_rm_reset;
  output vsm_VS_0_event_error;
  output vsm_VS_0_sw_shutdown_req;
  output vsm_VS_0_sw_startup_req;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_reg, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN design_1_mig_7series_0_0_ui_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [31:0]s_axi_reg_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg AWVALID" *) input s_axi_reg_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg AWREADY" *) output s_axi_reg_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg WDATA" *) input [31:0]s_axi_reg_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg WVALID" *) input s_axi_reg_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg WREADY" *) output s_axi_reg_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg BRESP" *) output [1:0]s_axi_reg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg BVALID" *) output s_axi_reg_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg BREADY" *) input s_axi_reg_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg ARADDR" *) input [31:0]s_axi_reg_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg ARVALID" *) input s_axi_reg_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg ARREADY" *) output s_axi_reg_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg RDATA" *) output [31:0]s_axi_reg_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg RRESP" *) output [1:0]s_axi_reg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg RVALID" *) output s_axi_reg_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_reg RREADY" *) input s_axi_reg_rready;

  wire clk;
  wire icap_clk;
  wire icap_csib;
  wire [31:0]icap_i;
  wire [31:0]icap_o;
  wire icap_rdwrb;
  wire icap_reset;
  wire [31:0]m_axi_mem_araddr;
  wire [1:0]m_axi_mem_arburst;
  wire [3:0]m_axi_mem_arcache;
  wire [7:0]m_axi_mem_arlen;
  wire [2:0]m_axi_mem_arprot;
  wire m_axi_mem_arready;
  wire [2:0]m_axi_mem_arsize;
  wire [3:0]m_axi_mem_aruser;
  wire m_axi_mem_arvalid;
  wire [31:0]m_axi_mem_rdata;
  wire m_axi_mem_rlast;
  wire m_axi_mem_rready;
  wire [1:0]m_axi_mem_rresp;
  wire m_axi_mem_rvalid;
  wire reset;
  wire [31:0]s_axi_reg_araddr;
  wire s_axi_reg_arready;
  wire s_axi_reg_arvalid;
  wire [31:0]s_axi_reg_awaddr;
  wire s_axi_reg_awready;
  wire s_axi_reg_awvalid;
  wire s_axi_reg_bready;
  wire [1:0]s_axi_reg_bresp;
  wire s_axi_reg_bvalid;
  wire [31:0]s_axi_reg_rdata;
  wire s_axi_reg_rready;
  wire [1:0]s_axi_reg_rresp;
  wire s_axi_reg_rvalid;
  wire [31:0]s_axi_reg_wdata;
  wire s_axi_reg_wready;
  wire s_axi_reg_wvalid;
  wire vsm_VS_0_event_error;
  wire vsm_VS_0_rm_decouple;
  wire vsm_VS_0_rm_reset;
  wire vsm_VS_0_rm_shutdown_ack;
  wire vsm_VS_0_rm_shutdown_req;
  wire vsm_VS_0_sw_shutdown_req;
  wire vsm_VS_0_sw_startup_req;

  (* C_NUM_VIRTUAL_SOCKETS = "1" *) 
  (* C_RESET_ACTIVE_LEVEL = "1'b0" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_dfx_controller_0_0_dfx_controller_design_1_dfx_controller_0_0 U0
       (.clk(clk),
        .icap_clk(icap_clk),
        .icap_csib(icap_csib),
        .icap_i(icap_i),
        .icap_o(icap_o),
        .icap_rdwrb(icap_rdwrb),
        .icap_reset(icap_reset),
        .m_axi_mem_araddr(m_axi_mem_araddr),
        .m_axi_mem_arburst(m_axi_mem_arburst),
        .m_axi_mem_arcache(m_axi_mem_arcache),
        .m_axi_mem_arlen(m_axi_mem_arlen),
        .m_axi_mem_arprot(m_axi_mem_arprot),
        .m_axi_mem_arready(m_axi_mem_arready),
        .m_axi_mem_arsize(m_axi_mem_arsize),
        .m_axi_mem_aruser(m_axi_mem_aruser),
        .m_axi_mem_arvalid(m_axi_mem_arvalid),
        .m_axi_mem_rdata(m_axi_mem_rdata),
        .m_axi_mem_rlast(m_axi_mem_rlast),
        .m_axi_mem_rready(m_axi_mem_rready),
        .m_axi_mem_rresp(m_axi_mem_rresp),
        .m_axi_mem_rvalid(m_axi_mem_rvalid),
        .reset(reset),
        .s_axi_reg_araddr(s_axi_reg_araddr),
        .s_axi_reg_arready(s_axi_reg_arready),
        .s_axi_reg_arvalid(s_axi_reg_arvalid),
        .s_axi_reg_awaddr(s_axi_reg_awaddr),
        .s_axi_reg_awready(s_axi_reg_awready),
        .s_axi_reg_awvalid(s_axi_reg_awvalid),
        .s_axi_reg_bready(s_axi_reg_bready),
        .s_axi_reg_bresp(s_axi_reg_bresp),
        .s_axi_reg_bvalid(s_axi_reg_bvalid),
        .s_axi_reg_rdata(s_axi_reg_rdata),
        .s_axi_reg_rready(s_axi_reg_rready),
        .s_axi_reg_rresp(s_axi_reg_rresp),
        .s_axi_reg_rvalid(s_axi_reg_rvalid),
        .s_axi_reg_wdata(s_axi_reg_wdata),
        .s_axi_reg_wready(s_axi_reg_wready),
        .s_axi_reg_wvalid(s_axi_reg_wvalid),
        .vsm_VS_0_event_error(vsm_VS_0_event_error),
        .vsm_VS_0_rm_decouple(vsm_VS_0_rm_decouple),
        .vsm_VS_0_rm_reset(vsm_VS_0_rm_reset),
        .vsm_VS_0_rm_shutdown_ack(vsm_VS_0_rm_shutdown_ack),
        .vsm_VS_0_rm_shutdown_req(vsm_VS_0_rm_shutdown_req),
        .vsm_VS_0_sw_shutdown_req(vsm_VS_0_sw_shutdown_req),
        .vsm_VS_0_sw_startup_req(vsm_VS_0_sw_startup_req));
endmodule

module design_1_dfx_controller_0_0_dynshreg_f
   (sig_wr_fifo,
    sig_calc_error_reg_reg,
    out,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    in,
    Q,
    clk);
  output sig_wr_fifo;
  output sig_calc_error_reg_reg;
  output [42:0]out;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input [41:0]in;
  input [1:0]Q;
  input clk;

  wire [1:0]Q;
  wire clk;
  wire [41:0]in;
  wire [42:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_mstr2addr_cmd_valid;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][11]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][13]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(1'b1),
        .Q(out[40]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][15]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][16]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][17]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][18]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][19]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][20]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][21]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][22]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][23]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][24]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][25]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][26]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][27]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][28]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][29]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][30]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][31]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][32]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][33]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][34]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][35]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][36]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][37]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][38]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][39]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][40]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][41]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][42]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][43]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][44]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][45]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][46]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][47]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][48]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][49]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][50]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][51]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][52]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][53]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][54]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[2][54]_srl3_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_calc_error_reg_reg_1),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][8]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[41]),
        .Q(out[42]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[42]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_dfx_controller_0_0_dynshreg_f__parameterized0
   (sig_wr_fifo,
    D,
    sig_dqual_reg_empty_reg,
    out,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    \sig_dbeat_cntr_reg[1] ,
    Q,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_last_dbeat_reg_1,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    in,
    sig_next_calc_error_reg_reg_1,
    clk);
  output sig_wr_fifo;
  output [7:0]D;
  output sig_dqual_reg_empty_reg;
  output [3:0]out;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input \sig_dbeat_cntr_reg[1] ;
  input [7:0]Q;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_last_dbeat_reg_1;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [11:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clk;
  wire [11:0]in;
  wire [3:0]out;
  wire [13:6]sig_cmd_fifo_data_out;
  wire \sig_dbeat_cntr_reg[1] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_last_dbeat_i_5_n_0;
  wire sig_last_dbeat_i_7_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][15]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[7]),
        .Q(sig_cmd_fifo_data_out[13]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][16]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[6]),
        .Q(sig_cmd_fifo_data_out[12]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][17]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[5]),
        .Q(sig_cmd_fifo_data_out[11]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][18]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[4]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][19]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[3]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][20]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][21]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][22]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[2][22]_srl3_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][2]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[11]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][3]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[10]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][4]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[9]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][5]_srl3 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(clk),
        .D(in[8]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\sig_dbeat_cntr_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B88BB8B8)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_cmd_fifo_data_out[11]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\sig_dbeat_cntr_reg[4] ),
        .I5(Q[3]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_cmd_fifo_data_out[12]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[6]),
        .I3(\sig_dbeat_cntr_reg[6] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_cmd_fifo_data_out[13]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\sig_dbeat_cntr_reg[6] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000000000005504)) 
    sig_last_dbeat_i_2
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_last_dbeat_reg),
        .I2(sig_last_dbeat_reg_0),
        .I3(sig_dqual_reg_empty),
        .I4(sig_last_dbeat_reg_1),
        .I5(sig_last_dbeat_i_5_n_0),
        .O(sig_dqual_reg_empty_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_5
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_cmd_fifo_data_out[12]),
        .I2(sig_cmd_fifo_data_out[9]),
        .I3(sig_last_dbeat_i_7_n_0),
        .O(sig_last_dbeat_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_7
       (.I0(sig_cmd_fifo_data_out[13]),
        .I1(sig_cmd_fifo_data_out[6]),
        .I2(sig_cmd_fifo_data_out[11]),
        .I3(sig_cmd_fifo_data_out[10]),
        .O(sig_last_dbeat_i_7_n_0));
endmodule

module design_1_dfx_controller_0_0_srl_fifo_f
   (FIFO_Full_reg,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    SR,
    clk,
    sig_addr_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [42:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]SR;
  input clk;
  input sig_addr_reg_empty;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire clk;
  wire [41:0]in;
  wire [42:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;

  design_1_dfx_controller_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SR(SR),
        .clk(clk),
        .in(in),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_dfx_controller_0_0_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    sig_next_sequential_reg_reg,
    D,
    E,
    sig_s_ready_out_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_mem_rlast_0,
    out,
    SR,
    clk,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    Q,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    \sig_dbeat_cntr_reg[0] ,
    sig_last_dbeat_reg,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_ld_new_cmd_reg,
    sig_next_calc_error_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_addr_posted_cntr,
    sig_dqual_reg_empty_reg_0,
    m_axi_mem_rvalid,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg_2,
    sig_last_dbeat_reg_0,
    m_axi_mem_rlast,
    in);
  output FIFO_Full_reg;
  output sig_next_sequential_reg_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_s_ready_out_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output m_axi_mem_rlast_0;
  output [3:0]out;
  input [0:0]SR;
  input clk;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_last_dbeat_reg;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_ld_new_cmd_reg;
  input sig_next_calc_error_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mem_rvalid;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg_2;
  input sig_last_dbeat_reg_0;
  input m_axi_mem_rlast;
  input [11:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [11:0]in;
  wire m_axi_mem_rlast;
  wire m_axi_mem_rlast_0;
  wire m_axi_mem_rvalid;
  wire [3:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_s_ready_out_reg;
  wire sig_stat2rsc_status_ready;

  design_1_dfx_controller_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SR(SR),
        .clk(clk),
        .in(in),
        .m_axi_mem_rlast(m_axi_mem_rlast),
        .m_axi_mem_rlast_0(m_axi_mem_rlast_0),
        .m_axi_mem_rvalid(m_axi_mem_rvalid),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
endmodule

module design_1_dfx_controller_0_0_srl_fifo_rbu_f
   (FIFO_Full_reg_0,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_1,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    SR,
    clk,
    sig_addr_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg_0;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_1;
  output sig_calc_error_reg_reg;
  output [42:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]SR;
  input clk;
  input sig_addr_reg_empty;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [41:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire clk;
  wire fifo_full_p1;
  wire [41:0]in;
  wire [42:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_wr_fifo;

  design_1_dfx_controller_0_0_cntr_incr_decr_addn_f_28 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .SR(SR),
        .clk(clk),
        .fifo_full_p1(fifo_full_p1),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_dfx_controller_0_0_dynshreg_f DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .clk(clk),
        .in(in),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_calc_error_reg_reg_1(FIFO_Full_reg_0),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(clk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_dfx_controller_0_0_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    sig_next_sequential_reg_reg,
    D,
    E,
    sig_s_ready_out_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_mem_rlast_0,
    out,
    SR,
    clk,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    Q,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    \sig_dbeat_cntr_reg[0] ,
    sig_last_dbeat_reg,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_ld_new_cmd_reg,
    sig_next_calc_error_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_addr_posted_cntr,
    sig_dqual_reg_empty_reg_0,
    m_axi_mem_rvalid,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg_2,
    sig_last_dbeat_reg_0,
    m_axi_mem_rlast,
    in);
  output FIFO_Full_reg_0;
  output sig_next_sequential_reg_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_s_ready_out_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output m_axi_mem_rlast_0;
  output [3:0]out;
  input [0:0]SR;
  input clk;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_last_dbeat_reg;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_ld_new_cmd_reg;
  input sig_next_calc_error_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mem_rvalid;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg_2;
  input sig_last_dbeat_reg_0;
  input m_axi_mem_rlast;
  input [11:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_9;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire clk;
  wire fifo_full_p1;
  wire [11:0]in;
  wire m_axi_mem_rlast;
  wire m_axi_mem_rlast_0;
  wire m_axi_mem_rvalid;
  wire [3:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_s_ready_out_reg;
  wire sig_stat2rsc_status_ready;
  wire sig_wr_fifo;

  design_1_dfx_controller_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .clk(clk),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mem_rlast(m_axi_mem_rlast),
        .m_axi_mem_rlast_0(m_axi_mem_rlast_0),
        .m_axi_mem_rvalid(m_axi_mem_rvalid),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_dbeat_reg(DYNSHREG_F_I_n_9),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(CNTR_INCR_DECR_ADDN_F_I_n_5),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_dfx_controller_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .Q(Q),
        .clk(clk),
        .in(in),
        .out(out),
        .\sig_dbeat_cntr_reg[1] (sig_next_sequential_reg_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(DYNSHREG_F_I_n_9),
        .sig_last_dbeat_reg(sig_s_ready_out_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(CNTR_INCR_DECR_ADDN_F_I_n_5),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(clk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* DEST_SYNC_FF = "6" *) (* INIT_SYNC_FF = "1" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "GRAY" *) 
module design_1_dfx_controller_0_0_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[4] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[5] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[5] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [0]),
        .Q(\dest_graysync_ff[5] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [1]),
        .Q(\dest_graysync_ff[5] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [2]),
        .Q(\dest_graysync_ff[5] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [3]),
        .Q(\dest_graysync_ff[5] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [4]),
        .Q(\dest_graysync_ff[5] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[5] [0]),
        .I1(\dest_graysync_ff[5] [2]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [3]),
        .I4(\dest_graysync_ff[5] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[5] [1]),
        .I1(\dest_graysync_ff[5] [3]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[5] [2]),
        .I1(\dest_graysync_ff[5] [4]),
        .I2(\dest_graysync_ff[5] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[5] [3]),
        .I1(\dest_graysync_ff[5] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "6" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module design_1_dfx_controller_0_0_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[4] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[5] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[5] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [0]),
        .Q(\dest_graysync_ff[5] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [1]),
        .Q(\dest_graysync_ff[5] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [2]),
        .Q(\dest_graysync_ff[5] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [3]),
        .Q(\dest_graysync_ff[5] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [4]),
        .Q(\dest_graysync_ff[5] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[5] [0]),
        .I1(\dest_graysync_ff[5] [2]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [3]),
        .I4(\dest_graysync_ff[5] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[5] [1]),
        .I1(\dest_graysync_ff[5] [3]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[5] [2]),
        .I1(\dest_graysync_ff[5] [4]),
        .I2(\dest_graysync_ff[5] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[5] [3]),
        .I1(\dest_graysync_ff[5] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "6" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module design_1_dfx_controller_0_0_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[4] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[5] ;
  wire [4:0]\^dest_out_bin ;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  assign dest_out_bin[5] = \dest_graysync_ff[5] [5];
  assign dest_out_bin[4:0] = \^dest_out_bin [4:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [5]),
        .Q(\dest_graysync_ff[4] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [0]),
        .Q(\dest_graysync_ff[5] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [1]),
        .Q(\dest_graysync_ff[5] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [2]),
        .Q(\dest_graysync_ff[5] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [3]),
        .Q(\dest_graysync_ff[5] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [4]),
        .Q(\dest_graysync_ff[5] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [5]),
        .Q(\dest_graysync_ff[5] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[5] [0]),
        .I1(\dest_graysync_ff[5] [2]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [5]),
        .I4(\dest_graysync_ff[5] [3]),
        .I5(\dest_graysync_ff[5] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[5] [1]),
        .I1(\dest_graysync_ff[5] [3]),
        .I2(\dest_graysync_ff[5] [5]),
        .I3(\dest_graysync_ff[5] [4]),
        .I4(\dest_graysync_ff[5] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[5] [2]),
        .I1(\dest_graysync_ff[5] [4]),
        .I2(\dest_graysync_ff[5] [5]),
        .I3(\dest_graysync_ff[5] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[5] [3]),
        .I1(\dest_graysync_ff[5] [5]),
        .I2(\dest_graysync_ff[5] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[5] [4]),
        .I1(\dest_graysync_ff[5] [5]),
        .O(\^dest_out_bin [4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "6" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module design_1_dfx_controller_0_0_xpm_cdc_gray__parameterized0__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[4] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[5] ;
  wire [4:0]\^dest_out_bin ;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  assign dest_out_bin[5] = \dest_graysync_ff[5] [5];
  assign dest_out_bin[4:0] = \^dest_out_bin [4:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [5]),
        .Q(\dest_graysync_ff[4] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [0]),
        .Q(\dest_graysync_ff[5] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [1]),
        .Q(\dest_graysync_ff[5] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [2]),
        .Q(\dest_graysync_ff[5] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [3]),
        .Q(\dest_graysync_ff[5] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [4]),
        .Q(\dest_graysync_ff[5] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [5]),
        .Q(\dest_graysync_ff[5] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[5] [0]),
        .I1(\dest_graysync_ff[5] [2]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [5]),
        .I4(\dest_graysync_ff[5] [3]),
        .I5(\dest_graysync_ff[5] [1]),
        .O(\^dest_out_bin [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[5] [1]),
        .I1(\dest_graysync_ff[5] [3]),
        .I2(\dest_graysync_ff[5] [5]),
        .I3(\dest_graysync_ff[5] [4]),
        .I4(\dest_graysync_ff[5] [2]),
        .O(\^dest_out_bin [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[5] [2]),
        .I1(\dest_graysync_ff[5] [4]),
        .I2(\dest_graysync_ff[5] [5]),
        .I3(\dest_graysync_ff[5] [3]),
        .O(\^dest_out_bin [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[5] [3]),
        .I1(\dest_graysync_ff[5] [5]),
        .I2(\dest_graysync_ff[5] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[5] [4]),
        .I1(\dest_graysync_ff[5] [5]),
        .O(\^dest_out_bin [4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "6" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SYNC_RST" *) 
module design_1_dfx_controller_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [5:0]syncstages_ff;

  assign dest_rst = syncstages_ff[5];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[4]),
        .Q(syncstages_ff[5]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "6" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module design_1_dfx_controller_0_0_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [5:0]syncstages_ff;

  assign dest_rst = syncstages_ff[5];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[4]),
        .Q(syncstages_ff[5]),
        .R(1'b0));
endmodule

module design_1_dfx_controller_0_0_xpm_counter_updn
   (Q,
    E,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[4]_1 ,
    \count_value_i_reg[5]_0 ,
    rd_en,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    \count_value_i_reg[5]_1 ,
    rd_clk);
  output [5:0]Q;
  output [0:0]E;
  output \count_value_i_reg[3]_0 ;
  output \count_value_i_reg[4]_0 ;
  input \count_value_i_reg[4]_1 ;
  input \count_value_i_reg[5]_0 ;
  input rd_en;
  input [1:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input \count_value_i_reg[5]_1 ;
  input rd_clk;

  wire [0:0]E;
  wire [5:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire \count_value_i_reg[4]_1 ;
  wire \count_value_i_reg[5]_0 ;
  wire \count_value_i_reg[5]_1 ;
  wire [1:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire rd_clk;
  wire rd_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[4]_1 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count_value_i[4]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[5]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(\count_value_i[5]_i_2__0_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \count_value_i[5]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(rd_en),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_3 
       (.I0(Q[4]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .O(\count_value_i_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(Q[4]),
        .I3(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .O(\count_value_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_dfx_controller_0_0_xpm_counter_updn_35
   (Q,
    O,
    wr_en,
    \count_value_i_reg[5]_0 ,
    wrst_busy,
    rst_d1,
    \gwdc.wr_data_count_i_reg[5] ,
    E,
    wr_clk);
  output [5:0]Q;
  output [0:0]O;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input wrst_busy;
  input rst_d1;
  input [5:0]\gwdc.wr_data_count_i_reg[5] ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]O;
  wire [5:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gwdc.wr_data_count_i[5]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_7_n_0 ;
  wire \gwdc.wr_data_count_i[5]_i_8_n_0 ;
  wire [5:0]\gwdc.wr_data_count_i_reg[5] ;
  wire \gwdc.wr_data_count_i_reg[5]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_2_n_1 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_2_n_2 ;
  wire \gwdc.wr_data_count_i_reg[5]_i_2_n_3 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;
  wire [3:1]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gwdc.wr_data_count_i_reg[5]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(\count_value_i[5]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[5]_i_2 
       (.I0(Q[0]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(wrst_busy),
        .I4(rst_d1),
        .I5(Q[1]),
        .O(\count_value_i[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_3 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[5] [5]),
        .O(\gwdc.wr_data_count_i[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_4 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[5] [4]),
        .O(\gwdc.wr_data_count_i[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_5 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[5] [3]),
        .O(\gwdc.wr_data_count_i[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_6 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[5] [2]),
        .O(\gwdc.wr_data_count_i[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_7 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[5] [1]),
        .O(\gwdc.wr_data_count_i[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[5]_i_8 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[5] [0]),
        .O(\gwdc.wr_data_count_i[5]_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[5]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[5]_i_2_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED [3:1],\gwdc.wr_data_count_i_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[4]}),
        .O({\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED [3:2],O,\NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,\gwdc.wr_data_count_i[5]_i_3_n_0 ,\gwdc.wr_data_count_i[5]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[5]_i_2_n_0 ,\gwdc.wr_data_count_i_reg[5]_i_2_n_1 ,\gwdc.wr_data_count_i_reg[5]_i_2_n_2 ,\gwdc.wr_data_count_i_reg[5]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(\NLW_gwdc.wr_data_count_i_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({\gwdc.wr_data_count_i[5]_i_5_n_0 ,\gwdc.wr_data_count_i[5]_i_6_n_0 ,\gwdc.wr_data_count_i[5]_i_7_n_0 ,\gwdc.wr_data_count_i[5]_i_8_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_dfx_controller_0_0_xpm_counter_updn__parameterized0
   (\gen_pf_ic_rc.ram_empty_i_reg ,
    empty_i0,
    \gen_pf_ic_rc.ram_empty_i_reg_0 ,
    \gen_pf_ic_rc.ram_empty_i_reg_1 ,
    Q,
    rd_en,
    \gen_pf_ic_rc.ram_empty_i_reg_2 ,
    \count_value_i_reg[0]_0 ,
    E,
    rd_clk);
  output \gen_pf_ic_rc.ram_empty_i_reg ;
  output empty_i0;
  input \gen_pf_ic_rc.ram_empty_i_reg_0 ;
  input \gen_pf_ic_rc.ram_empty_i_reg_1 ;
  input [4:0]Q;
  input rd_en;
  input \gen_pf_ic_rc.ram_empty_i_reg_2 ;
  input \count_value_i_reg[0]_0 ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire empty_i0;
  wire \gen_pf_ic_rc.ram_empty_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_6_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_1 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_2 ;
  wire rd_clk;
  wire rd_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \count_value_i[4]_i_2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg ),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \count_value_i[4]_i_3 
       (.I0(\gen_pf_ic_rc.ram_empty_i_reg_2 ),
        .I1(rd_en),
        .O(\gen_pf_ic_rc.ram_empty_i_reg ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(\gen_pf_ic_rc.ram_empty_i_reg_0 ),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_1 ),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ),
        .O(empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \gen_pf_ic_rc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(rd_en),
        .I3(\gen_pf_ic_rc.ram_empty_i_reg_2 ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ram_empty_i_i_5 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ram_empty_i_i_6 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(Q[3]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_dfx_controller_0_0_xpm_counter_updn__parameterized0_36
   (\count_value_i_reg[2]_0 ,
    Q,
    D,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] ,
    E,
    wrst_busy,
    wr_clk);
  output \count_value_i_reg[2]_0 ;
  output [1:0]Q;
  output [4:0]D;
  input [4:0]\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] ;
  input [0:0]E;
  input wrst_busy;
  input wr_clk;

  wire [4:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire [4:0]\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] ;
  wire wr_clk;
  wire [3:1]wr_pntr_plus1_pf;
  wire wrst_busy;
  wire [3:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(wr_pntr_plus1_pf[2]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(wr_pntr_plus1_pf[2]),
        .I1(wr_pntr_plus1_pf[1]),
        .I2(wr_pntr_plus1_pf[3]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(wr_pntr_plus1_pf[2]),
        .I2(wr_pntr_plus1_pf[3]),
        .I3(Q[0]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(Q[0]),
        .I2(wr_pntr_plus1_pf[3]),
        .I3(wr_pntr_plus1_pf[2]),
        .I4(Q[1]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [3]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [2]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4 
       (.I0(wr_pntr_plus1_pf[2]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [1]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [0]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2 
       (.I0(Q[1]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [4]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(E),
        .DI({Q[0],wr_pntr_plus1_pf}),
        .O(D[3:0]),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1 
       (.CI(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO(\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED [3:1],D[4]}),
        .S({1'b0,1'b0,1'b0,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [2]),
        .I2(wr_pntr_plus1_pf[2]),
        .I3(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [1]),
        .I4(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] [0]),
        .I5(wr_pntr_plus1_pf[1]),
        .O(\count_value_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_dfx_controller_0_0_xpm_counter_updn__parameterized1
   (\count_value_i_reg[2]_0 ,
    \count_value_i_reg[4]_0 ,
    Q,
    wrst_busy,
    E,
    wr_clk);
  output \count_value_i_reg[2]_0 ;
  output [1:0]\count_value_i_reg[4]_0 ;
  input [2:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [2:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [1:0]\count_value_i_reg[4]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire wr_clk;
  wire wrst_busy;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [1]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_dfx_controller_0_0_xpm_counter_updn__parameterized2
   (count_value_i,
    Q,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [1:0]count_value_i;
  input [1:0]Q;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [1:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(Q[1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_0 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_0 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(Q[1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_dfx_controller_0_0_xpm_counter_updn__parameterized3
   (D,
    Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[4]_0 ,
    \grdc.rd_data_count_i_reg[4] ,
    p_14_in,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ,
    \grdc.rd_data_count_i_reg[4]_0 ,
    count_value_i,
    \count_value_i_reg[0]_1 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output [1:0]D;
  output [3:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output [1:0]\count_value_i_reg[3]_0 ;
  output \count_value_i_reg[0]_0 ;
  output [2:0]\count_value_i_reg[4]_0 ;
  input [4:0]\grdc.rd_data_count_i_reg[4] ;
  input p_14_in;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ;
  input \grdc.rd_data_count_i_reg[4]_0 ;
  input [1:0]count_value_i;
  input [1:0]\count_value_i_reg[0]_1 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [1:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [3:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[3]_0 ;
  wire [2:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ;
  wire [4:0]\grdc.rd_data_count_i_reg[4] ;
  wire \grdc.rd_data_count_i_reg[4]_0 ;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire p_14_in;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_1 [0]),
        .I2(\count_value_i_reg[0]_1 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_1 [1]),
        .I1(\count_value_i_reg[0]_1 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 [1]),
        .I5(Q[1]),
        .O(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] [1]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[4] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF5DFF55550455)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(Q[0]),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] ),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0 ),
        .I5(\grdc.rd_data_count_i_reg[4] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\grdc.rd_data_count_i_reg[4] [2]),
        .I3(\grdc.rd_data_count_i_reg[4] [3]),
        .I4(Q[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hD4D444D4DDDDD4DD)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[4] [1]),
        .I2(\grdc.rd_data_count_i_reg[4] [0]),
        .I3(p_14_in),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ),
        .I5(Q[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 [2]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 [1]),
        .I4(Q[1]),
        .O(\count_value_i_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 [3]),
        .I3(Q[3]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 [2]),
        .I5(Q[2]),
        .O(\count_value_i_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h0000900090909990)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 [0]),
        .I3(ram_wr_en_pf),
        .I4(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I5(Q[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_1 [1]),
        .I1(\count_value_i_reg[0]_1 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(count_value_i[1]),
        .I5(\grdc.rd_data_count_i_reg[4] [1]),
        .O(\count_value_i_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\grdc.rd_data_count_i_reg[4] [1]),
        .I3(Q[0]),
        .I4(count_value_i[0]),
        .I5(\grdc.rd_data_count_i_reg[4] [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] [3]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[4] [2]),
        .I4(Q[2]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4]_0 ),
        .I2(\grdc.rd_data_count_i_reg[4] [4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\grdc.rd_data_count_i_reg[4] [3]),
        .I5(Q[3]),
        .O(\count_value_i_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'hF999FFF990009990)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .I2(\grdc.rd_data_count_i_reg[4] [1]),
        .I3(count_value_i[1]),
        .I4(Q[1]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_dfx_controller_0_0_xpm_counter_updn__parameterized3_30
   (D,
    Q,
    ram_empty_i0,
    leaving_empty0,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[2]_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1 ,
    ram_wr_en_pf,
    read_only,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    count_value_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [1:0]D;
  output [4:0]Q;
  output ram_empty_i0;
  output leaving_empty0;
  output [0:0]\count_value_i_reg[0]_0 ;
  output \count_value_i_reg[2]_0 ;
  input [3:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1 ;
  input ram_wr_en_pf;
  input read_only;
  input ram_empty_i;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [1:0]count_value_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [1:0]D;
  wire [4:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \count_value_i_reg[2]_0 ;
  wire [3:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1 ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire read_only;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [1]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [0]),
        .O(leaving_empty0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [3]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [2]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6966666669666966)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1 ),
        .I5(ram_wr_en_pf),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(read_only),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [0]),
        .I3(Q[1]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(count_value_i[1]),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [1]),
        .I4(count_value_i[0]),
        .I5(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [0]),
        .O(\count_value_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [2]),
        .O(\count_value_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_dfx_controller_0_0_xpm_counter_updn__parameterized4
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[1]_1 ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[1]_1 ;
  input \count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_dfx_controller_0_0_xpm_counter_updn__parameterized4_31
   (D,
    Q,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[3]_0 ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[1]_1 ,
    wr_clk);
  output [1:0]D;
  output [3:0]Q;
  output \count_value_i_reg[1]_0 ;
  output \count_value_i_reg[3]_0 ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  input [2:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input [0:0]\count_value_i_reg[1]_1 ;
  input wr_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg[3]_0 ;
  wire [2:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [2]),
        .O(\count_value_i_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF75108AE08AEF751)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(Q[0]),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [1]),
        .I5(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [1]),
        .O(\count_value_i_reg[1]_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_SYNC_STAGES = "6" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) (* FIFO_MEMORY_TYPE = "distributed" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "32" *) (* FULL_RESET_VALUE = "0" *) 
(* PROG_EMPTY_THRESH = "3" *) (* PROG_FULL_THRESH = "9" *) (* P_COMMON_CLOCK = "0" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "1" *) (* P_READ_MODE = "0" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "1" *) (* READ_DATA_WIDTH = "34" *) 
(* READ_MODE = "std" *) (* RELATED_CLOCKS = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0707" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "34" *) 
(* WR_DATA_COUNT_WIDTH = "1" *) (* XPM_MODULE = "TRUE" *) (* dont_touch = "true" *) 
module design_1_dfx_controller_0_0_xpm_fifo_async
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [33:0]din;
  output full;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [33:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire rd_clk;
  wire [0:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_clk;
  wire [0:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "6" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "32" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "1088" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "3" *) 
  (* PE_THRESH_MAX = "29" *) 
  (* PE_THRESH_MIN = "3" *) 
  (* PF_THRESH_ADJ = "9" *) 
  (* PF_THRESH_MAX = "29" *) 
  (* PF_THRESH_MIN = "9" *) 
  (* PROG_EMPTY_THRESH = "3" *) 
  (* PROG_FULL_THRESH = "9" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* RD_DC_WIDTH_EXT = "6" *) 
  (* RD_LATENCY = "0" *) 
  (* RD_MODE = "0" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "34" *) 
  (* READ_MODE = "0" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "34" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* WR_DC_WIDTH_EXT = "6" *) 
  (* WR_DEPTH_LOG = "5" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_dfx_controller_0_0_xpm_fifo_base \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .sbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "6" *) (* COMMON_CLOCK = "0" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000011100000111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "1" *) (* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "32" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "1088" *) (* FIFO_WRITE_DEPTH = "32" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* PE_THRESH_ADJ = "3" *) 
(* PE_THRESH_MAX = "29" *) (* PE_THRESH_MIN = "3" *) (* PF_THRESH_ADJ = "9" *) 
(* PF_THRESH_MAX = "29" *) (* PF_THRESH_MIN = "9" *) (* PROG_EMPTY_THRESH = "3" *) 
(* PROG_FULL_THRESH = "9" *) (* RD_DATA_COUNT_WIDTH = "1" *) (* RD_DC_WIDTH_EXT = "6" *) 
(* RD_LATENCY = "0" *) (* RD_MODE = "0" *) (* RD_PNTR_WIDTH = "5" *) 
(* READ_DATA_WIDTH = "34" *) (* READ_MODE = "0" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "34" *) (* WR_DATA_COUNT_WIDTH = "1" *) (* WR_DC_WIDTH_EXT = "6" *) 
(* WR_DEPTH_LOG = "5" *) (* WR_PNTR_WIDTH = "5" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) 
(* stage2_valid = "1" *) 
module design_1_dfx_controller_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [33:0]din;
  output full;
  output full_n;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [33:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [4:2]diff_pntr_pe;
  wire [5:1]diff_pntr_pf_q;
  wire [5:1]diff_pntr_pf_q0;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire empty_i0;
  wire full;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_8 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [5:5]\grdc.diff_wr_rd_pntr_rdc0_out ;
  wire [5:5]\gwdc.diff_wr_rd_pntr1_out ;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_full;
  wire ram_full_i0;
  wire ram_rd_en_i;
  wire rd_clk;
  wire [0:0]rd_data_count;
  wire rd_en;
  wire [5:0]rd_pntr_ext;
  wire [4:0]rd_pntr_wr;
  wire [4:0]rd_pntr_wr_cdc;
  wire [5:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_7;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [0:0]wr_data_count;
  wire wr_en;
  wire [5:0]wr_pntr_ext;
  wire [5:4]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [4:0]wr_pntr_rd_cdc;
  wire [5:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_0;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [33:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "6" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "6" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_dfx_controller_0_0_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  (* DEST_SYNC_FF = "6" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_dfx_controller_0_0_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext[4:0]));
  design_1_dfx_controller_0_0_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (wrpp1_inst_n_0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ({wrpp2_inst_n_1,wrpp2_inst_n_2}),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2 (wr_pntr_plus1_pf),
        .ram_full_i0(ram_full_i0),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  design_1_dfx_controller_0_0_xpm_fifo_reg_vec__parameterized0 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D(rd_pntr_wr_cdc_dc),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  design_1_dfx_controller_0_0_xpm_fifo_reg_vec_32 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 }),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] (empty),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] (rd_pntr_ext[3:0]),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0 (rdp_inst_n_8),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0]_0 (rd_rst_busy),
        .\reg_out_i_reg[2]_0 (\gen_cdc_pntr.wpr_gray_reg_n_8 ),
        .\reg_out_i_reg[4]_0 (wr_pntr_rd_cdc));
  design_1_dfx_controller_0_0_xpm_fifo_reg_vec__parameterized0_33 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(wr_pntr_rd_cdc_dc),
        .O(\grdc.diff_wr_rd_pntr_rdc0_out ),
        .Q(rd_pntr_ext),
        .rd_clk(rd_clk),
        .\reg_out_i_reg[0]_0 (rd_rst_busy));
  (* DEST_SYNC_FF = "6" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "6" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_dfx_controller_0_0_xpm_cdc_gray__parameterized0__2 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "6" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_dfx_controller_0_0_xpm_cdc_gray__2 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[4:0]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .R(rd_rst_busy));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(wrst_busy));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[5]),
        .I1(diff_pntr_pf_q[2]),
        .I2(diff_pntr_pf_q[1]),
        .I3(diff_pntr_pf_q[3]),
        .I4(diff_pntr_pf_q[4]),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_i0),
        .Q(empty),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "34" *) 
  (* BYTE_WRITE_WIDTH_B = "34" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "1088" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "34" *) 
  (* P_MIN_WIDTH_DATA_A = "34" *) 
  (* P_MIN_WIDTH_DATA_B = "34" *) 
  (* P_MIN_WIDTH_DATA_ECC = "34" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "34" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "34" *) 
  (* P_WIDTH_COL_WRITE_B = "34" *) 
  (* READ_DATA_WIDTH_A = "34" *) 
  (* READ_DATA_WIDTH_B = "34" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "0" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "34" *) 
  (* WRITE_DATA_WIDTH_B = "34" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "36" *) 
  (* rstb_loop_iter = "36" *) 
  design_1_dfx_controller_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[4:0]),
        .addrb(rd_pntr_ext[4:0]),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [33:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(1'b0),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc0_out ),
        .Q(rd_data_count),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out ),
        .Q(wr_data_count),
        .R(wrst_busy));
  design_1_dfx_controller_0_0_xpm_counter_updn rdp_inst
       (.E(ram_rd_en_i),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[3]_0 (rdp_inst_n_7),
        .\count_value_i_reg[4]_0 (rdp_inst_n_8),
        .\count_value_i_reg[4]_1 (rdpp1_inst_n_0),
        .\count_value_i_reg[5]_0 (empty),
        .\count_value_i_reg[5]_1 (rd_rst_busy),
        .\gen_pf_ic_rc.ram_empty_i_reg ({\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 }),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  design_1_dfx_controller_0_0_xpm_counter_updn__parameterized0 rdpp1_inst
       (.E(ram_rd_en_i),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 }),
        .\count_value_i_reg[0]_0 (rd_rst_busy),
        .empty_i0(empty_i0),
        .\gen_pf_ic_rc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pf_ic_rc.ram_empty_i_reg_0 (rdp_inst_n_7),
        .\gen_pf_ic_rc.ram_empty_i_reg_1 (\gen_cdc_pntr.wpr_gray_reg_n_8 ),
        .\gen_pf_ic_rc.ram_empty_i_reg_2 (empty),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  design_1_dfx_controller_0_0_xpm_fifo_reg_bit_34 rst_d1_inst
       (.d_out_reg_0(rst_d1_inst_n_1),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (full),
        .p_1_in(p_1_in),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  design_1_dfx_controller_0_0_xpm_counter_updn_35 wrp_inst
       (.E(wr_pntr_plus1_pf_carry),
        .O(\gwdc.diff_wr_rd_pntr1_out ),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[5]_0 (full),
        .\gwdc.wr_data_count_i_reg[5] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  design_1_dfx_controller_0_0_xpm_counter_updn__parameterized0_36 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\count_value_i_reg[2]_0 (wrpp1_inst_n_0),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  design_1_dfx_controller_0_0_xpm_counter_updn__parameterized1 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr[2:0]),
        .\count_value_i_reg[2]_0 (wrpp2_inst_n_0),
        .\count_value_i_reg[4]_0 ({wrpp2_inst_n_1,wrpp2_inst_n_2}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  design_1_dfx_controller_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (rd_rst_busy),
        .\gof.overflow_i_reg (full),
        .\guf.underflow_i_reg (empty),
        .overflow_i0(overflow_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000011100000111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "1" *) (* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "48" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "5" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "9" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "7" *) (* PROG_FULL_THRESH = "11" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "3" *) (* READ_MODE = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0707" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "3" *) (* WR_DATA_COUNT_WIDTH = "4" *) 
(* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "2" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_dfx_controller_0_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [2:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [2:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire [3:0]diff_pntr_pe;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire empty_fwft_i0;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire p_14_in;
  wire prog_empty;
  wire prog_empty_i1;
  wire prog_full;
  wire prog_full_i215_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_6;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_3;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_10;
  wire wrp_inst_n_2;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_2;
  wire xpm_fifo_rst_inst_n_7;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [2:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_2));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_2));
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(empty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_2));
  design_1_dfx_controller_0_0_xpm_counter_updn__parameterized2 \gen_fwft.rdpp1_inst 
       (.Q(curr_fwft_state),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(xpm_fifo_rst_inst_n_2));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00005455)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(empty),
        .O(p_14_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_2));
  LUT4 #(
    .INIT(16'h1000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .O(prog_empty_i1));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_7),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_2));
  LUT4 #(
    .INIT(16'h1000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[3]),
        .I1(diff_pntr_pf_q[2]),
        .I2(diff_pntr_pf_q[4]),
        .I3(diff_pntr_pf_q[1]),
        .O(prog_full_i215_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_6),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "3" *) 
  (* BYTE_WRITE_WIDTH_B = "3" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "48" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "3" *) 
  (* P_MIN_WIDTH_DATA_A = "3" *) 
  (* P_MIN_WIDTH_DATA_B = "3" *) 
  (* P_MIN_WIDTH_DATA_ECC = "3" *) 
  (* P_MIN_WIDTH_DATA_LDW = "3" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "3" *) 
  (* P_WIDTH_COL_WRITE_B = "3" *) 
  (* READ_DATA_WIDTH_A = "3" *) 
  (* READ_DATA_WIDTH_B = "3" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "3" *) 
  (* WRITE_DATA_WIDTH_B = "3" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "4" *) 
  (* rstb_loop_iter = "4" *) 
  design_1_dfx_controller_0_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [2:0]),
        .doutb(dout),
        .ena(ram_wr_en_pf),
        .enb(rdp_inst_n_6),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_2),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_2));
  design_1_dfx_controller_0_0_xpm_counter_updn__parameterized3 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_6),
        .Q(rd_pntr_ext),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (rdp_inst_n_9),
        .\count_value_i_reg[0]_1 (curr_fwft_state),
        .\count_value_i_reg[3]_0 (diff_pntr_pf_q0[4:3]),
        .\count_value_i_reg[4]_0 (\grdc.diff_wr_rd_pntr_rdc [4:2]),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_2),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (rst_d1_inst_n_3),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0 ({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\grdc.rd_data_count_i_reg[4] ({wrp_inst_n_2,wr_pntr_ext}),
        .\grdc.rd_data_count_i_reg[4]_0 (wrp_inst_n_10),
        .p_14_in(p_14_in),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_dfx_controller_0_0_xpm_counter_updn__parameterized4 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (rdp_inst_n_6),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_2),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_dfx_controller_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_2),
        .d_out_reg_0(rst_d1_inst_n_3),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (rdp_inst_n_6),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only(write_only));
  design_1_dfx_controller_0_0_xpm_counter_updn__parameterized3_30 wrp_inst
       (.D(diff_pntr_pe[1:0]),
        .Q({wrp_inst_n_2,wr_pntr_ext}),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (\grdc.diff_wr_rd_pntr_rdc [1]),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[2]_0 (wrp_inst_n_10),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1 (full),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .read_only(read_only),
        .wr_clk(wr_clk));
  design_1_dfx_controller_0_0_xpm_counter_updn__parameterized4_31 wrpp1_inst
       (.D(diff_pntr_pf_q0[2:1]),
        .Q({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\count_value_i_reg[1]_0 (wrpp1_inst_n_6),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] (rdp_inst_n_6),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  design_1_dfx_controller_0_0_xpm_fifo_rst__parameterized0 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_2),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 (rdp_inst_n_6),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (xpm_fifo_rst_inst_n_7),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (xpm_fifo_rst_inst_n_0),
        .\grdc.rd_data_count_i_reg[1] (curr_fwft_state),
        .leaving_empty0(leaving_empty0),
        .prog_empty(prog_empty),
        .prog_empty_i1(prog_empty_i1),
        .prog_full(prog_full),
        .prog_full_i215_in(prog_full_i215_in),
        .ram_full_i0(ram_full_i0),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .read_only(read_only),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only_q(write_only_q));
endmodule

module design_1_dfx_controller_0_0_xpm_fifo_reg_bit
   (rst_d1,
    overflow_i0,
    write_only,
    d_out_reg_0,
    Q,
    wr_clk,
    \gof.overflow_i_reg ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 );
  output rst_d1;
  output overflow_i0;
  output write_only;
  output d_out_reg_0;
  input [0:0]Q;
  input wr_clk;
  input \gof.overflow_i_reg ;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;

  wire [0:0]Q;
  wire d_out_reg_0;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4 
       (.I0(rst_d1),
        .I1(Q),
        .I2(wr_en),
        .I3(\gof.overflow_i_reg ),
        .O(d_out_reg_0));
  LUT5 #(
    .INIT(32'h04000404)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(write_only));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_dfx_controller_0_0_xpm_fifo_reg_bit_34
   (rst_d1,
    d_out_reg_0,
    wrst_busy,
    wr_clk,
    prog_full,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    p_1_in,
    rst);
  output rst_d1;
  output d_out_reg_0;
  input wrst_busy;
  input wr_clk;
  input prog_full;
  input \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  input p_1_in;
  input rst;

  wire d_out_reg_0;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire p_1_in;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CFC04540)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(rst_d1),
        .I1(prog_full),
        .I2(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ),
        .I3(p_1_in),
        .I4(rst),
        .I5(wrst_busy),
        .O(d_out_reg_0));
endmodule

module design_1_dfx_controller_0_0_xpm_fifo_reg_vec
   (ram_full_i0,
    Q,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    E,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2 ,
    wrst_busy,
    D,
    wr_clk);
  output ram_full_i0;
  output [4:0]Q;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input [0:0]E;
  input \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [1:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ;
  input [1:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2 ;
  input wrst_busy;
  input [4:0]D;
  input wr_clk;

  wire [4:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire [1:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 ;
  wire [1:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2 ;
  wire ram_full_i0;
  wire wr_clk;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF8888888)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(E),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .O(ram_full_i0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2 [0]),
        .I2(Q[4]),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2 [1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(Q[4]),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1 [1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module design_1_dfx_controller_0_0_xpm_fifo_reg_vec_32
   (D,
    Q,
    \reg_out_i_reg[2]_0 ,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] ,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0 ,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ,
    rd_en,
    \reg_out_i_reg[0]_0 ,
    \reg_out_i_reg[4]_0 ,
    rd_clk);
  output [2:0]D;
  output [4:0]Q;
  output \reg_out_i_reg[2]_0 ;
  input [3:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] ;
  input \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0 ;
  input \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ;
  input rd_en;
  input \reg_out_i_reg[0]_0 ;
  input [4:0]\reg_out_i_reg[4]_0 ;
  input rd_clk;

  wire [2:0]D;
  wire [4:0]Q;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ;
  wire [3:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0 ;
  wire rd_clk;
  wire rd_en;
  wire \reg_out_i_reg[0]_0 ;
  wire \reg_out_i_reg[2]_0 ;
  wire [4:0]\reg_out_i_reg[4]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[2]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [2]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4D00FF4DB2FF00B2)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1 
       (.I0(Q[2]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [2]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [3]),
        .I4(Q[3]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h8ECF0C8E8ECF8ECF)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [1]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [0]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] ),
        .I5(rd_en),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[2]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [2]),
        .I2(Q[1]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [1]),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] [0]),
        .I5(Q[0]),
        .O(\reg_out_i_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [4]),
        .Q(Q[4]),
        .R(\reg_out_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module design_1_dfx_controller_0_0_xpm_fifo_reg_vec__parameterized0
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [5:0]Q;
  input wrst_busy;
  input [5:0]D;
  input wr_clk;

  wire [5:0]D;
  wire [5:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module design_1_dfx_controller_0_0_xpm_fifo_reg_vec__parameterized0_33
   (O,
    Q,
    \reg_out_i_reg[0]_0 ,
    D,
    rd_clk);
  output [0:0]O;
  input [5:0]Q;
  input \reg_out_i_reg[0]_0 ;
  input [5:0]D;
  input rd_clk;

  wire [5:0]D;
  wire [0:0]O;
  wire [5:0]Q;
  wire \grdc.rd_data_count_i[5]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_4_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_5_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_6_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_7_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_8_n_0 ;
  wire \grdc.rd_data_count_i_reg[5]_i_1_n_3 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_0 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_1 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_2 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_3 ;
  wire rd_clk;
  wire \reg_out_i_reg[0]_0 ;
  wire \reg_out_i_reg_n_0_[0] ;
  wire \reg_out_i_reg_n_0_[1] ;
  wire \reg_out_i_reg_n_0_[2] ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire \reg_out_i_reg_n_0_[5] ;
  wire [3:1]\NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_3 
       (.I0(\reg_out_i_reg_n_0_[5] ),
        .I1(Q[5]),
        .O(\grdc.rd_data_count_i[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_4 
       (.I0(\reg_out_i_reg_n_0_[4] ),
        .I1(Q[4]),
        .O(\grdc.rd_data_count_i[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_5 
       (.I0(\reg_out_i_reg_n_0_[3] ),
        .I1(Q[3]),
        .O(\grdc.rd_data_count_i[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_6 
       (.I0(\reg_out_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .O(\grdc.rd_data_count_i[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_7 
       (.I0(\reg_out_i_reg_n_0_[1] ),
        .I1(Q[1]),
        .O(\grdc.rd_data_count_i[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_8 
       (.I0(\reg_out_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(\grdc.rd_data_count_i[5]_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grdc.rd_data_count_i_reg[5]_i_1 
       (.CI(\grdc.rd_data_count_i_reg[5]_i_2_n_0 ),
        .CO({\NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED [3:1],\grdc.rd_data_count_i_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\reg_out_i_reg_n_0_[4] }),
        .O({\NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED [3:2],O,\NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,\grdc.rd_data_count_i[5]_i_3_n_0 ,\grdc.rd_data_count_i[5]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grdc.rd_data_count_i_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\grdc.rd_data_count_i_reg[5]_i_2_n_0 ,\grdc.rd_data_count_i_reg[5]_i_2_n_1 ,\grdc.rd_data_count_i_reg[5]_i_2_n_2 ,\grdc.rd_data_count_i_reg[5]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\reg_out_i_reg_n_0_[3] ,\reg_out_i_reg_n_0_[2] ,\reg_out_i_reg_n_0_[1] ,\reg_out_i_reg_n_0_[0] }),
        .O(\NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({\grdc.rd_data_count_i[5]_i_5_n_0 ,\grdc.rd_data_count_i[5]_i_6_n_0 ,\grdc.rd_data_count_i[5]_i_7_n_0 ,\grdc.rd_data_count_i[5]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\reg_out_i_reg_n_0_[0] ),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\reg_out_i_reg_n_0_[1] ),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\reg_out_i_reg_n_0_[2] ),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\reg_out_i_reg_n_0_[5] ),
        .R(\reg_out_i_reg[0]_0 ));
endmodule

module design_1_dfx_controller_0_0_xpm_fifo_rst
   (\gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    wrst_busy,
    overflow_i0,
    E,
    wr_rst_busy,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    \gof.overflow_i_reg ,
    rst_d1,
    wr_en,
    rd_en,
    \guf.underflow_i_reg );
  output \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  output wrst_busy;
  output overflow_i0;
  output [0:0]E;
  output wr_rst_busy;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input \gof.overflow_i_reg ;
  input rst_d1;
  input wr_en;
  input rd_en;
  input \guf.underflow_i_reg ;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0 ;
  wire \__0/i__n_0 ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire \gof.overflow_i_reg ;
  wire \guf.underflow_i_reg ;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h555555555555FFD5)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF800F800FF00F800)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I3(\/i__n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1000100010000000)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .I2(\/i__n_0 ),
        .I3(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\__0/i__n_0 ),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0 ),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\__0/i__n_0 ));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i0 ),
        .Q(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF80000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "6" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_dfx_controller_0_0_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAAE)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "6" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_dfx_controller_0_0_xpm_cdc_sync_rst__2 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gof.overflow_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gof.overflow_i_reg ),
        .I1(wrst_busy),
        .I2(rst_d1),
        .I3(wr_en),
        .O(overflow_i0));
  LUT3 #(
    .INIT(8'hC8)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(rd_en),
        .I2(\guf.underflow_i_reg ),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_dfx_controller_0_0_xpm_fifo_rst__parameterized0
   (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    read_only,
    Q,
    ram_full_i0,
    ram_wr_en_pf,
    wr_rst_busy,
    SR,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    underflow_i0,
    prog_full,
    prog_full_i215_in,
    ram_wr_en_pf_q,
    ram_rd_en_pf_q,
    rst,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1 ,
    wr_en,
    rst_d1,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ,
    leaving_empty0,
    \grdc.rd_data_count_i_reg[1] ,
    write_only_q,
    prog_empty,
    prog_empty_i1,
    read_only_q,
    rd_en,
    wr_clk);
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  output read_only;
  output [0:0]Q;
  output ram_full_i0;
  output ram_wr_en_pf;
  output wr_rst_busy;
  output [0:0]SR;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  output underflow_i0;
  input prog_full;
  input prog_full_i215_in;
  input ram_wr_en_pf_q;
  input ram_rd_en_pf_q;
  input rst;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1 ;
  input wr_en;
  input rst_d1;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input leaving_empty0;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input write_only_q;
  input prog_empty;
  input prog_empty_i1;
  input read_only_q;
  input rd_en;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [1:0]\grdc.rd_data_count_i_reg[1] ;
  wire leaving_empty0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire prog_empty_i1;
  wire prog_full;
  wire prog_full_i215_in;
  wire ram_full_i0;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only_q;

  LUT6 #(
    .INIT(64'h00FFFFFF00008080)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .I3(leaving_empty0),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1 ),
        .O(ram_full_i0));
  LUT5 #(
    .INIT(32'hFFFFFC4C)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(write_only_q),
        .I1(prog_empty),
        .I2(prog_empty_i1),
        .I3(read_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ));
  LUT6 #(
    .INIT(64'h4444444444444044)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1 ),
        .I3(wr_en),
        .I4(Q),
        .I5(rst_d1),
        .O(read_only));
  LUT5 #(
    .INIT(32'h0000A2EA)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(prog_full),
        .I1(prog_full_i215_in),
        .I2(ram_wr_en_pf_q),
        .I3(ram_rd_en_pf_q),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(Q),
        .I1(rst_d1),
        .I2(rst),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1 ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[1] [0]),
        .I2(\grdc.rd_data_count_i_reg[1] [1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ),
        .I1(Q),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0000011100000111" *) (* FIFO_MEMORY_TYPE = "distributed" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) (* PROG_EMPTY_THRESH = "7" *) 
(* PROG_FULL_THRESH = "11" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "1" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "3" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "3" *) (* WR_DATA_COUNT_WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) 
module design_1_dfx_controller_0_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [2:0]din;
  output full;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [2:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "48" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "5" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "9" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "7" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "3" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "3" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_dfx_controller_0_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "34" *) (* BYTE_WRITE_WIDTH_B = "34" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "1088" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "32" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "34" *) 
(* P_MIN_WIDTH_DATA_A = "34" *) (* P_MIN_WIDTH_DATA_B = "34" *) (* P_MIN_WIDTH_DATA_ECC = "34" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "34" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) (* P_WIDTH_ADDR_READ_B = "5" *) 
(* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) (* P_WIDTH_COL_WRITE_A = "34" *) 
(* P_WIDTH_COL_WRITE_B = "34" *) (* READ_DATA_WIDTH_A = "34" *) (* READ_DATA_WIDTH_B = "34" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "0" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "0" *) 
(* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "34" *) (* WRITE_DATA_WIDTH_B = "34" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "1" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) (* rsta_loop_iter = "36" *) (* rstb_loop_iter = "36" *) 
module design_1_dfx_controller_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [33:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [33:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [33:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [33:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [33:0]dina;
  wire [33:0]doutb;
  wire ena;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1088" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(doutb[1:0]),
        .DOB(doutb[3:2]),
        .DOC(doutb[5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1088" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[13:12]),
        .DIB(dina[15:14]),
        .DIC(dina[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(doutb[13:12]),
        .DOB(doutb[15:14]),
        .DOC(doutb[17:16]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1088" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[19:18]),
        .DIB(dina[21:20]),
        .DIC(dina[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(doutb[19:18]),
        .DOB(doutb[21:20]),
        .DOC(doutb[23:22]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1088" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[25:24]),
        .DIB(dina[27:26]),
        .DIC(dina[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(doutb[25:24]),
        .DOB(doutb[27:26]),
        .DOC(doutb[29:28]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1088" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "33" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[31:30]),
        .DIB(dina[33:32]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(doutb[31:30]),
        .DOB(doutb[33:32]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1088" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addra),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(doutb[7:6]),
        .DOB(doutb[9:8]),
        .DOC(doutb[11:10]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "3" *) (* BYTE_WRITE_WIDTH_B = "3" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "48" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) 
(* P_MIN_WIDTH_DATA = "3" *) (* P_MIN_WIDTH_DATA_A = "3" *) (* P_MIN_WIDTH_DATA_B = "3" *) 
(* P_MIN_WIDTH_DATA_ECC = "3" *) (* P_MIN_WIDTH_DATA_LDW = "3" *) (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "3" *) (* P_WIDTH_COL_WRITE_B = "3" *) (* READ_DATA_WIDTH_A = "3" *) 
(* READ_DATA_WIDTH_B = "3" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "3" *) (* WRITE_DATA_WIDTH_B = "3" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "4" *) 
(* rstb_loop_iter = "4" *) 
module design_1_dfx_controller_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [2:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [2:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [2:0]dina;
  wire [2:0]doutb;
  wire ena;
  wire enb;
  wire [2:0]\gen_rd_b.doutb_reg ;
  wire [2:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1_n_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1_n_0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1 
       (.I0(\gen_rd_b.doutb_reg [0]),
        .I1(regceb),
        .I2(doutb[0]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1 
       (.I0(\gen_rd_b.doutb_reg [1]),
        .I1(regceb),
        .I2(doutb[1]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1 
       (.I0(\gen_rd_b.doutb_reg [2]),
        .I1(regceb),
        .I2(doutb[2]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(1'b1),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1_n_0 ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(1'b1),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1_n_0 ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(1'b1),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1_n_0 ),
        .Q(doutb[2]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "48" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB({1'b0,dina[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOB_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [2]}),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

module design_1_dfx_controller_0_0_axi_lite_if
   (s_axi_reg_rresp,
    reset_ah,
    E,
    vsm_reg_tvalid,
    s_axi_reg_bresp,
    s_axi_reg_bvalid,
    s_axi_reg_rvalid,
    s_axi_reg_awready,
    axi_write_complete037_out,
    Q,
    write_to_trigger_registers_cmb,
    axi_write_complete0,
    write_to_bs_info_registers_cmb,
    axi_write_complete033_out,
    write_to_rm_info_registers_cmb,
    reg_tready_d0,
    \vsm_addr_reg[6]_0 ,
    write_to_sw_trigger_reg_cmb,
    sw_ok_to_proceed_d00,
    \vsm_wdata_reg[31]_0 ,
    \vsm_wdata_reg[1]_0 ,
    reset_0,
    reg_write_complete_ctrl_reg_reg,
    \vsm_addr_reg[2]_0 ,
    \vsm_wdata_reg[0]_0 ,
    user_restarted_with_status068_out,
    s_axis_ctrl_tready_i1,
    \sw_trigger_id_reg[0] ,
    vsm_rnw_reg_0,
    \vsm_addr_reg[4]_0 ,
    \vsm_addr_reg[2]_1 ,
    start_axi_read039_out,
    read_from_trigger_registers_cmb,
    start_axi_read0,
    read_from_bs_info_registers_cmb,
    start_axi_read035_out,
    read_from_rm_info_registers_cmb,
    \rm_id_reg[0] ,
    \b_rm_info.bs_addr_reg[0] ,
    \opt_has_pipe.first_q_reg[0] ,
    \vsm_addr_reg[3]_0 ,
    \vsm_addr_reg[2]_2 ,
    \vsm_addr_reg[6]_1 ,
    \vsm_addr_reg[2]_3 ,
    \vsm_wdata_reg[0]_1 ,
    in_shutdown_reg,
    \vsm_addr_reg[4]_1 ,
    \b_bs_info.reg_rdata_bs_table_size_reg[9] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[10] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[11] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[12] ,
    s_axi_reg_rdata,
    clk,
    s_axi_reg_arvalid,
    vsm_reg_tready,
    reset,
    \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ,
    \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg ,
    \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ,
    reg_tready_d1_reg,
    in_shutdown,
    reg_write_complete_ctrl_reg,
    sw_trigger_id,
    \reg_rdata_reg[0] ,
    out,
    \reg_rdata_reg[31] ,
    d1,
    \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg ,
    \b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_reg ,
    vsm_VS_0_fetch_rm_id,
    bs_addr,
    \b_bs_info.reg_rdata_bs_table_address_reg[31] ,
    \b_bs_info.reg_rdata_bs_table_address_reg[31]_0 ,
    s_axi_reg_bready,
    s_axi_reg_rready,
    s_axi_reg_wvalid,
    s_axi_reg_awvalid,
    s_axi_reg_araddr,
    s_axi_reg_awaddr,
    \s_axi_rresp_i[1]_i_3 ,
    \s_axi_rresp_i_reg[1]_0 ,
    sw_trigger_pending,
    \reg_rdata_reg[31]_0 ,
    \reg_rdata_reg[12] ,
    \reg_rdata_reg[12]_0 ,
    reg_rdata_rm_table_ctrl1_out,
    D,
    s_axi_reg_wdata);
  output [0:0]s_axi_reg_rresp;
  output reset_ah;
  output [0:0]E;
  output vsm_reg_tvalid;
  output [0:0]s_axi_reg_bresp;
  output s_axi_reg_bvalid;
  output s_axi_reg_rvalid;
  output s_axi_reg_awready;
  output axi_write_complete037_out;
  output [2:0]Q;
  output write_to_trigger_registers_cmb;
  output axi_write_complete0;
  output write_to_bs_info_registers_cmb;
  output axi_write_complete033_out;
  output write_to_rm_info_registers_cmb;
  output reg_tready_d0;
  output \vsm_addr_reg[6]_0 ;
  output write_to_sw_trigger_reg_cmb;
  output sw_ok_to_proceed_d00;
  output [31:0]\vsm_wdata_reg[31]_0 ;
  output \vsm_wdata_reg[1]_0 ;
  output reset_0;
  output reg_write_complete_ctrl_reg_reg;
  output \vsm_addr_reg[2]_0 ;
  output \vsm_wdata_reg[0]_0 ;
  output user_restarted_with_status068_out;
  output s_axis_ctrl_tready_i1;
  output \sw_trigger_id_reg[0] ;
  output vsm_rnw_reg_0;
  output \vsm_addr_reg[4]_0 ;
  output \vsm_addr_reg[2]_1 ;
  output start_axi_read039_out;
  output read_from_trigger_registers_cmb;
  output start_axi_read0;
  output read_from_bs_info_registers_cmb;
  output start_axi_read035_out;
  output read_from_rm_info_registers_cmb;
  output \rm_id_reg[0] ;
  output \b_rm_info.bs_addr_reg[0] ;
  output \opt_has_pipe.first_q_reg[0] ;
  output [0:0]\vsm_addr_reg[3]_0 ;
  output [0:0]\vsm_addr_reg[2]_2 ;
  output \vsm_addr_reg[6]_1 ;
  output \vsm_addr_reg[2]_3 ;
  output \vsm_wdata_reg[0]_1 ;
  output in_shutdown_reg;
  output \vsm_addr_reg[4]_1 ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[9] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[10] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[11] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[12] ;
  output [31:0]s_axi_reg_rdata;
  input clk;
  input s_axi_reg_arvalid;
  input [0:0]vsm_reg_tready;
  input reset;
  input \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ;
  input \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg ;
  input \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ;
  input reg_tready_d1_reg;
  input in_shutdown;
  input reg_write_complete_ctrl_reg;
  input sw_trigger_id;
  input [0:0]\reg_rdata_reg[0] ;
  input out;
  input \reg_rdata_reg[31] ;
  input d1;
  input \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg ;
  input \b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_reg ;
  input vsm_VS_0_fetch_rm_id;
  input bs_addr;
  input \b_bs_info.reg_rdata_bs_table_address_reg[31] ;
  input \b_bs_info.reg_rdata_bs_table_address_reg[31]_0 ;
  input s_axi_reg_bready;
  input s_axi_reg_rready;
  input s_axi_reg_wvalid;
  input s_axi_reg_awvalid;
  input [4:0]s_axi_reg_araddr;
  input [4:0]s_axi_reg_awaddr;
  input \s_axi_rresp_i[1]_i_3 ;
  input \s_axi_rresp_i_reg[1]_0 ;
  input sw_trigger_pending;
  input \reg_rdata_reg[31]_0 ;
  input [3:0]\reg_rdata_reg[12] ;
  input [3:0]\reg_rdata_reg[12]_0 ;
  input [3:0]reg_rdata_rm_table_ctrl1_out;
  input [31:0]D;
  input [31:0]s_axi_reg_wdata;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_onehot_current_state[0]_i_1_n_0 ;
  wire \FSM_onehot_current_state[0]_i_2_n_0 ;
  wire \FSM_onehot_current_state[1]_i_1_n_0 ;
  wire \FSM_onehot_current_state[2]_i_1_n_0 ;
  wire \FSM_onehot_current_state[3]_i_1_n_0 ;
  wire \FSM_onehot_current_state[4]_i_1_n_0 ;
  wire \FSM_onehot_current_state[4]_i_2_n_0 ;
  wire \FSM_onehot_current_state[4]_i_3_n_0 ;
  wire \FSM_onehot_current_state[4]_i_4_n_0 ;
  wire \FSM_onehot_current_state_reg_n_0_[0] ;
  wire \FSM_onehot_current_state_reg_n_0_[1] ;
  wire \FSM_onehot_current_state_reg_n_0_[3] ;
  wire \FSM_onehot_current_state_reg_n_0_[4] ;
  wire [2:0]Q;
  wire axi_write_complete0;
  wire axi_write_complete033_out;
  wire axi_write_complete037_out;
  wire \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg ;
  wire \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg ;
  wire \b_bs_info.reg_rdata_bs_table_address_reg[31] ;
  wire \b_bs_info.reg_rdata_bs_table_address_reg[31]_0 ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[10] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[11] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[12] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[9] ;
  wire \b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_reg ;
  wire \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ;
  wire \b_rm_info.bs_addr_reg[0] ;
  wire \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ;
  wire bs_addr;
  wire clk;
  wire d1;
  wire in_shutdown;
  wire in_shutdown_reg;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire out;
  wire p_1_in;
  wire read_from_bs_info_registers_cmb;
  wire read_from_rm_info_registers_cmb;
  wire read_from_trigger_registers_cmb;
  wire \reg_rdata[12]_i_2_n_0 ;
  wire [0:0]\reg_rdata_reg[0] ;
  wire [3:0]\reg_rdata_reg[12] ;
  wire [3:0]\reg_rdata_reg[12]_0 ;
  wire \reg_rdata_reg[31] ;
  wire \reg_rdata_reg[31]_0 ;
  wire [3:0]reg_rdata_rm_table_ctrl1_out;
  wire reg_tready_d0;
  wire reg_tready_d1_reg;
  wire reg_write_complete_ctrl_reg;
  wire reg_write_complete_ctrl_reg_reg;
  wire reset;
  wire reset_0;
  wire reset_ah;
  wire \rm_id_reg[0] ;
  wire rm_reset_i_i_5_n_0;
  wire rm_reset_i_i_6_n_0;
  wire \s_axi_bresp_i[1]_i_1_n_0 ;
  wire s_axi_bvalid_i_i_1_n_0;
  wire [4:0]s_axi_reg_araddr;
  wire s_axi_reg_arvalid;
  wire [4:0]s_axi_reg_awaddr;
  wire s_axi_reg_awready;
  wire s_axi_reg_awvalid;
  wire s_axi_reg_bready;
  wire [0:0]s_axi_reg_bresp;
  wire s_axi_reg_bvalid;
  wire [31:0]s_axi_reg_rdata;
  wire s_axi_reg_rready;
  wire [0:0]s_axi_reg_rresp;
  wire s_axi_reg_rvalid;
  wire [31:0]s_axi_reg_wdata;
  wire s_axi_reg_wvalid;
  wire \s_axi_rresp_i[1]_i_2_n_0 ;
  wire \s_axi_rresp_i[1]_i_3 ;
  wire \s_axi_rresp_i_reg[1]_0 ;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axis_ctrl_tready_i1;
  wire start_axi_read0;
  wire start_axi_read035_out;
  wire start_axi_read039_out;
  wire sw_ok_to_proceed_d00;
  wire sw_ok_to_proceed_d0_i_2_n_0;
  wire sw_ok_to_proceed_d0_i_3_n_0;
  wire sw_trigger_id;
  wire \sw_trigger_id[0]_i_2_n_0 ;
  wire \sw_trigger_id_reg[0] ;
  wire sw_trigger_pending;
  wire user_restarted_with_status068_out;
  wire vsm_VS_0_fetch_rm_id;
  wire [6:2]vsm_addr_i;
  wire \vsm_addr_reg[2]_0 ;
  wire \vsm_addr_reg[2]_1 ;
  wire [0:0]\vsm_addr_reg[2]_2 ;
  wire \vsm_addr_reg[2]_3 ;
  wire [0:0]\vsm_addr_reg[3]_0 ;
  wire \vsm_addr_reg[4]_0 ;
  wire \vsm_addr_reg[4]_1 ;
  wire \vsm_addr_reg[6]_0 ;
  wire \vsm_addr_reg[6]_1 ;
  wire [6:5]vsm_reg_addr;
  wire vsm_reg_error;
  wire vsm_reg_rnw;
  wire [0:0]vsm_reg_tready;
  wire vsm_reg_tvalid;
  wire vsm_rnw_reg_0;
  wire vsm_tvalid_i0;
  wire \vsm_wdata_reg[0]_0 ;
  wire \vsm_wdata_reg[0]_1 ;
  wire \vsm_wdata_reg[1]_0 ;
  wire [31:0]\vsm_wdata_reg[31]_0 ;
  wire write_to_bs_info_registers_cmb;
  wire write_to_rm_info_registers_cmb;
  wire write_to_sw_trigger_reg_cmb;
  wire write_to_trigger_registers_cmb;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_current_state[0]_i_1 
       (.I0(\FSM_onehot_current_state[0]_i_2_n_0 ),
        .I1(\FSM_onehot_current_state_reg_n_0_[1] ),
        .I2(p_1_in),
        .O(\FSM_onehot_current_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFF8F8C8C)) 
    \FSM_onehot_current_state[0]_i_2 
       (.I0(s_axi_reg_rready),
        .I1(\FSM_onehot_current_state_reg_n_0_[4] ),
        .I2(vsm_reg_tready),
        .I3(s_axi_reg_bready),
        .I4(\FSM_onehot_current_state_reg_n_0_[3] ),
        .O(\FSM_onehot_current_state[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_onehot_current_state[1]_i_1 
       (.I0(\FSM_onehot_current_state_reg_n_0_[3] ),
        .I1(s_axi_reg_bready),
        .I2(vsm_reg_tready),
        .O(\FSM_onehot_current_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_onehot_current_state[2]_i_1 
       (.I0(\FSM_onehot_current_state_reg_n_0_[4] ),
        .I1(s_axi_reg_rready),
        .I2(vsm_reg_tready),
        .O(\FSM_onehot_current_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_current_state[3]_i_1 
       (.I0(\FSM_onehot_current_state_reg_n_0_[0] ),
        .I1(s_axi_reg_arvalid),
        .O(\FSM_onehot_current_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFF4F4F4)) 
    \FSM_onehot_current_state[4]_i_1 
       (.I0(\FSM_onehot_current_state[4]_i_3_n_0 ),
        .I1(\FSM_onehot_current_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_current_state[4]_i_4_n_0 ),
        .I3(vsm_reg_tready),
        .I4(\FSM_onehot_current_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_current_state_reg_n_0_[4] ),
        .O(\FSM_onehot_current_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_current_state[4]_i_2 
       (.I0(s_axi_reg_arvalid),
        .I1(\FSM_onehot_current_state_reg_n_0_[0] ),
        .O(\FSM_onehot_current_state[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \FSM_onehot_current_state[4]_i_3 
       (.I0(s_axi_reg_awvalid),
        .I1(s_axi_reg_wvalid),
        .I2(s_axi_reg_arvalid),
        .O(\FSM_onehot_current_state[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_current_state[4]_i_4 
       (.I0(\FSM_onehot_current_state_reg_n_0_[1] ),
        .I1(s_axi_reg_bready),
        .I2(p_1_in),
        .I3(s_axi_reg_rready),
        .O(\FSM_onehot_current_state[4]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "st_write:01000,st_read:10000,st_read_resp:00100,st_idle:00001,st_write_resp:00010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_current_state_reg[0] 
       (.C(clk),
        .CE(\FSM_onehot_current_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_current_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_current_state_reg_n_0_[0] ),
        .S(reset_ah));
  (* FSM_ENCODED_STATES = "st_write:01000,st_read:10000,st_read_resp:00100,st_idle:00001,st_write_resp:00010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_current_state_reg[1] 
       (.C(clk),
        .CE(\FSM_onehot_current_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_current_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_current_state_reg_n_0_[1] ),
        .R(reset_ah));
  (* FSM_ENCODED_STATES = "st_write:01000,st_read:10000,st_read_resp:00100,st_idle:00001,st_write_resp:00010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_current_state_reg[2] 
       (.C(clk),
        .CE(\FSM_onehot_current_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_current_state[2]_i_1_n_0 ),
        .Q(p_1_in),
        .R(reset_ah));
  (* FSM_ENCODED_STATES = "st_write:01000,st_read:10000,st_read_resp:00100,st_idle:00001,st_write_resp:00010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_current_state_reg[3] 
       (.C(clk),
        .CE(\FSM_onehot_current_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_current_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_current_state_reg_n_0_[3] ),
        .R(reset_ah));
  (* FSM_ENCODED_STATES = "st_write:01000,st_read:10000,st_read_resp:00100,st_idle:00001,st_write_resp:00010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_current_state_reg[4] 
       (.C(clk),
        .CE(\FSM_onehot_current_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_current_state[4]_i_2_n_0 ),
        .Q(\FSM_onehot_current_state_reg_n_0_[4] ),
        .R(reset_ah));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_i_1 
       (.I0(vsm_reg_rnw),
        .I1(vsm_reg_tvalid),
        .I2(vsm_reg_addr[5]),
        .I3(vsm_reg_addr[6]),
        .I4(\b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg ),
        .O(start_axi_read0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_i_1 
       (.I0(vsm_reg_addr[5]),
        .I1(vsm_reg_addr[6]),
        .I2(vsm_reg_tvalid),
        .I3(vsm_reg_rnw),
        .I4(\b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg ),
        .O(axi_write_complete0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \b_bs_info.b_write_to_bs_info_registers_edge.d1_i_1 
       (.I0(vsm_reg_rnw),
        .I1(vsm_reg_tvalid),
        .I2(vsm_reg_addr[6]),
        .I3(vsm_reg_addr[5]),
        .O(write_to_bs_info_registers_cmb));
  LUT6 #(
    .INIT(64'hCA0A0A0A0A0A0A0A)) 
    \b_bs_info.gen_address_reg.access_address_del[0]_i_1 
       (.I0(bs_addr),
        .I1(vsm_reg_tvalid),
        .I2(in_shutdown),
        .I3(Q[2]),
        .I4(vsm_reg_addr[5]),
        .I5(vsm_reg_addr[6]),
        .O(\b_rm_info.bs_addr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \b_bs_info.reg_rdata_bs_table_address[31]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\b_bs_info.reg_rdata_bs_table_address_reg[31] ),
        .I3(\b_bs_info.reg_rdata_bs_table_address_reg[31]_0 ),
        .O(\vsm_addr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \b_bs_info.reg_rdata_bs_table_size[31]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\b_bs_info.reg_rdata_bs_table_address_reg[31] ),
        .I3(\b_bs_info.reg_rdata_bs_table_address_reg[31]_0 ),
        .O(\vsm_addr_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_i_1 
       (.I0(vsm_reg_rnw),
        .I1(vsm_reg_tvalid),
        .I2(vsm_reg_addr[6]),
        .I3(vsm_reg_addr[5]),
        .I4(\b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_reg ),
        .O(start_axi_read035_out));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_i_1 
       (.I0(vsm_reg_addr[6]),
        .I1(vsm_reg_addr[5]),
        .I2(vsm_reg_tvalid),
        .I3(vsm_reg_rnw),
        .I4(\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ),
        .O(axi_write_complete033_out));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \b_rm_info.b_write_to_rm_info_registers_edge.d1_i_1 
       (.I0(vsm_reg_rnw),
        .I1(vsm_reg_tvalid),
        .I2(vsm_reg_addr[5]),
        .I3(vsm_reg_addr[6]),
        .O(write_to_rm_info_registers_cmb));
  LUT6 #(
    .INIT(64'h0A0A0A0ACA0A0A0A)) 
    \b_rm_info.gen_address_reg.access_address_del[0]_i_1 
       (.I0(vsm_VS_0_fetch_rm_id),
        .I1(vsm_reg_tvalid),
        .I2(in_shutdown),
        .I3(Q[1]),
        .I4(vsm_reg_addr[6]),
        .I5(vsm_reg_addr[5]),
        .O(\rm_id_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \b_trigger_table.b_read_from_trigger_registers_edge.start_axi_read_i_1 
       (.I0(vsm_reg_rnw),
        .I1(vsm_reg_tvalid),
        .I2(vsm_reg_addr[6]),
        .I3(vsm_reg_addr[5]),
        .I4(d1),
        .O(start_axi_read039_out));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_i_1 
       (.I0(vsm_reg_addr[6]),
        .I1(vsm_reg_addr[5]),
        .I2(vsm_reg_tvalid),
        .I3(vsm_reg_rnw),
        .I4(\b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ),
        .O(axi_write_complete037_out));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \b_trigger_table.b_write_to_trigger_registers_edge.d1_i_1 
       (.I0(vsm_reg_rnw),
        .I1(vsm_reg_tvalid),
        .I2(vsm_reg_addr[5]),
        .I3(vsm_reg_addr[6]),
        .O(write_to_trigger_registers_cmb));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \b_trigger_table.gen_address_reg.access_address_del[0]_i_2 
       (.I0(vsm_reg_addr[6]),
        .I1(vsm_reg_addr[5]),
        .O(\vsm_addr_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \opt_has_pipe.first_q[0]_i_1__2 
       (.I0(vsm_reg_addr[5]),
        .I1(vsm_reg_addr[6]),
        .I2(vsm_reg_tvalid),
        .I3(vsm_reg_rnw),
        .O(read_from_trigger_registers_cmb));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \opt_has_pipe.first_q[0]_i_1__3 
       (.I0(vsm_reg_addr[6]),
        .I1(vsm_reg_addr[5]),
        .I2(vsm_reg_tvalid),
        .I3(vsm_reg_rnw),
        .O(read_from_bs_info_registers_cmb));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \opt_has_pipe.first_q[0]_i_1__4 
       (.I0(vsm_reg_addr[5]),
        .I1(vsm_reg_addr[6]),
        .I2(vsm_reg_tvalid),
        .I3(vsm_reg_rnw),
        .O(read_from_rm_info_registers_cmb));
  LUT6 #(
    .INIT(64'h8888888C88888880)) 
    \reg_rdata[0]_i_2 
       (.I0(sw_trigger_id),
        .I1(vsm_rnw_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\reg_rdata_reg[0] ),
        .O(\sw_trigger_id_reg[0] ));
  LUT6 #(
    .INIT(64'h54105410FFFF5410)) 
    \reg_rdata[10]_i_1 
       (.I0(\vsm_addr_reg[2]_1 ),
        .I1(\opt_has_pipe.first_q_reg[0] ),
        .I2(\reg_rdata_reg[12] [1]),
        .I3(\reg_rdata_reg[12]_0 [1]),
        .I4(reg_rdata_rm_table_ctrl1_out[1]),
        .I5(\reg_rdata[12]_i_2_n_0 ),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[10] ));
  LUT6 #(
    .INIT(64'h54105410FFFF5410)) 
    \reg_rdata[11]_i_1 
       (.I0(\vsm_addr_reg[2]_1 ),
        .I1(\opt_has_pipe.first_q_reg[0] ),
        .I2(\reg_rdata_reg[12] [2]),
        .I3(\reg_rdata_reg[12]_0 [2]),
        .I4(reg_rdata_rm_table_ctrl1_out[2]),
        .I5(\reg_rdata[12]_i_2_n_0 ),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[11] ));
  LUT6 #(
    .INIT(64'h54105410FFFF5410)) 
    \reg_rdata[12]_i_1 
       (.I0(\vsm_addr_reg[2]_1 ),
        .I1(\opt_has_pipe.first_q_reg[0] ),
        .I2(\reg_rdata_reg[12] [3]),
        .I3(\reg_rdata_reg[12]_0 [3]),
        .I4(reg_rdata_rm_table_ctrl1_out[3]),
        .I5(\reg_rdata[12]_i_2_n_0 ),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[12] ));
  LUT2 #(
    .INIT(4'h7)) 
    \reg_rdata[12]_i_2 
       (.I0(Q[0]),
        .I1(\reg_rdata_reg[31] ),
        .O(\reg_rdata[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFF1F)) 
    \reg_rdata[30]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(out),
        .I3(\reg_rdata_reg[31] ),
        .O(\vsm_addr_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \reg_rdata[30]_i_3 
       (.I0(out),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\opt_has_pipe.first_q_reg[0] ));
  LUT6 #(
    .INIT(64'hFE000000FFFFFFFF)) 
    \reg_rdata[31]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sw_trigger_pending),
        .I4(vsm_rnw_reg_0),
        .I5(\reg_rdata_reg[31]_0 ),
        .O(\vsm_addr_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \reg_rdata[31]_i_3 
       (.I0(vsm_reg_rnw),
        .I1(vsm_reg_tvalid),
        .I2(vsm_reg_addr[5]),
        .I3(vsm_reg_addr[6]),
        .I4(out),
        .I5(\reg_rdata_reg[31] ),
        .O(vsm_rnw_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \reg_rdata[5]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(vsm_rnw_reg_0),
        .O(\vsm_addr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h54105410FFFF5410)) 
    \reg_rdata[9]_i_1 
       (.I0(\vsm_addr_reg[2]_1 ),
        .I1(\opt_has_pipe.first_q_reg[0] ),
        .I2(\reg_rdata_reg[12] [0]),
        .I3(\reg_rdata_reg[12]_0 [0]),
        .I4(reg_rdata_rm_table_ctrl1_out[0]),
        .I5(\reg_rdata[12]_i_2_n_0 ),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    reg_tready_d1_i_1
       (.I0(\vsm_addr_reg[6]_0 ),
        .O(reg_tready_d0));
  LUT6 #(
    .INIT(64'h3330333333323333)) 
    reg_tready_d1_i_2
       (.I0(\s_axi_rresp_i[1]_i_2_n_0 ),
        .I1(reg_tready_d1_reg),
        .I2(vsm_reg_addr[6]),
        .I3(vsm_reg_addr[5]),
        .I4(vsm_reg_tvalid),
        .I5(vsm_reg_rnw),
        .O(\vsm_addr_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    reg_write_complete_ctrl_reg_i_1
       (.I0(\vsm_addr_reg[2]_0 ),
        .I1(vsm_reg_tvalid),
        .I2(vsm_reg_rnw),
        .I3(vsm_reg_addr[5]),
        .I4(vsm_reg_addr[6]),
        .O(s_axis_ctrl_tready_i1));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h01)) 
    reg_write_complete_ctrl_reg_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\vsm_addr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    reg_write_complete_sw_trigger_reg_i_1
       (.I0(vsm_reg_tvalid),
        .I1(vsm_reg_rnw),
        .I2(vsm_reg_addr[5]),
        .I3(vsm_reg_addr[6]),
        .I4(\s_axi_rresp_i[1]_i_2_n_0 ),
        .I5(Q[0]),
        .O(write_to_sw_trigger_reg_cmb));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hB)) 
    rm_decouple_i_i_2
       (.I0(reg_write_complete_ctrl_reg_reg),
        .I1(in_shutdown),
        .O(in_shutdown_reg));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    rm_reset_i_i_3
       (.I0(reg_write_complete_ctrl_reg),
        .I1(\sw_trigger_id[0]_i_2_n_0 ),
        .I2(\vsm_addr_reg[2]_0 ),
        .I3(in_shutdown),
        .I4(rm_reset_i_i_5_n_0),
        .I5(rm_reset_i_i_6_n_0),
        .O(reg_write_complete_ctrl_reg_reg));
  LUT3 #(
    .INIT(8'hFB)) 
    rm_reset_i_i_5
       (.I0(\vsm_wdata_reg[31]_0 [1]),
        .I1(\vsm_wdata_reg[31]_0 [2]),
        .I2(\vsm_wdata_reg[31]_0 [0]),
        .O(rm_reset_i_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rm_reset_i_i_6
       (.I0(\vsm_wdata_reg[31]_0 [4]),
        .I1(\vsm_wdata_reg[31]_0 [3]),
        .I2(\vsm_wdata_reg[31]_0 [7]),
        .I3(\vsm_wdata_reg[31]_0 [6]),
        .I4(\vsm_wdata_reg[31]_0 [5]),
        .O(rm_reset_i_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rm_shutdown_req_i_i_3
       (.I0(reset),
        .I1(reg_write_complete_ctrl_reg_reg),
        .O(reset_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \s_axi_bresp_i[1]_i_1 
       (.I0(vsm_reg_error),
        .I1(vsm_reg_tready),
        .I2(\FSM_onehot_current_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_current_state_reg_n_0_[3] ),
        .I4(s_axi_reg_bresp),
        .O(\s_axi_bresp_i[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_bresp_i_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\s_axi_bresp_i[1]_i_1_n_0 ),
        .Q(s_axi_reg_bresp),
        .R(reset_ah));
  LUT5 #(
    .INIT(32'hFD55FC00)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_reg_bready),
        .I1(\FSM_onehot_current_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_current_state_reg_n_0_[1] ),
        .I3(vsm_reg_tready),
        .I4(s_axi_reg_bvalid),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_reg_bvalid),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(s_axi_reg_rdata[0]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(s_axi_reg_rdata[10]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(s_axi_reg_rdata[11]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(s_axi_reg_rdata[12]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(s_axi_reg_rdata[13]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(s_axi_reg_rdata[14]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(s_axi_reg_rdata[15]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[16] 
       (.C(clk),
        .CE(E),
        .D(D[16]),
        .Q(s_axi_reg_rdata[16]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[17] 
       (.C(clk),
        .CE(E),
        .D(D[17]),
        .Q(s_axi_reg_rdata[17]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[18] 
       (.C(clk),
        .CE(E),
        .D(D[18]),
        .Q(s_axi_reg_rdata[18]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[19] 
       (.C(clk),
        .CE(E),
        .D(D[19]),
        .Q(s_axi_reg_rdata[19]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(s_axi_reg_rdata[1]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[20] 
       (.C(clk),
        .CE(E),
        .D(D[20]),
        .Q(s_axi_reg_rdata[20]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[21] 
       (.C(clk),
        .CE(E),
        .D(D[21]),
        .Q(s_axi_reg_rdata[21]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[22] 
       (.C(clk),
        .CE(E),
        .D(D[22]),
        .Q(s_axi_reg_rdata[22]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[23] 
       (.C(clk),
        .CE(E),
        .D(D[23]),
        .Q(s_axi_reg_rdata[23]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[24] 
       (.C(clk),
        .CE(E),
        .D(D[24]),
        .Q(s_axi_reg_rdata[24]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[25] 
       (.C(clk),
        .CE(E),
        .D(D[25]),
        .Q(s_axi_reg_rdata[25]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[26] 
       (.C(clk),
        .CE(E),
        .D(D[26]),
        .Q(s_axi_reg_rdata[26]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[27] 
       (.C(clk),
        .CE(E),
        .D(D[27]),
        .Q(s_axi_reg_rdata[27]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[28] 
       (.C(clk),
        .CE(E),
        .D(D[28]),
        .Q(s_axi_reg_rdata[28]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[29] 
       (.C(clk),
        .CE(E),
        .D(D[29]),
        .Q(s_axi_reg_rdata[29]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(s_axi_reg_rdata[2]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[30] 
       (.C(clk),
        .CE(E),
        .D(D[30]),
        .Q(s_axi_reg_rdata[30]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(clk),
        .CE(E),
        .D(D[31]),
        .Q(s_axi_reg_rdata[31]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(s_axi_reg_rdata[3]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(s_axi_reg_rdata[4]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(s_axi_reg_rdata[5]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(s_axi_reg_rdata[6]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(s_axi_reg_rdata[7]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(s_axi_reg_rdata[8]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(s_axi_reg_rdata[9]),
        .R(reset_ah));
  LUT3 #(
    .INIT(8'hA8)) 
    s_axi_reg_arready_INST_0
       (.I0(vsm_reg_tready),
        .I1(p_1_in),
        .I2(\FSM_onehot_current_state_reg_n_0_[4] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    s_axi_reg_wready_INST_0
       (.I0(vsm_reg_tready),
        .I1(\FSM_onehot_current_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_current_state_reg_n_0_[3] ),
        .O(s_axi_reg_awready));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \s_axi_rresp_i[1]_i_1 
       (.I0(vsm_reg_tvalid),
        .I1(vsm_reg_addr[5]),
        .I2(vsm_reg_addr[6]),
        .I3(\s_axi_rresp_i[1]_i_2_n_0 ),
        .I4(\s_axi_rresp_i_reg[1]_0 ),
        .O(vsm_reg_error));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \s_axi_rresp_i[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\s_axi_rresp_i[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \s_axi_rresp_i[1]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(out),
        .I3(\s_axi_rresp_i[1]_i_3 ),
        .O(\vsm_addr_reg[2]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rresp_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(vsm_reg_error),
        .Q(s_axi_reg_rresp),
        .R(reset_ah));
  LUT5 #(
    .INIT(32'hFFF22222)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_reg_rvalid),
        .I1(s_axi_reg_rready),
        .I2(\FSM_onehot_current_state_reg_n_0_[4] ),
        .I3(p_1_in),
        .I4(vsm_reg_tready),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_reg_rvalid),
        .R(reset_ah));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00001200)) 
    shutdown_bit_i_2
       (.I0(\vsm_wdata_reg[31]_0 [0]),
        .I1(sw_ok_to_proceed_d0_i_2_n_0),
        .I2(\vsm_wdata_reg[31]_0 [1]),
        .I3(in_shutdown),
        .I4(sw_ok_to_proceed_d0_i_3_n_0),
        .O(\vsm_wdata_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    shutdown_bit_i_5
       (.I0(sw_ok_to_proceed_d0_i_2_n_0),
        .I1(\vsm_wdata_reg[31]_0 [1]),
        .I2(in_shutdown),
        .I3(\vsm_wdata_reg[31]_0 [0]),
        .I4(sw_ok_to_proceed_d0_i_3_n_0),
        .O(\vsm_wdata_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    sw_ok_to_proceed_d0_i_1
       (.I0(sw_ok_to_proceed_d0_i_2_n_0),
        .I1(\vsm_wdata_reg[31]_0 [1]),
        .I2(\vsm_wdata_reg[31]_0 [0]),
        .I3(sw_ok_to_proceed_d0_i_3_n_0),
        .O(sw_ok_to_proceed_d00));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sw_ok_to_proceed_d0_i_2
       (.I0(\vsm_wdata_reg[31]_0 [2]),
        .I1(\vsm_wdata_reg[31]_0 [5]),
        .I2(\vsm_wdata_reg[31]_0 [6]),
        .I3(\vsm_wdata_reg[31]_0 [7]),
        .I4(\vsm_wdata_reg[31]_0 [3]),
        .I5(\vsm_wdata_reg[31]_0 [4]),
        .O(sw_ok_to_proceed_d0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    sw_ok_to_proceed_d0_i_3
       (.I0(reg_write_complete_ctrl_reg),
        .I1(vsm_reg_addr[6]),
        .I2(vsm_reg_addr[5]),
        .I3(vsm_reg_rnw),
        .I4(vsm_reg_tvalid),
        .I5(\vsm_addr_reg[2]_0 ),
        .O(sw_ok_to_proceed_d0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sw_shutdown_req_i_i_1
       (.I0(reset),
        .O(reset_ah));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sw_trigger_id[0]_i_1 
       (.I0(\vsm_wdata_reg[31]_0 [0]),
        .I1(\sw_trigger_id[0]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(sw_trigger_id),
        .O(\vsm_wdata_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \sw_trigger_id[0]_i_2 
       (.I0(vsm_reg_addr[6]),
        .I1(vsm_reg_addr[5]),
        .I2(vsm_reg_rnw),
        .I3(vsm_reg_tvalid),
        .O(\sw_trigger_id[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    user_restarted_with_status_i_1
       (.I0(sw_ok_to_proceed_d0_i_3_n_0),
        .I1(in_shutdown),
        .I2(\vsm_wdata_reg[31]_0 [1]),
        .I3(sw_ok_to_proceed_d0_i_2_n_0),
        .I4(\vsm_wdata_reg[31]_0 [0]),
        .O(user_restarted_with_status068_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \vsm_addr[2]_i_1 
       (.I0(s_axi_reg_araddr[0]),
        .I1(s_axi_reg_arvalid),
        .I2(s_axi_reg_awaddr[0]),
        .O(vsm_addr_i[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vsm_addr[3]_i_1 
       (.I0(s_axi_reg_araddr[1]),
        .I1(s_axi_reg_arvalid),
        .I2(s_axi_reg_awaddr[1]),
        .O(vsm_addr_i[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vsm_addr[4]_i_1 
       (.I0(s_axi_reg_araddr[2]),
        .I1(s_axi_reg_arvalid),
        .I2(s_axi_reg_awaddr[2]),
        .O(vsm_addr_i[4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vsm_addr[5]_i_1 
       (.I0(s_axi_reg_araddr[3]),
        .I1(s_axi_reg_arvalid),
        .I2(s_axi_reg_awaddr[3]),
        .O(vsm_addr_i[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vsm_addr[6]_i_1 
       (.I0(s_axi_reg_araddr[4]),
        .I1(s_axi_reg_arvalid),
        .I2(s_axi_reg_awaddr[4]),
        .O(vsm_addr_i[6]));
  FDRE \vsm_addr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(vsm_addr_i[2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \vsm_addr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(vsm_addr_i[3]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \vsm_addr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(vsm_addr_i[4]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \vsm_addr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(vsm_addr_i[5]),
        .Q(vsm_reg_addr[5]),
        .R(1'b0));
  FDRE \vsm_addr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(vsm_addr_i[6]),
        .Q(vsm_reg_addr[6]),
        .R(1'b0));
  FDRE vsm_rnw_reg
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_arvalid),
        .Q(vsm_reg_rnw),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \vsm_tvalid_i[0]_i_1 
       (.I0(reset),
        .I1(s_axi_reg_arvalid),
        .I2(s_axi_reg_wvalid),
        .I3(s_axi_reg_awvalid),
        .O(vsm_tvalid_i0));
  FDRE \vsm_tvalid_i_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(vsm_tvalid_i0),
        .Q(vsm_reg_tvalid),
        .R(1'b0));
  FDRE \vsm_wdata_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[0]),
        .Q(\vsm_wdata_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[10]),
        .Q(\vsm_wdata_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[11]),
        .Q(\vsm_wdata_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[12]),
        .Q(\vsm_wdata_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[13]),
        .Q(\vsm_wdata_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[14]),
        .Q(\vsm_wdata_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[15]),
        .Q(\vsm_wdata_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[16]),
        .Q(\vsm_wdata_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[17]),
        .Q(\vsm_wdata_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[18]),
        .Q(\vsm_wdata_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[19]),
        .Q(\vsm_wdata_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[1]),
        .Q(\vsm_wdata_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[20]),
        .Q(\vsm_wdata_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[21]),
        .Q(\vsm_wdata_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[22]),
        .Q(\vsm_wdata_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[23]),
        .Q(\vsm_wdata_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[24]),
        .Q(\vsm_wdata_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[25]),
        .Q(\vsm_wdata_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[26]),
        .Q(\vsm_wdata_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[27]),
        .Q(\vsm_wdata_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[28]),
        .Q(\vsm_wdata_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[29]),
        .Q(\vsm_wdata_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[2]),
        .Q(\vsm_wdata_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[30]),
        .Q(\vsm_wdata_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[31]),
        .Q(\vsm_wdata_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[3]),
        .Q(\vsm_wdata_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[4]),
        .Q(\vsm_wdata_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[5]),
        .Q(\vsm_wdata_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[6]),
        .Q(\vsm_wdata_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[7]),
        .Q(\vsm_wdata_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[8]),
        .Q(\vsm_wdata_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \vsm_wdata_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(s_axi_reg_wdata[9]),
        .Q(\vsm_wdata_reg[31]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized1
   (vsm_VS_0_event_error,
    \current_state_reg[0] ,
    \current_state_reg[2] ,
    reset_ah,
    clk,
    \opt_has_pipe.first_q_reg[0] ,
    cp_error_flag,
    p_3_in,
    cp0_vs_id,
    \opt_has_pipe.first_q_reg[0]_0 ,
    Q,
    p_4_in);
  output vsm_VS_0_event_error;
  output \current_state_reg[0] ;
  output \current_state_reg[2] ;
  input reset_ah;
  input clk;
  input \opt_has_pipe.first_q_reg[0] ;
  input cp_error_flag;
  input p_3_in;
  input cp0_vs_id;
  input \opt_has_pipe.first_q_reg[0]_0 ;
  input [3:0]Q;
  input p_4_in;

  wire [3:0]Q;
  wire clk;
  wire cp0_vs_id;
  wire cp_error_flag;
  wire \current_state_reg[0] ;
  wire \current_state_reg[2] ;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire p_3_in;
  wire p_4_in;
  wire reset_ah;
  wire vsm_VS_0_event_error;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized3 i_pipe
       (.Q(Q),
        .clk(clk),
        .cp0_vs_id(cp0_vs_id),
        .cp_error_flag(cp_error_flag),
        .\current_state_reg[0] (\current_state_reg[0] ),
        .\current_state_reg[2] (\current_state_reg[2] ),
        .\opt_has_pipe.first_q_reg[0]_0 (\opt_has_pipe.first_q_reg[0] ),
        .\opt_has_pipe.first_q_reg[0]_1 (\opt_has_pipe.first_q_reg[0]_0 ),
        .p_3_in(p_3_in),
        .p_4_in(p_4_in),
        .reset_ah(reset_ah),
        .vsm_VS_0_event_error(vsm_VS_0_event_error));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2
   (SR,
    reset_ah,
    \opt_has_pipe.first_q_reg[0] ,
    clk,
    out,
    E);
  output [0:0]SR;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0] ;
  input clk;
  input out;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire out;
  wire reset_ah;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_27 i_pipe
       (.E(E),
        .SR(SR),
        .clk(clk),
        .\opt_has_pipe.first_q_reg[0]_0 (\opt_has_pipe.first_q_reg[0] ),
        .out(out),
        .reset_ah(reset_ah));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_0
   (out,
    \opt_has_pipe.first_q_reg[0] ,
    \vsm_addr_reg[3] ,
    reset_ah,
    read_from_bs_info_registers_cmb,
    clk,
    \b_bs_info.reg_rdata_bs_table_address_reg[0] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[0] ,
    E,
    Q);
  output out;
  output \opt_has_pipe.first_q_reg[0] ;
  output \vsm_addr_reg[3] ;
  input reset_ah;
  input read_from_bs_info_registers_cmb;
  input clk;
  input \b_bs_info.reg_rdata_bs_table_address_reg[0] ;
  input \b_bs_info.reg_rdata_bs_table_size_reg[0] ;
  input [0:0]E;
  input [1:0]Q;

  wire [0:0]E;
  wire [1:0]Q;
  wire \b_bs_info.reg_rdata_bs_table_address_reg[0] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[0] ;
  wire clk;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire out;
  wire read_from_bs_info_registers_cmb;
  wire reset_ah;
  wire \vsm_addr_reg[3] ;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_26 i_pipe
       (.E(E),
        .Q(Q),
        .\b_bs_info.reg_rdata_bs_table_address_reg[0] (\b_bs_info.reg_rdata_bs_table_address_reg[0] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[0] (\b_bs_info.reg_rdata_bs_table_size_reg[0] ),
        .clk(clk),
        .\opt_has_pipe.first_q_reg[0]_0 (\opt_has_pipe.first_q_reg[0] ),
        .out(out),
        .read_from_bs_info_registers_cmb(read_from_bs_info_registers_cmb),
        .reset_ah(reset_ah),
        .\vsm_addr_reg[3] (\vsm_addr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_1
   (E,
    reset_ah,
    rm_info_valid_vec,
    clk);
  output [0:0]E;
  input reset_ah;
  input rm_info_valid_vec;
  input clk;

  wire [0:0]E;
  wire clk;
  wire reset_ah;
  wire rm_info_valid_vec;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_25 i_pipe
       (.E(E),
        .clk(clk),
        .reset_ah(reset_ah),
        .rm_info_valid_vec(rm_info_valid_vec));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_10
   (bad_config_error_i_reg,
    fetch_error_flag_reg,
    cp_error_flag_reg,
    rm_id_valid,
    reset_ah,
    clk,
    p_0_in,
    bad_config_error_flag_reg,
    fetch_error_flag_reg_0,
    fetch_error_flag_reg_1,
    Q,
    din,
    cp_error_flag,
    cp0_vs_id,
    p_3_in,
    cp_error_flag_reg_0,
    user_restarted_with_status,
    out);
  output bad_config_error_i_reg;
  output fetch_error_flag_reg;
  output cp_error_flag_reg;
  output rm_id_valid;
  input reset_ah;
  input clk;
  input p_0_in;
  input bad_config_error_flag_reg;
  input fetch_error_flag_reg_0;
  input fetch_error_flag_reg_1;
  input [3:0]Q;
  input [0:0]din;
  input cp_error_flag;
  input cp0_vs_id;
  input p_3_in;
  input cp_error_flag_reg_0;
  input user_restarted_with_status;
  input out;

  wire [3:0]Q;
  wire bad_config_error_flag_reg;
  wire bad_config_error_i_reg;
  wire clk;
  wire cp0_vs_id;
  wire cp_error_flag;
  wire cp_error_flag_reg;
  wire cp_error_flag_reg_0;
  wire [0:0]din;
  wire fetch_error_flag_reg;
  wire fetch_error_flag_reg_0;
  wire fetch_error_flag_reg_1;
  wire out;
  wire p_0_in;
  wire p_3_in;
  wire reset_ah;
  wire rm_id_valid;
  wire user_restarted_with_status;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_16 i_pipe
       (.Q(Q),
        .bad_config_error_flag_reg(bad_config_error_flag_reg),
        .bad_config_error_i_reg(bad_config_error_i_reg),
        .clk(clk),
        .cp0_vs_id(cp0_vs_id),
        .cp_error_flag(cp_error_flag),
        .cp_error_flag_reg(cp_error_flag_reg),
        .cp_error_flag_reg_0(cp_error_flag_reg_0),
        .din(din),
        .fetch_error_flag_reg(fetch_error_flag_reg),
        .fetch_error_flag_reg_0(fetch_error_flag_reg_0),
        .fetch_error_flag_reg_1(fetch_error_flag_reg_1),
        .out(out),
        .p_0_in(p_0_in),
        .p_3_in(p_3_in),
        .reset_ah(reset_ah),
        .rm_id_valid(rm_id_valid),
        .user_restarted_with_status(user_restarted_with_status));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_11
   (\opt_has_pipe.first_q_reg[0] ,
    reset_ah,
    \opt_has_pipe.first_q_reg[0]_0 ,
    clk,
    rm_id_from_mem_vec);
  output \opt_has_pipe.first_q_reg[0] ;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0]_0 ;
  input clk;
  input rm_id_from_mem_vec;

  wire clk;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire reset_ah;
  wire rm_id_from_mem_vec;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_15 i_pipe
       (.clk(clk),
        .\opt_has_pipe.first_q_reg[0]_0 (\opt_has_pipe.first_q_reg[0] ),
        .\opt_has_pipe.first_q_reg[0]_1 (\opt_has_pipe.first_q_reg[0]_0 ),
        .reset_ah(reset_ah),
        .rm_id_from_mem_vec(rm_id_from_mem_vec));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_12
   (out,
    \vsm_addr_reg[4] ,
    reset_ah,
    read_from_trigger_registers_cmb,
    clk,
    Q,
    axi_write_complete,
    \b_trigger_table.trigger2rm_table_reg_0_1_0_0 ,
    in_shutdown_d1);
  output out;
  output \vsm_addr_reg[4] ;
  input reset_ah;
  input read_from_trigger_registers_cmb;
  input clk;
  input [1:0]Q;
  input axi_write_complete;
  input \b_trigger_table.trigger2rm_table_reg_0_1_0_0 ;
  input in_shutdown_d1;

  wire [1:0]Q;
  wire axi_write_complete;
  wire \b_trigger_table.trigger2rm_table_reg_0_1_0_0 ;
  wire clk;
  wire in_shutdown_d1;
  wire out;
  wire read_from_trigger_registers_cmb;
  wire reset_ah;
  wire \vsm_addr_reg[4] ;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_14 i_pipe
       (.Q(Q),
        .axi_write_complete(axi_write_complete),
        .\b_trigger_table.trigger2rm_table_reg_0_1_0_0 (\b_trigger_table.trigger2rm_table_reg_0_1_0_0 ),
        .clk(clk),
        .in_shutdown_d1(in_shutdown_d1),
        .out(out),
        .read_from_trigger_registers_cmb(read_from_trigger_registers_cmb),
        .reset_ah(reset_ah),
        .\vsm_addr_reg[4] (\vsm_addr_reg[4] ));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_13
   (out,
    \b_trigger_table.reg_rdata_trigger_table_reg[0] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[30] ,
    \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ,
    \opt_has_pipe.first_q_reg[0] ,
    \opt_has_pipe.first_q_reg[0]_0 ,
    \opt_has_pipe.first_q_reg[0]_1 ,
    \opt_has_pipe.first_q_reg[0]_2 ,
    reset_ah,
    \opt_has_pipe.first_q_reg[0]_3 ,
    clk,
    reg_rdata_trigger_table,
    \reg_rdata_reg[0] ,
    \reg_rdata_reg[0]_0 ,
    Q,
    \reg_rdata_reg[30] ,
    \reg_rdata_reg[30]_0 ,
    \reg_rdata_reg[30]_1 ,
    axi_write_complete,
    \reg_rdata_reg[8] ,
    \reg_rdata_reg[7] ,
    \reg_rdata_reg[6] ,
    reset);
  output out;
  output \b_trigger_table.reg_rdata_trigger_table_reg[0] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[30] ;
  output \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ;
  output \opt_has_pipe.first_q_reg[0] ;
  output \opt_has_pipe.first_q_reg[0]_0 ;
  output \opt_has_pipe.first_q_reg[0]_1 ;
  output \opt_has_pipe.first_q_reg[0]_2 ;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0]_3 ;
  input clk;
  input reg_rdata_trigger_table;
  input \reg_rdata_reg[0] ;
  input \reg_rdata_reg[0]_0 ;
  input [3:0]Q;
  input \reg_rdata_reg[30] ;
  input \reg_rdata_reg[30]_0 ;
  input [3:0]\reg_rdata_reg[30]_1 ;
  input axi_write_complete;
  input \reg_rdata_reg[8] ;
  input \reg_rdata_reg[7] ;
  input \reg_rdata_reg[6] ;
  input reset;

  wire [3:0]Q;
  wire axi_write_complete;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[30] ;
  wire \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ;
  wire \b_trigger_table.reg_rdata_trigger_table_reg[0] ;
  wire clk;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire \opt_has_pipe.first_q_reg[0]_1 ;
  wire \opt_has_pipe.first_q_reg[0]_2 ;
  wire \opt_has_pipe.first_q_reg[0]_3 ;
  wire out;
  wire \reg_rdata_reg[0] ;
  wire \reg_rdata_reg[0]_0 ;
  wire \reg_rdata_reg[30] ;
  wire \reg_rdata_reg[30]_0 ;
  wire [3:0]\reg_rdata_reg[30]_1 ;
  wire \reg_rdata_reg[6] ;
  wire \reg_rdata_reg[7] ;
  wire \reg_rdata_reg[8] ;
  wire reg_rdata_trigger_table;
  wire reset;
  wire reset_ah;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5 i_pipe
       (.Q(Q),
        .axi_write_complete(axi_write_complete),
        .\b_bs_info.reg_rdata_bs_table_size_reg[30] (\b_bs_info.reg_rdata_bs_table_size_reg[30] ),
        .\b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg (\b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ),
        .\b_trigger_table.reg_rdata_trigger_table_reg[0] (\b_trigger_table.reg_rdata_trigger_table_reg[0] ),
        .clk(clk),
        .\opt_has_pipe.first_q_reg[0]_0 (\opt_has_pipe.first_q_reg[0] ),
        .\opt_has_pipe.first_q_reg[0]_1 (\opt_has_pipe.first_q_reg[0]_0 ),
        .\opt_has_pipe.first_q_reg[0]_2 (\opt_has_pipe.first_q_reg[0]_1 ),
        .\opt_has_pipe.first_q_reg[0]_3 (\opt_has_pipe.first_q_reg[0]_2 ),
        .\opt_has_pipe.first_q_reg[0]_4 (\opt_has_pipe.first_q_reg[0]_3 ),
        .out(out),
        .\reg_rdata_reg[0] (\reg_rdata_reg[0] ),
        .\reg_rdata_reg[0]_0 (\reg_rdata_reg[0]_0 ),
        .\reg_rdata_reg[30] (\reg_rdata_reg[30] ),
        .\reg_rdata_reg[30]_0 (\reg_rdata_reg[30]_0 ),
        .\reg_rdata_reg[30]_1 (\reg_rdata_reg[30]_1 ),
        .\reg_rdata_reg[6] (\reg_rdata_reg[6] ),
        .\reg_rdata_reg[7] (\reg_rdata_reg[7] ),
        .\reg_rdata_reg[8] (\reg_rdata_reg[8] ),
        .reg_rdata_trigger_table(reg_rdata_trigger_table),
        .reset(reset),
        .reset_ah(reset_ah));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_2
   (out,
    \b_bs_info.reg_rdata_bs_table_size_reg[0] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[1] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[2] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[3] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[4] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[5] ,
    \b_bs_info.reg_rdata_bs_table_address_reg[31] ,
    reg_write_complete_ctrl_reg_reg,
    reset_0,
    \b_bs_info.reg_rdata_bs_table_size_reg[13] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[14] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[15] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[16] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[17] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[18] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[19] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[20] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[21] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[22] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[23] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[24] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[25] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[26] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[27] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[28] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[29] ,
    reset_ah,
    \opt_has_pipe.first_q_reg[0] ,
    clk,
    Q,
    \reg_rdata_reg[29] ,
    \reg_rdata_reg[31] ,
    \reg_rdata_reg[29]_0 ,
    reg_write_complete_ctrl_reg,
    reg_tready_d1_i_2,
    reg_write_complete_sw_trigger_reg,
    reg_tready_d1_i_2_0,
    \reg_rdata_reg[29]_1 ,
    axi_write_complete,
    reset);
  output out;
  output \b_bs_info.reg_rdata_bs_table_size_reg[0] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[1] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[2] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[3] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[4] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[5] ;
  output \b_bs_info.reg_rdata_bs_table_address_reg[31] ;
  output reg_write_complete_ctrl_reg_reg;
  output reset_0;
  output \b_bs_info.reg_rdata_bs_table_size_reg[13] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[14] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[15] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[16] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[17] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[18] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[19] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[20] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[21] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[22] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[23] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[24] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[25] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[26] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[27] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[28] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[29] ;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0] ;
  input clk;
  input [23:0]Q;
  input [1:0]\reg_rdata_reg[29] ;
  input [23:0]\reg_rdata_reg[31] ;
  input \reg_rdata_reg[29]_0 ;
  input reg_write_complete_ctrl_reg;
  input reg_tready_d1_i_2;
  input reg_write_complete_sw_trigger_reg;
  input reg_tready_d1_i_2_0;
  input \reg_rdata_reg[29]_1 ;
  input axi_write_complete;
  input reset;

  wire [23:0]Q;
  wire axi_write_complete;
  wire \b_bs_info.reg_rdata_bs_table_address_reg[31] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[0] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[13] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[14] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[15] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[16] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[17] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[18] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[19] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[1] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[20] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[21] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[22] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[23] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[24] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[25] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[26] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[27] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[28] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[29] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[2] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[3] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[4] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[5] ;
  wire clk;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire out;
  wire [1:0]\reg_rdata_reg[29] ;
  wire \reg_rdata_reg[29]_0 ;
  wire \reg_rdata_reg[29]_1 ;
  wire [23:0]\reg_rdata_reg[31] ;
  wire reg_tready_d1_i_2;
  wire reg_tready_d1_i_2_0;
  wire reg_write_complete_ctrl_reg;
  wire reg_write_complete_ctrl_reg_reg;
  wire reg_write_complete_sw_trigger_reg;
  wire reset;
  wire reset_0;
  wire reset_ah;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_24 i_pipe
       (.Q(Q),
        .axi_write_complete(axi_write_complete),
        .\b_bs_info.reg_rdata_bs_table_address_reg[31] (\b_bs_info.reg_rdata_bs_table_address_reg[31] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[0] (\b_bs_info.reg_rdata_bs_table_size_reg[0] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[13] (\b_bs_info.reg_rdata_bs_table_size_reg[13] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[14] (\b_bs_info.reg_rdata_bs_table_size_reg[14] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[15] (\b_bs_info.reg_rdata_bs_table_size_reg[15] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[16] (\b_bs_info.reg_rdata_bs_table_size_reg[16] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[17] (\b_bs_info.reg_rdata_bs_table_size_reg[17] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[18] (\b_bs_info.reg_rdata_bs_table_size_reg[18] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[19] (\b_bs_info.reg_rdata_bs_table_size_reg[19] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[1] (\b_bs_info.reg_rdata_bs_table_size_reg[1] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[20] (\b_bs_info.reg_rdata_bs_table_size_reg[20] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[21] (\b_bs_info.reg_rdata_bs_table_size_reg[21] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[22] (\b_bs_info.reg_rdata_bs_table_size_reg[22] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[23] (\b_bs_info.reg_rdata_bs_table_size_reg[23] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[24] (\b_bs_info.reg_rdata_bs_table_size_reg[24] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[25] (\b_bs_info.reg_rdata_bs_table_size_reg[25] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[26] (\b_bs_info.reg_rdata_bs_table_size_reg[26] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[27] (\b_bs_info.reg_rdata_bs_table_size_reg[27] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[28] (\b_bs_info.reg_rdata_bs_table_size_reg[28] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[29] (\b_bs_info.reg_rdata_bs_table_size_reg[29] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[2] (\b_bs_info.reg_rdata_bs_table_size_reg[2] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[3] (\b_bs_info.reg_rdata_bs_table_size_reg[3] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[4] (\b_bs_info.reg_rdata_bs_table_size_reg[4] ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[5] (\b_bs_info.reg_rdata_bs_table_size_reg[5] ),
        .clk(clk),
        .\opt_has_pipe.first_q_reg[0]_0 (\opt_has_pipe.first_q_reg[0] ),
        .out(out),
        .\reg_rdata_reg[29] (\reg_rdata_reg[29] ),
        .\reg_rdata_reg[29]_0 (\reg_rdata_reg[29]_0 ),
        .\reg_rdata_reg[29]_1 (\reg_rdata_reg[29]_1 ),
        .\reg_rdata_reg[31] (\reg_rdata_reg[31] ),
        .reg_tready_d1_i_2(reg_tready_d1_i_2),
        .reg_tready_d1_i_2_0(reg_tready_d1_i_2_0),
        .reg_write_complete_ctrl_reg(reg_write_complete_ctrl_reg),
        .reg_write_complete_ctrl_reg_reg(reg_write_complete_ctrl_reg_reg),
        .reg_write_complete_sw_trigger_reg(reg_write_complete_sw_trigger_reg),
        .reset(reset),
        .reset_0(reset_0),
        .reset_ah(reset_ah));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_3
   (out,
    reset_ah,
    \opt_has_pipe.first_q_reg[0] ,
    clk);
  output out;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0] ;
  input clk;

  wire clk;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire out;
  wire reset_ah;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_22 i_pipe
       (.clk(clk),
        .\opt_has_pipe.first_q_reg[0]_0 (\opt_has_pipe.first_q_reg[0] ),
        .out(out),
        .reset_ah(reset_ah));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_4
   (out,
    in_shutdown_reg,
    \opt_has_pipe.first_q_reg[0] ,
    reset_ah,
    \opt_has_pipe.first_q_reg[0]_0 ,
    clk,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 );
  output out;
  output in_shutdown_reg;
  output \opt_has_pipe.first_q_reg[0] ;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0]_0 ;
  input clk;
  input \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  input \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ;

  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ;
  wire clk;
  wire in_shutdown_reg;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire out;
  wire reset_ah;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_21 i_pipe
       (.\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] (\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ),
        .\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 (\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ),
        .clk(clk),
        .in_shutdown_reg(in_shutdown_reg),
        .\opt_has_pipe.first_q_reg[0]_0 (\opt_has_pipe.first_q_reg[0] ),
        .\opt_has_pipe.first_q_reg[0]_1 (\opt_has_pipe.first_q_reg[0]_0 ),
        .out(out),
        .reset_ah(reset_ah));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_5
   (out,
    \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ,
    \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_0 ,
    reset_ah,
    read_from_rm_info_registers_cmb,
    clk,
    \b_rm_info.bs_addr_reg[0] ,
    \b_rm_info.bs_addr_reg[0]_0 ,
    Q,
    \b_rm_info.bs_addr_reg[0]_1 );
  output out;
  output \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ;
  output \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_0 ;
  input reset_ah;
  input read_from_rm_info_registers_cmb;
  input clk;
  input \b_rm_info.bs_addr_reg[0] ;
  input \b_rm_info.bs_addr_reg[0]_0 ;
  input [1:0]Q;
  input \b_rm_info.bs_addr_reg[0]_1 ;

  wire [1:0]Q;
  wire \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ;
  wire \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_0 ;
  wire \b_rm_info.bs_addr_reg[0] ;
  wire \b_rm_info.bs_addr_reg[0]_0 ;
  wire \b_rm_info.bs_addr_reg[0]_1 ;
  wire clk;
  wire out;
  wire read_from_rm_info_registers_cmb;
  wire reset_ah;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_20 i_pipe
       (.Q(Q),
        .\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg (\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ),
        .\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_0 (\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_0 ),
        .\b_rm_info.bs_addr_reg[0] (\b_rm_info.bs_addr_reg[0] ),
        .\b_rm_info.bs_addr_reg[0]_0 (\b_rm_info.bs_addr_reg[0]_0 ),
        .\b_rm_info.bs_addr_reg[0]_1 (\b_rm_info.bs_addr_reg[0]_1 ),
        .clk(clk),
        .out(out),
        .read_from_rm_info_registers_cmb(read_from_rm_info_registers_cmb),
        .reset_ah(reset_ah));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_6
   (out,
    reg_rdata_rm_table_ctrl,
    \opt_has_pipe.first_q_reg[0] ,
    reset_ah,
    rm_id_valid,
    clk,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1 ,
    Q,
    bs_addresses_from_mem,
    \b_rm_info.reg_rdata_rm_table_address_reg[0] ,
    \b_rm_info.reg_rdata_rm_table_address_reg[0]_0 );
  output out;
  output reg_rdata_rm_table_ctrl;
  output \opt_has_pipe.first_q_reg[0] ;
  input reset_ah;
  input rm_id_valid;
  input clk;
  input \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  input \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ;
  input \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1 ;
  input [0:0]Q;
  input bs_addresses_from_mem;
  input \b_rm_info.reg_rdata_rm_table_address_reg[0] ;
  input \b_rm_info.reg_rdata_rm_table_address_reg[0]_0 ;

  wire [0:0]Q;
  wire \b_rm_info.reg_rdata_rm_table_address_reg[0] ;
  wire \b_rm_info.reg_rdata_rm_table_address_reg[0]_0 ;
  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ;
  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1 ;
  wire bs_addresses_from_mem;
  wire clk;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire out;
  wire reg_rdata_rm_table_ctrl;
  wire reset_ah;
  wire rm_id_valid;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_19 i_pipe
       (.Q(Q),
        .\b_rm_info.reg_rdata_rm_table_address_reg[0] (\b_rm_info.reg_rdata_rm_table_address_reg[0] ),
        .\b_rm_info.reg_rdata_rm_table_address_reg[0]_0 (\b_rm_info.reg_rdata_rm_table_address_reg[0]_0 ),
        .\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] (\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ),
        .\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 (\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ),
        .\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1 (\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1 ),
        .bs_addresses_from_mem(bs_addresses_from_mem),
        .clk(clk),
        .\opt_has_pipe.first_q_reg[0]_0 (\opt_has_pipe.first_q_reg[0] ),
        .out(out),
        .reg_rdata_rm_table_ctrl(reg_rdata_rm_table_ctrl),
        .reset_ah(reset_ah),
        .rm_id_valid(rm_id_valid));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_7
   (out,
    \status_error_field_reg[3] ,
    \status_reg[7] ,
    \rm_id_reg[0] ,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ,
    \opt_has_pipe.first_q_reg[0] ,
    \status_encoded_field_reg[1] ,
    \status_encoded_field_reg[2] ,
    \status_error_field_reg[0] ,
    \status_error_field_reg[1] ,
    \status_error_field_reg[2] ,
    reset_ah,
    start_axi_read,
    clk,
    \reg_rdata_reg[6] ,
    \reg_rdata_reg[6]_0 ,
    \reg_rdata_reg[6]_1 ,
    Q,
    reg_rdata_rm_table_ctrl1_out,
    \reg_rdata_reg[7] ,
    in,
    \reg_rdata_reg[0] ,
    \reg_rdata_reg[0]_0 ,
    \s_axi_rresp_i_reg[1] ,
    \s_axi_rresp_i_reg[1]_0 ,
    \s_axi_rresp_i_reg[1]_1 ,
    \reg_rdata_reg[1] ,
    \reg_rdata_reg[2] ,
    \reg_rdata_reg[1]_0 ,
    \reg_rdata_reg[2]_0 ,
    \reg_rdata_reg[3] ,
    \reg_rdata_reg[3]_0 ,
    \reg_rdata_reg[4] ,
    \reg_rdata_reg[4]_0 ,
    \reg_rdata_reg[5] ,
    \reg_rdata_reg[5]_0 );
  output out;
  output \status_error_field_reg[3] ;
  output \status_reg[7] ;
  output \rm_id_reg[0] ;
  output \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  output \opt_has_pipe.first_q_reg[0] ;
  output \status_encoded_field_reg[1] ;
  output \status_encoded_field_reg[2] ;
  output \status_error_field_reg[0] ;
  output \status_error_field_reg[1] ;
  output \status_error_field_reg[2] ;
  input reset_ah;
  input start_axi_read;
  input clk;
  input \reg_rdata_reg[6] ;
  input \reg_rdata_reg[6]_0 ;
  input \reg_rdata_reg[6]_1 ;
  input [2:0]Q;
  input [8:0]reg_rdata_rm_table_ctrl1_out;
  input \reg_rdata_reg[7] ;
  input [0:0]in;
  input \reg_rdata_reg[0] ;
  input \reg_rdata_reg[0]_0 ;
  input \s_axi_rresp_i_reg[1] ;
  input \s_axi_rresp_i_reg[1]_0 ;
  input \s_axi_rresp_i_reg[1]_1 ;
  input \reg_rdata_reg[1] ;
  input [1:0]\reg_rdata_reg[2] ;
  input \reg_rdata_reg[1]_0 ;
  input \reg_rdata_reg[2]_0 ;
  input \reg_rdata_reg[3] ;
  input \reg_rdata_reg[3]_0 ;
  input \reg_rdata_reg[4] ;
  input \reg_rdata_reg[4]_0 ;
  input \reg_rdata_reg[5] ;
  input \reg_rdata_reg[5]_0 ;

  wire [2:0]Q;
  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  wire clk;
  wire [0:0]in;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire out;
  wire \reg_rdata_reg[0] ;
  wire \reg_rdata_reg[0]_0 ;
  wire \reg_rdata_reg[1] ;
  wire \reg_rdata_reg[1]_0 ;
  wire [1:0]\reg_rdata_reg[2] ;
  wire \reg_rdata_reg[2]_0 ;
  wire \reg_rdata_reg[3] ;
  wire \reg_rdata_reg[3]_0 ;
  wire \reg_rdata_reg[4] ;
  wire \reg_rdata_reg[4]_0 ;
  wire \reg_rdata_reg[5] ;
  wire \reg_rdata_reg[5]_0 ;
  wire \reg_rdata_reg[6] ;
  wire \reg_rdata_reg[6]_0 ;
  wire \reg_rdata_reg[6]_1 ;
  wire \reg_rdata_reg[7] ;
  wire [8:0]reg_rdata_rm_table_ctrl1_out;
  wire reset_ah;
  wire \rm_id_reg[0] ;
  wire \s_axi_rresp_i_reg[1] ;
  wire \s_axi_rresp_i_reg[1]_0 ;
  wire \s_axi_rresp_i_reg[1]_1 ;
  wire start_axi_read;
  wire \status_encoded_field_reg[1] ;
  wire \status_encoded_field_reg[2] ;
  wire \status_error_field_reg[0] ;
  wire \status_error_field_reg[1] ;
  wire \status_error_field_reg[2] ;
  wire \status_error_field_reg[3] ;
  wire \status_reg[7] ;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_18 i_pipe
       (.Q(Q),
        .\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] (\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ),
        .clk(clk),
        .in(in),
        .\opt_has_pipe.first_q_reg[0]_0 (\opt_has_pipe.first_q_reg[0] ),
        .out(out),
        .\reg_rdata_reg[0] (\reg_rdata_reg[0] ),
        .\reg_rdata_reg[0]_0 (\reg_rdata_reg[0]_0 ),
        .\reg_rdata_reg[1] (\reg_rdata_reg[1] ),
        .\reg_rdata_reg[1]_0 (\reg_rdata_reg[1]_0 ),
        .\reg_rdata_reg[2] (\reg_rdata_reg[2] ),
        .\reg_rdata_reg[2]_0 (\reg_rdata_reg[2]_0 ),
        .\reg_rdata_reg[3] (\reg_rdata_reg[3] ),
        .\reg_rdata_reg[3]_0 (\reg_rdata_reg[3]_0 ),
        .\reg_rdata_reg[4] (\reg_rdata_reg[4] ),
        .\reg_rdata_reg[4]_0 (\reg_rdata_reg[4]_0 ),
        .\reg_rdata_reg[5] (\reg_rdata_reg[5] ),
        .\reg_rdata_reg[5]_0 (\reg_rdata_reg[5]_0 ),
        .\reg_rdata_reg[6] (\reg_rdata_reg[6] ),
        .\reg_rdata_reg[6]_0 (\reg_rdata_reg[6]_0 ),
        .\reg_rdata_reg[6]_1 (\reg_rdata_reg[6]_1 ),
        .\reg_rdata_reg[7] (\reg_rdata_reg[7] ),
        .reg_rdata_rm_table_ctrl1_out(reg_rdata_rm_table_ctrl1_out),
        .reset_ah(reset_ah),
        .\rm_id_reg[0] (\rm_id_reg[0] ),
        .\s_axi_rresp_i_reg[1] (\s_axi_rresp_i_reg[1] ),
        .\s_axi_rresp_i_reg[1]_0 (\s_axi_rresp_i_reg[1]_0 ),
        .\s_axi_rresp_i_reg[1]_1 (\s_axi_rresp_i_reg[1]_1 ),
        .start_axi_read(start_axi_read),
        .\status_encoded_field_reg[1] (\status_encoded_field_reg[1] ),
        .\status_encoded_field_reg[2] (\status_encoded_field_reg[2] ),
        .\status_error_field_reg[0] (\status_error_field_reg[0] ),
        .\status_error_field_reg[1] (\status_error_field_reg[1] ),
        .\status_error_field_reg[2] (\status_error_field_reg[2] ),
        .\status_error_field_reg[3] (\status_error_field_reg[3] ),
        .\status_reg[7] (\status_reg[7] ));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized2_9
   (out,
    start_fetching_all,
    \vsm_wdata_reg[16] ,
    reset_ah,
    clk,
    Q,
    reg_wdata,
    rm_id_from_mem_vec,
    user_restarted_with_status068_out,
    in);
  output out;
  output start_fetching_all;
  output \vsm_wdata_reg[16] ;
  input reset_ah;
  input clk;
  input [3:0]Q;
  input [0:0]reg_wdata;
  input rm_id_from_mem_vec;
  input user_restarted_with_status068_out;
  input [0:0]in;

  wire [3:0]Q;
  wire clk;
  wire [0:0]in;
  wire out;
  wire [0:0]reg_wdata;
  wire reset_ah;
  wire rm_id_from_mem_vec;
  wire start_fetching_all;
  wire user_restarted_with_status068_out;
  wire \vsm_wdata_reg[16] ;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_17 i_pipe
       (.Q(Q),
        .clk(clk),
        .in(in),
        .out(out),
        .reg_wdata(reg_wdata),
        .reset_ah(reset_ah),
        .rm_id_from_mem_vec(rm_id_from_mem_vec),
        .start_fetching_all(start_fetching_all),
        .user_restarted_with_status068_out(user_restarted_with_status068_out),
        .\vsm_wdata_reg[16] (\vsm_wdata_reg[16] ));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized6
   (rm_info_valid_vec,
    D,
    reset_ah,
    rm_id_valid,
    clk,
    Q,
    \reset_duration_reg[7] ,
    ctrl_from_mem,
    \reset_duration_reg[7]_0 ,
    bs_info_valid_vec,
    \reset_duration_reg[5] ,
    \reset_duration_reg[6] ,
    \reset_duration_reg[3] ,
    \reset_duration_reg[4] ,
    \reset_duration_reg[5]_0 ,
    \reset_duration_reg[6]_0 ,
    \reset_duration_reg[6]_1 );
  output rm_info_valid_vec;
  output [7:0]D;
  input reset_ah;
  input rm_id_valid;
  input clk;
  input [7:0]Q;
  input \reset_duration_reg[7] ;
  input [7:0]ctrl_from_mem;
  input [5:0]\reset_duration_reg[7]_0 ;
  input bs_info_valid_vec;
  input [1:0]\reset_duration_reg[5] ;
  input [3:0]\reset_duration_reg[6] ;
  input \reset_duration_reg[3] ;
  input \reset_duration_reg[4] ;
  input \reset_duration_reg[5]_0 ;
  input \reset_duration_reg[6]_0 ;
  input \reset_duration_reg[6]_1 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire bs_info_valid_vec;
  wire clk;
  wire [7:0]ctrl_from_mem;
  wire reset_ah;
  wire \reset_duration_reg[3] ;
  wire \reset_duration_reg[4] ;
  wire [1:0]\reset_duration_reg[5] ;
  wire \reset_duration_reg[5]_0 ;
  wire [3:0]\reset_duration_reg[6] ;
  wire \reset_duration_reg[6]_0 ;
  wire \reset_duration_reg[6]_1 ;
  wire \reset_duration_reg[7] ;
  wire [5:0]\reset_duration_reg[7]_0 ;
  wire rm_id_valid;
  wire rm_info_valid_vec;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized13_23 i_pipe
       (.D(D),
        .Q(Q),
        .bs_info_valid_vec(bs_info_valid_vec),
        .clk(clk),
        .ctrl_from_mem(ctrl_from_mem),
        .\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 (rm_info_valid_vec),
        .reset_ah(reset_ah),
        .\reset_duration_reg[3] (\reset_duration_reg[3] ),
        .\reset_duration_reg[4] (\reset_duration_reg[4] ),
        .\reset_duration_reg[5] (\reset_duration_reg[5] ),
        .\reset_duration_reg[5]_0 (\reset_duration_reg[5]_0 ),
        .\reset_duration_reg[6] (\reset_duration_reg[6] ),
        .\reset_duration_reg[6]_0 (\reset_duration_reg[6]_0 ),
        .\reset_duration_reg[6]_1 (\reset_duration_reg[6]_1 ),
        .\reset_duration_reg[7] (\reset_duration_reg[7] ),
        .\reset_duration_reg[7]_0 (\reset_duration_reg[7]_0 ),
        .rm_id_valid(rm_id_valid));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module design_1_dfx_controller_0_0_delay__parameterized6_8
   (bs_info_valid_vec,
    E,
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0] ,
    D,
    rm_reset_i4,
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ,
    \reset_duration_reg[4] ,
    reg_write_complete_sw_trigger_reg_reg,
    \b_rm_info.reset_required_reg[0] ,
    reset_ah,
    rm_info_valid_vec,
    clk,
    rm_reset_i_reg,
    Q,
    \current_state_reg[1] ,
    \current_state_reg[3] ,
    reset,
    \current_state_reg[1]_0 ,
    \current_state_reg[1]_1 ,
    \current_state_reg[2] ,
    \current_state_reg[2]_0 ,
    \current_state_reg[0] ,
    \current_state_reg[0]_0 ,
    \current_state_reg[0]_1 ,
    \current_state_reg[3]_0 ,
    \current_state_reg[0]_2 ,
    \current_state_reg[0]_3 ,
    \current_state_reg[0]_4 ,
    \current_state_reg[3]_1 ,
    \current_state_reg[3]_2 ,
    \current_state[1]_i_5 ,
    \current_state[1]_i_5_0 ,
    \current_state[1]_i_5_1 ,
    \current_state_reg[3]_3 ,
    startup_required,
    \reset_duration_reg[4]_0 ,
    \current_state[0]_i_2 ,
    write_to_sw_trigger_reg_cmb,
    reg_write_complete_sw_trigger_reg,
    using_sw_trigger,
    sw_trigger_pending_reg,
    rm_reset_i_reg_0,
    rm_reset_i_reg_1,
    rm_reset_i_reg_2,
    vsm_VS_0_rm_reset,
    \current_state[3]_i_2 );
  output bs_info_valid_vec;
  output [0:0]E;
  output [0:0]\opt_has_pipe.i_pipe[2].pipe_reg[2][0] ;
  output [3:0]D;
  output rm_reset_i4;
  output \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ;
  output \reset_duration_reg[4] ;
  output reg_write_complete_sw_trigger_reg_reg;
  output \b_rm_info.reset_required_reg[0] ;
  input reset_ah;
  input rm_info_valid_vec;
  input clk;
  input rm_reset_i_reg;
  input [3:0]Q;
  input \current_state_reg[1] ;
  input \current_state_reg[3] ;
  input reset;
  input \current_state_reg[1]_0 ;
  input \current_state_reg[1]_1 ;
  input \current_state_reg[2] ;
  input \current_state_reg[2]_0 ;
  input \current_state_reg[0] ;
  input \current_state_reg[0]_0 ;
  input \current_state_reg[0]_1 ;
  input \current_state_reg[3]_0 ;
  input \current_state_reg[0]_2 ;
  input \current_state_reg[0]_3 ;
  input \current_state_reg[0]_4 ;
  input \current_state_reg[3]_1 ;
  input \current_state_reg[3]_2 ;
  input \current_state[1]_i_5 ;
  input \current_state[1]_i_5_0 ;
  input \current_state[1]_i_5_1 ;
  input \current_state_reg[3]_3 ;
  input startup_required;
  input [4:0]\reset_duration_reg[4]_0 ;
  input \current_state[0]_i_2 ;
  input write_to_sw_trigger_reg_cmb;
  input reg_write_complete_sw_trigger_reg;
  input using_sw_trigger;
  input sw_trigger_pending_reg;
  input rm_reset_i_reg_0;
  input [0:0]rm_reset_i_reg_1;
  input rm_reset_i_reg_2;
  input vsm_VS_0_rm_reset;
  input \current_state[3]_i_2 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \b_rm_info.reset_required_reg[0] ;
  wire bs_info_valid_vec;
  wire clk;
  wire \current_state[0]_i_2 ;
  wire \current_state[1]_i_5 ;
  wire \current_state[1]_i_5_0 ;
  wire \current_state[1]_i_5_1 ;
  wire \current_state[3]_i_2 ;
  wire \current_state_reg[0] ;
  wire \current_state_reg[0]_0 ;
  wire \current_state_reg[0]_1 ;
  wire \current_state_reg[0]_2 ;
  wire \current_state_reg[0]_3 ;
  wire \current_state_reg[0]_4 ;
  wire \current_state_reg[1] ;
  wire \current_state_reg[1]_0 ;
  wire \current_state_reg[1]_1 ;
  wire \current_state_reg[2] ;
  wire \current_state_reg[2]_0 ;
  wire \current_state_reg[3] ;
  wire \current_state_reg[3]_0 ;
  wire \current_state_reg[3]_1 ;
  wire \current_state_reg[3]_2 ;
  wire \current_state_reg[3]_3 ;
  wire [0:0]\opt_has_pipe.i_pipe[2].pipe_reg[2][0] ;
  wire \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ;
  wire reg_write_complete_sw_trigger_reg;
  wire reg_write_complete_sw_trigger_reg_reg;
  wire reset;
  wire reset_ah;
  wire \reset_duration_reg[4] ;
  wire [4:0]\reset_duration_reg[4]_0 ;
  wire rm_info_valid_vec;
  wire rm_reset_i4;
  wire rm_reset_i_reg;
  wire rm_reset_i_reg_0;
  wire [0:0]rm_reset_i_reg_1;
  wire rm_reset_i_reg_2;
  wire startup_required;
  wire sw_trigger_pending_reg;
  wire using_sw_trigger;
  wire vsm_VS_0_rm_reset;
  wire write_to_sw_trigger_reg_cmb;

  design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized13 i_pipe
       (.D(D),
        .E(E),
        .Q(Q),
        .\b_rm_info.reset_required_reg[0] (\b_rm_info.reset_required_reg[0] ),
        .clk(clk),
        .\current_state[0]_i_2_0 (\current_state[0]_i_2 ),
        .\current_state[1]_i_5_0 (\current_state[1]_i_5 ),
        .\current_state[1]_i_5_1 (\current_state[1]_i_5_0 ),
        .\current_state[1]_i_5_2 (\current_state[1]_i_5_1 ),
        .\current_state[3]_i_2_0 (\current_state[3]_i_2 ),
        .\current_state_reg[0] (\current_state_reg[0] ),
        .\current_state_reg[0]_0 (\current_state_reg[0]_0 ),
        .\current_state_reg[0]_1 (\current_state_reg[0]_1 ),
        .\current_state_reg[0]_2 (\current_state_reg[0]_2 ),
        .\current_state_reg[0]_3 (\current_state_reg[0]_3 ),
        .\current_state_reg[0]_4 (\current_state_reg[0]_4 ),
        .\current_state_reg[1] (\current_state_reg[1] ),
        .\current_state_reg[1]_0 (\current_state_reg[1]_0 ),
        .\current_state_reg[1]_1 (\current_state_reg[1]_1 ),
        .\current_state_reg[2] (\current_state_reg[2] ),
        .\current_state_reg[2]_0 (\current_state_reg[2]_0 ),
        .\current_state_reg[3] (\current_state_reg[3] ),
        .\current_state_reg[3]_0 (\current_state_reg[3]_0 ),
        .\current_state_reg[3]_1 (\current_state_reg[3]_1 ),
        .\current_state_reg[3]_2 (\current_state_reg[3]_2 ),
        .\current_state_reg[3]_3 (\current_state_reg[3]_3 ),
        .\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 (bs_info_valid_vec),
        .\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_1 (\opt_has_pipe.i_pipe[2].pipe_reg[2][0] ),
        .\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 (\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .reg_write_complete_sw_trigger_reg(reg_write_complete_sw_trigger_reg),
        .reg_write_complete_sw_trigger_reg_reg(reg_write_complete_sw_trigger_reg_reg),
        .reset(reset),
        .reset_ah(reset_ah),
        .\reset_duration_reg[4] (\reset_duration_reg[4] ),
        .\reset_duration_reg[4]_0 (\reset_duration_reg[4]_0 ),
        .rm_info_valid_vec(rm_info_valid_vec),
        .rm_reset_i4(rm_reset_i4),
        .rm_reset_i_reg(rm_reset_i_reg),
        .rm_reset_i_reg_0(rm_reset_i_reg_0),
        .rm_reset_i_reg_1(rm_reset_i_reg_1),
        .rm_reset_i_reg_2(rm_reset_i_reg_2),
        .startup_required(startup_required),
        .sw_trigger_pending_reg(sw_trigger_pending_reg),
        .using_sw_trigger(using_sw_trigger),
        .vsm_VS_0_rm_reset(vsm_VS_0_rm_reset),
        .write_to_sw_trigger_reg_cmb(write_to_sw_trigger_reg_cmb));
endmodule

(* C_NUM_VIRTUAL_SOCKETS = "1" *) (* C_RESET_ACTIVE_LEVEL = "1'b0" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module design_1_dfx_controller_0_0_dfx_controller_design_1_dfx_controller_0_0
   (clk,
    reset,
    vsm_VS_0_rm_shutdown_req,
    vsm_VS_0_rm_shutdown_ack,
    vsm_VS_0_rm_decouple,
    vsm_VS_0_rm_reset,
    vsm_VS_0_sw_shutdown_req,
    vsm_VS_0_sw_startup_req,
    vsm_VS_0_event_error,
    icap_clk,
    icap_reset,
    icap_i,
    icap_o,
    icap_csib,
    icap_rdwrb,
    s_axi_reg_awaddr,
    s_axi_reg_awvalid,
    s_axi_reg_awready,
    s_axi_reg_wdata,
    s_axi_reg_wvalid,
    s_axi_reg_wready,
    s_axi_reg_bresp,
    s_axi_reg_bvalid,
    s_axi_reg_bready,
    s_axi_reg_araddr,
    s_axi_reg_arvalid,
    s_axi_reg_arready,
    s_axi_reg_rdata,
    s_axi_reg_rresp,
    s_axi_reg_rvalid,
    s_axi_reg_rready,
    m_axi_mem_araddr,
    m_axi_mem_arlen,
    m_axi_mem_arsize,
    m_axi_mem_arburst,
    m_axi_mem_arprot,
    m_axi_mem_arcache,
    m_axi_mem_aruser,
    m_axi_mem_arvalid,
    m_axi_mem_arready,
    m_axi_mem_rdata,
    m_axi_mem_rresp,
    m_axi_mem_rlast,
    m_axi_mem_rvalid,
    m_axi_mem_rready);
  input clk;
  input reset;
  output vsm_VS_0_rm_shutdown_req;
  input vsm_VS_0_rm_shutdown_ack;
  output vsm_VS_0_rm_decouple;
  output vsm_VS_0_rm_reset;
  output vsm_VS_0_sw_shutdown_req;
  output vsm_VS_0_sw_startup_req;
  output vsm_VS_0_event_error;
  input icap_clk;
  input icap_reset;
  input [31:0]icap_i;
  output [31:0]icap_o;
  output icap_csib;
  output icap_rdwrb;
  input [31:0]s_axi_reg_awaddr;
  input s_axi_reg_awvalid;
  output s_axi_reg_awready;
  input [31:0]s_axi_reg_wdata;
  input s_axi_reg_wvalid;
  output s_axi_reg_wready;
  output [1:0]s_axi_reg_bresp;
  output s_axi_reg_bvalid;
  input s_axi_reg_bready;
  input [31:0]s_axi_reg_araddr;
  input s_axi_reg_arvalid;
  output s_axi_reg_arready;
  output [31:0]s_axi_reg_rdata;
  output [1:0]s_axi_reg_rresp;
  output s_axi_reg_rvalid;
  input s_axi_reg_rready;
  output [31:0]m_axi_mem_araddr;
  output [7:0]m_axi_mem_arlen;
  output [2:0]m_axi_mem_arsize;
  output [1:0]m_axi_mem_arburst;
  output [2:0]m_axi_mem_arprot;
  output [3:0]m_axi_mem_arcache;
  output [3:0]m_axi_mem_aruser;
  output m_axi_mem_arvalid;
  input m_axi_mem_arready;
  input [31:0]m_axi_mem_rdata;
  input [1:0]m_axi_mem_rresp;
  input m_axi_mem_rlast;
  input m_axi_mem_rvalid;
  output m_axi_mem_rready;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_write_complete0;
  wire axi_write_complete033_out;
  wire axi_write_complete037_out;
  wire bs_addr;
  wire clk;
  wire cp0_vs_id;
  wire d1;
  wire [31:0]fetch0_2_decompress0_axis_bs_tdata;
  wire fetch0_2_decompress0_axis_bs_tlast;
  wire fetch0_2_decompress0_axis_bs_tvalid;
  wire fetch0_rm_id_o;
  wire first_word_seen;
  wire full;
  wire i_axi_lite_if_n_18;
  wire i_axi_lite_if_n_53;
  wire i_axi_lite_if_n_54;
  wire i_axi_lite_if_n_55;
  wire i_axi_lite_if_n_56;
  wire i_axi_lite_if_n_57;
  wire i_axi_lite_if_n_60;
  wire i_axi_lite_if_n_61;
  wire i_axi_lite_if_n_62;
  wire i_axi_lite_if_n_63;
  wire i_axi_lite_if_n_70;
  wire i_axi_lite_if_n_71;
  wire i_axi_lite_if_n_72;
  wire i_axi_lite_if_n_75;
  wire i_axi_lite_if_n_76;
  wire i_axi_lite_if_n_77;
  wire i_axi_lite_if_n_78;
  wire i_axi_lite_if_n_79;
  wire i_axi_lite_if_n_80;
  wire i_axi_lite_if_n_81;
  wire i_axi_lite_if_n_82;
  wire i_axi_lite_if_n_83;
  wire i_cp0_n_10;
  wire i_cp0_n_8;
  wire i_cp0_n_9;
  wire \i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/p_0_in2_in ;
  wire \i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en ;
  wire i_vsm_VS_0_n_1;
  wire i_vsm_VS_0_n_100;
  wire i_vsm_VS_0_n_101;
  wire i_vsm_VS_0_n_102;
  wire i_vsm_VS_0_n_104;
  wire i_vsm_VS_0_n_11;
  wire i_vsm_VS_0_n_12;
  wire i_vsm_VS_0_n_13;
  wire i_vsm_VS_0_n_14;
  wire i_vsm_VS_0_n_15;
  wire i_vsm_VS_0_n_3;
  wire i_vsm_VS_0_n_9;
  wire icap_clk;
  wire icap_csib;
  wire [31:0]icap_i;
  wire [31:0]icap_o;
  wire icap_reset;
  wire in_shutdown;
  wire [31:0]m_axi_mem_araddr;
  wire [0:0]\^m_axi_mem_arburst ;
  wire [7:0]m_axi_mem_arlen;
  wire m_axi_mem_arready;
  wire [1:1]\^m_axi_mem_arsize ;
  wire m_axi_mem_arvalid;
  wire [31:0]m_axi_mem_rdata;
  wire m_axi_mem_rlast;
  wire m_axi_mem_rready;
  wire [1:0]m_axi_mem_rresp;
  wire m_axi_mem_rvalid;
  wire p_0_in;
  wire p_1_in;
  wire p_3_in;
  wire p_4_in;
  wire read_from_bs_info_registers_cmb;
  wire read_from_rm_info_registers_cmb;
  wire read_from_trigger_registers_cmb;
  wire reg_rdata_bs_table_address;
  wire [12:9]reg_rdata_bs_table_address0_out;
  wire reg_rdata_bs_table_size;
  wire [12:9]reg_rdata_bs_table_size0_out;
  wire [12:9]reg_rdata_rm_table_ctrl1_out;
  wire reg_read_complete_bs_table_vec;
  wire reg_read_complete_rm_table_vec;
  wire reg_tready_d0;
  wire reg_write_complete_ctrl_reg;
  wire reset;
  wire reset_ah;
  wire [31:0]s_axi_reg_araddr;
  wire s_axi_reg_arready;
  wire s_axi_reg_arvalid;
  wire [31:0]s_axi_reg_awaddr;
  wire s_axi_reg_awready;
  wire s_axi_reg_awvalid;
  wire s_axi_reg_bready;
  wire [1:1]\^s_axi_reg_bresp ;
  wire s_axi_reg_bvalid;
  wire [31:0]s_axi_reg_rdata;
  wire s_axi_reg_rready;
  wire [1:1]\^s_axi_reg_rresp ;
  wire s_axi_reg_rvalid;
  wire [31:0]s_axi_reg_wdata;
  wire s_axi_reg_wvalid;
  wire s_axis_ctrl_tready_i1;
  wire start_axi_read0;
  wire start_axi_read035_out;
  wire start_axi_read039_out;
  wire sw_ok_to_proceed_d00;
  wire sw_trigger_id;
  wire sw_trigger_pending;
  wire user_restarted_with_status068_out;
  wire vsm_VS_0_event_error;
  wire [31:0]vsm_VS_0_fetch_addr;
  wire vsm_VS_0_fetch_req;
  wire vsm_VS_0_fetch_rm_id;
  wire [31:0]vsm_VS_0_fetch_size;
  wire [31:0]vsm_VS_0_reg_rdata;
  wire vsm_VS_0_rm_decouple;
  wire vsm_VS_0_rm_reset;
  wire vsm_VS_0_rm_shutdown_ack;
  wire vsm_VS_0_rm_shutdown_req;
  wire vsm_VS_0_sw_shutdown_req;
  wire vsm_VS_0_sw_startup_req;
  wire [4:2]vsm_reg_addr;
  wire [0:0]vsm_reg_tready;
  wire vsm_reg_tvalid;
  wire [31:0]vsm_reg_wdata;
  wire wr_rst_busy;
  wire write_to_bs_info_registers_cmb;
  wire write_to_rm_info_registers_cmb;
  wire write_to_sw_trigger_reg_cmb;
  wire write_to_trigger_registers_cmb;
  wire xpm_fifo_full;

  assign icap_rdwrb = \<const0> ;
  assign m_axi_mem_arburst[1] = \<const0> ;
  assign m_axi_mem_arburst[0] = \^m_axi_mem_arburst [0];
  assign m_axi_mem_arcache[3] = \<const0> ;
  assign m_axi_mem_arcache[2] = \<const0> ;
  assign m_axi_mem_arcache[1] = \<const1> ;
  assign m_axi_mem_arcache[0] = \<const1> ;
  assign m_axi_mem_arprot[2] = \<const0> ;
  assign m_axi_mem_arprot[1] = \<const0> ;
  assign m_axi_mem_arprot[0] = \<const0> ;
  assign m_axi_mem_arsize[2] = \<const0> ;
  assign m_axi_mem_arsize[1] = \^m_axi_mem_arsize [1];
  assign m_axi_mem_arsize[0] = \<const0> ;
  assign m_axi_mem_aruser[3] = \<const0> ;
  assign m_axi_mem_aruser[2] = \<const0> ;
  assign m_axi_mem_aruser[1] = \<const0> ;
  assign m_axi_mem_aruser[0] = \<const0> ;
  assign s_axi_reg_bresp[1] = \^s_axi_reg_bresp [1];
  assign s_axi_reg_bresp[0] = \<const0> ;
  assign s_axi_reg_rresp[1] = \^s_axi_reg_rresp [1];
  assign s_axi_reg_rresp[0] = \<const0> ;
  assign s_axi_reg_wready = s_axi_reg_awready;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  design_1_dfx_controller_0_0_axi_lite_if i_axi_lite_if
       (.D(vsm_VS_0_reg_rdata),
        .E(s_axi_reg_arready),
        .Q(vsm_reg_addr),
        .axi_write_complete0(axi_write_complete0),
        .axi_write_complete033_out(axi_write_complete033_out),
        .axi_write_complete037_out(axi_write_complete037_out),
        .\b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg (i_vsm_VS_0_n_15),
        .\b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg (i_vsm_VS_0_n_11),
        .\b_bs_info.reg_rdata_bs_table_address_reg[31] (i_vsm_VS_0_n_3),
        .\b_bs_info.reg_rdata_bs_table_address_reg[31]_0 (i_vsm_VS_0_n_1),
        .\b_bs_info.reg_rdata_bs_table_size_reg[10] (i_axi_lite_if_n_81),
        .\b_bs_info.reg_rdata_bs_table_size_reg[11] (i_axi_lite_if_n_82),
        .\b_bs_info.reg_rdata_bs_table_size_reg[12] (i_axi_lite_if_n_83),
        .\b_bs_info.reg_rdata_bs_table_size_reg[9] (i_axi_lite_if_n_80),
        .\b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_reg (i_vsm_VS_0_n_14),
        .\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg (i_vsm_VS_0_n_9),
        .\b_rm_info.bs_addr_reg[0] (i_axi_lite_if_n_71),
        .\b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg (i_vsm_VS_0_n_13),
        .bs_addr(bs_addr),
        .clk(clk),
        .d1(d1),
        .in_shutdown(in_shutdown),
        .in_shutdown_reg(i_axi_lite_if_n_78),
        .\opt_has_pipe.first_q_reg[0] (i_axi_lite_if_n_72),
        .out(reg_read_complete_bs_table_vec),
        .read_from_bs_info_registers_cmb(read_from_bs_info_registers_cmb),
        .read_from_rm_info_registers_cmb(read_from_rm_info_registers_cmb),
        .read_from_trigger_registers_cmb(read_from_trigger_registers_cmb),
        .\reg_rdata_reg[0] (i_vsm_VS_0_n_104),
        .\reg_rdata_reg[12] (reg_rdata_bs_table_size0_out),
        .\reg_rdata_reg[12]_0 (reg_rdata_bs_table_address0_out),
        .\reg_rdata_reg[31] (reg_read_complete_rm_table_vec),
        .\reg_rdata_reg[31]_0 (i_vsm_VS_0_n_100),
        .reg_rdata_rm_table_ctrl1_out(reg_rdata_rm_table_ctrl1_out),
        .reg_tready_d0(reg_tready_d0),
        .reg_tready_d1_reg(i_vsm_VS_0_n_102),
        .reg_write_complete_ctrl_reg(reg_write_complete_ctrl_reg),
        .reg_write_complete_ctrl_reg_reg(i_axi_lite_if_n_55),
        .reset(reset),
        .reset_0(i_axi_lite_if_n_54),
        .reset_ah(reset_ah),
        .\rm_id_reg[0] (i_axi_lite_if_n_70),
        .s_axi_reg_araddr(s_axi_reg_araddr[6:2]),
        .s_axi_reg_arvalid(s_axi_reg_arvalid),
        .s_axi_reg_awaddr(s_axi_reg_awaddr[6:2]),
        .s_axi_reg_awready(s_axi_reg_awready),
        .s_axi_reg_awvalid(s_axi_reg_awvalid),
        .s_axi_reg_bready(s_axi_reg_bready),
        .s_axi_reg_bresp(\^s_axi_reg_bresp ),
        .s_axi_reg_bvalid(s_axi_reg_bvalid),
        .s_axi_reg_rdata(s_axi_reg_rdata),
        .s_axi_reg_rready(s_axi_reg_rready),
        .s_axi_reg_rresp(\^s_axi_reg_rresp ),
        .s_axi_reg_rvalid(s_axi_reg_rvalid),
        .s_axi_reg_wdata(s_axi_reg_wdata),
        .s_axi_reg_wvalid(s_axi_reg_wvalid),
        .\s_axi_rresp_i[1]_i_3 (i_vsm_VS_0_n_12),
        .\s_axi_rresp_i_reg[1]_0 (i_vsm_VS_0_n_101),
        .s_axis_ctrl_tready_i1(s_axis_ctrl_tready_i1),
        .start_axi_read0(start_axi_read0),
        .start_axi_read035_out(start_axi_read035_out),
        .start_axi_read039_out(start_axi_read039_out),
        .sw_ok_to_proceed_d00(sw_ok_to_proceed_d00),
        .sw_trigger_id(sw_trigger_id),
        .\sw_trigger_id_reg[0] (i_axi_lite_if_n_60),
        .sw_trigger_pending(sw_trigger_pending),
        .user_restarted_with_status068_out(user_restarted_with_status068_out),
        .vsm_VS_0_fetch_rm_id(vsm_VS_0_fetch_rm_id),
        .\vsm_addr_reg[2]_0 (i_axi_lite_if_n_56),
        .\vsm_addr_reg[2]_1 (i_axi_lite_if_n_63),
        .\vsm_addr_reg[2]_2 (reg_rdata_bs_table_size),
        .\vsm_addr_reg[2]_3 (i_axi_lite_if_n_76),
        .\vsm_addr_reg[3]_0 (reg_rdata_bs_table_address),
        .\vsm_addr_reg[4]_0 (i_axi_lite_if_n_62),
        .\vsm_addr_reg[4]_1 (i_axi_lite_if_n_79),
        .\vsm_addr_reg[6]_0 (i_axi_lite_if_n_18),
        .\vsm_addr_reg[6]_1 (i_axi_lite_if_n_75),
        .vsm_reg_tready(vsm_reg_tready),
        .vsm_reg_tvalid(vsm_reg_tvalid),
        .vsm_rnw_reg_0(i_axi_lite_if_n_61),
        .\vsm_wdata_reg[0]_0 (i_axi_lite_if_n_57),
        .\vsm_wdata_reg[0]_1 (i_axi_lite_if_n_77),
        .\vsm_wdata_reg[1]_0 (i_axi_lite_if_n_53),
        .\vsm_wdata_reg[31]_0 (vsm_reg_wdata),
        .write_to_bs_info_registers_cmb(write_to_bs_info_registers_cmb),
        .write_to_rm_info_registers_cmb(write_to_rm_info_registers_cmb),
        .write_to_sw_trigger_reg_cmb(write_to_sw_trigger_reg_cmb),
        .write_to_trigger_registers_cmb(write_to_trigger_registers_cmb));
  design_1_dfx_controller_0_0_dfx_controller_design_1_dfx_controller_0_0_icap_if_0 i_cp0
       (.E(\i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en ),
        .clk(clk),
        .cp0_vs_id(cp0_vs_id),
        .din({fetch0_2_decompress0_axis_bs_tdata,p_1_in,fetch0_2_decompress0_axis_bs_tlast}),
        .first_word_seen(first_word_seen),
        .first_word_seen_reg(i_cp0_n_9),
        .full(full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (i_cp0_n_10),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (xpm_fifo_full),
        .\gen_rd_b.doutb_reg_reg[1] (fetch0_rm_id_o),
        .icap_clk(icap_clk),
        .icap_csib(icap_csib),
        .icap_i(icap_i[7:6]),
        .icap_o(icap_o),
        .icap_reset(icap_reset),
        .out(\i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/p_0_in2_in ),
        .p_3_in(p_3_in),
        .p_4_in(p_4_in),
        .recheck_id_reg_source_reg(fetch0_2_decompress0_axis_bs_tvalid),
        .reset(reset),
        .reset_ah(reset_ah),
        .sig_last_reg_out_reg(i_cp0_n_8),
        .wr_rst_busy(wr_rst_busy));
  design_1_dfx_controller_0_0_dfx_controller_design_1_dfx_controller_0_0_fetch i_fetch0
       (.E(\i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en ),
        .clk(clk),
        .din({fetch0_2_decompress0_axis_bs_tdata,p_1_in,fetch0_2_decompress0_axis_bs_tlast}),
        .first_word_seen(first_word_seen),
        .first_word_seen_reg_0(xpm_fifo_full),
        .full(full),
        .id_fifo_read_d1_reg_0(i_cp0_n_9),
        .in({vsm_VS_0_fetch_rm_id,vsm_VS_0_fetch_addr,vsm_VS_0_fetch_size}),
        .m_axi_mem_araddr(m_axi_mem_araddr),
        .m_axi_mem_arburst(\^m_axi_mem_arburst ),
        .m_axi_mem_arlen(m_axi_mem_arlen),
        .m_axi_mem_arready(m_axi_mem_arready),
        .m_axi_mem_arsize(\^m_axi_mem_arsize ),
        .m_axi_mem_arvalid(m_axi_mem_arvalid),
        .m_axi_mem_rdata(m_axi_mem_rdata),
        .m_axi_mem_rlast(m_axi_mem_rlast),
        .m_axi_mem_rready(m_axi_mem_rready),
        .m_axi_mem_rresp(m_axi_mem_rresp[1]),
        .m_axi_mem_rvalid(m_axi_mem_rvalid),
        .out(\i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/p_0_in2_in ),
        .p_0_in(p_0_in),
        .recheck_id_reg_source_reg_0(i_cp0_n_8),
        .reset(reset),
        .reset_ah(reset_ah),
        .\rm_id_o_reg[0]_0 (fetch0_rm_id_o),
        .sig_m_valid_out_reg(fetch0_2_decompress0_axis_bs_tvalid),
        .sig_m_valid_out_reg_0(i_cp0_n_10),
        .vsm_VS_0_fetch_req(vsm_VS_0_fetch_req),
        .wr_rst_busy(wr_rst_busy));
  design_1_dfx_controller_0_0_dfx_controller_design_1_dfx_controller_0_0_vsm_VS_0 i_vsm_VS_0
       (.D(vsm_VS_0_reg_rdata),
        .E(reg_rdata_bs_table_size),
        .Q(vsm_reg_addr),
        .axi_write_complete0(axi_write_complete0),
        .axi_write_complete033_out(axi_write_complete033_out),
        .axi_write_complete037_out(axi_write_complete037_out),
        .\b_bs_info.b_read_from_bs_info_registers_edge.d1_reg_0 (i_vsm_VS_0_n_15),
        .\b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_0 (i_vsm_VS_0_n_12),
        .\b_bs_info.b_write_to_bs_info_registers_edge.d1_reg_0 (i_vsm_VS_0_n_11),
        .\b_bs_info.gen_address_reg.access_address_del_reg[0]_0 (i_axi_lite_if_n_71),
        .\b_bs_info.reg_rdata_bs_table_address_reg[12]_0 (reg_rdata_bs_table_address0_out),
        .\b_bs_info.reg_rdata_bs_table_address_reg[31]_0 (i_vsm_VS_0_n_100),
        .\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 (reg_rdata_bs_table_address),
        .\b_bs_info.reg_rdata_bs_table_size_reg[12]_0 (reg_rdata_bs_table_size0_out),
        .\b_rm_info.b_read_from_rm_info_registers_edge.d1_reg_0 (i_vsm_VS_0_n_14),
        .\b_rm_info.b_write_to_rm_info_registers_edge.d1_reg_0 (i_vsm_VS_0_n_9),
        .\b_rm_info.gen_address_reg.access_address_del_reg[0]_0 (i_axi_lite_if_n_70),
        .\b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0 (reg_rdata_rm_table_ctrl1_out),
        .\b_trigger_table.b_write_to_trigger_registers_edge.d1_reg_0 (i_vsm_VS_0_n_13),
        .\b_trigger_table.gen_address_reg.access_address_del_reg[0]_0 (i_axi_lite_if_n_75),
        .bs_addr(bs_addr),
        .clk(clk),
        .cp0_vs_id(cp0_vs_id),
        .d1(d1),
        .din(p_1_in),
        .in({vsm_VS_0_fetch_rm_id,vsm_VS_0_fetch_addr,vsm_VS_0_fetch_size}),
        .in_shutdown(in_shutdown),
        .\opt_has_pipe.first_q_reg[0] (i_vsm_VS_0_n_1),
        .\opt_has_pipe.first_q_reg[0]_0 (reg_read_complete_bs_table_vec),
        .\opt_has_pipe.first_q_reg[0]_1 (i_vsm_VS_0_n_3),
        .\opt_has_pipe.first_q_reg[0]_2 (i_vsm_VS_0_n_101),
        .out(reg_read_complete_rm_table_vec),
        .p_0_in(p_0_in),
        .p_3_in(p_3_in),
        .p_4_in(p_4_in),
        .read_from_bs_info_registers_cmb(read_from_bs_info_registers_cmb),
        .read_from_rm_info_registers_cmb(read_from_rm_info_registers_cmb),
        .read_from_trigger_registers_cmb(read_from_trigger_registers_cmb),
        .\reg_rdata_reg[0]_0 (i_axi_lite_if_n_60),
        .\reg_rdata_reg[10]_0 (i_axi_lite_if_n_81),
        .\reg_rdata_reg[11]_0 (i_axi_lite_if_n_82),
        .\reg_rdata_reg[12]_0 (i_axi_lite_if_n_83),
        .\reg_rdata_reg[1]_0 (i_axi_lite_if_n_62),
        .\reg_rdata_reg[30]_0 (i_axi_lite_if_n_63),
        .\reg_rdata_reg[30]_1 (i_axi_lite_if_n_72),
        .\reg_rdata_reg[31]_0 (i_axi_lite_if_n_79),
        .\reg_rdata_reg[6]_0 (i_axi_lite_if_n_56),
        .\reg_rdata_reg[6]_1 (i_axi_lite_if_n_61),
        .\reg_rdata_reg[9]_0 (i_axi_lite_if_n_80),
        .reg_tready_d0(reg_tready_d0),
        .reg_tready_i_reg_0(i_axi_lite_if_n_18),
        .reg_wdata(vsm_reg_wdata),
        .reg_write_complete_ctrl_reg(reg_write_complete_ctrl_reg),
        .reg_write_complete_ctrl_reg_reg_0(i_vsm_VS_0_n_102),
        .reset(reset),
        .reset_ah(reset_ah),
        .rm_decouple_i_reg_0(i_axi_lite_if_n_78),
        .rm_reset_i_reg_0(i_axi_lite_if_n_55),
        .rm_shutdown_req_i_reg_0(i_axi_lite_if_n_54),
        .\s_axi_rresp_i_reg[1] (i_axi_lite_if_n_76),
        .s_axis_ctrl_tready_i1(s_axis_ctrl_tready_i1),
        .shutdown_bit_reg_0(i_axi_lite_if_n_57),
        .shutdown_bit_reg_1(i_axi_lite_if_n_53),
        .start_axi_read0(start_axi_read0),
        .start_axi_read035_out(start_axi_read035_out),
        .start_axi_read039_out(start_axi_read039_out),
        .\status_encoded_field_reg[0]_0 (i_vsm_VS_0_n_104),
        .sw_ok_to_proceed_d00(sw_ok_to_proceed_d00),
        .sw_trigger_id(sw_trigger_id),
        .\sw_trigger_id_reg[0]_0 (i_axi_lite_if_n_77),
        .sw_trigger_pending(sw_trigger_pending),
        .user_restarted_with_status068_out(user_restarted_with_status068_out),
        .vsm_VS_0_event_error(vsm_VS_0_event_error),
        .vsm_VS_0_fetch_req(vsm_VS_0_fetch_req),
        .vsm_VS_0_rm_decouple(vsm_VS_0_rm_decouple),
        .vsm_VS_0_rm_reset(vsm_VS_0_rm_reset),
        .vsm_VS_0_rm_shutdown_ack(vsm_VS_0_rm_shutdown_ack),
        .vsm_VS_0_rm_shutdown_req(vsm_VS_0_rm_shutdown_req),
        .vsm_VS_0_sw_shutdown_req(vsm_VS_0_sw_shutdown_req),
        .vsm_VS_0_sw_startup_req(vsm_VS_0_sw_startup_req),
        .vsm_reg_tready(vsm_reg_tready),
        .vsm_reg_tvalid(vsm_reg_tvalid),
        .write_to_bs_info_registers_cmb(write_to_bs_info_registers_cmb),
        .write_to_rm_info_registers_cmb(write_to_rm_info_registers_cmb),
        .write_to_sw_trigger_reg_cmb(write_to_sw_trigger_reg_cmb),
        .write_to_trigger_registers_cmb(write_to_trigger_registers_cmb));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_design_1_dfx_controller_0_0_fetch
   (out,
    sig_m_valid_out_reg,
    p_0_in,
    m_axi_mem_arsize,
    m_axi_mem_arburst,
    m_axi_mem_arvalid,
    din,
    first_word_seen,
    \rm_id_o_reg[0]_0 ,
    m_axi_mem_rready,
    m_axi_mem_araddr,
    m_axi_mem_arlen,
    clk,
    reset_ah,
    reset,
    E,
    vsm_VS_0_fetch_req,
    recheck_id_reg_source_reg_0,
    id_fifo_read_d1_reg_0,
    sig_m_valid_out_reg_0,
    first_word_seen_reg_0,
    full,
    wr_rst_busy,
    m_axi_mem_rlast,
    m_axi_mem_rvalid,
    m_axi_mem_rresp,
    m_axi_mem_rdata,
    m_axi_mem_arready,
    in);
  output out;
  output sig_m_valid_out_reg;
  output p_0_in;
  output [0:0]m_axi_mem_arsize;
  output [0:0]m_axi_mem_arburst;
  output m_axi_mem_arvalid;
  output [33:0]din;
  output first_word_seen;
  output [0:0]\rm_id_o_reg[0]_0 ;
  output m_axi_mem_rready;
  output [31:0]m_axi_mem_araddr;
  output [7:0]m_axi_mem_arlen;
  input clk;
  input reset_ah;
  input reset;
  input [0:0]E;
  input vsm_VS_0_fetch_req;
  input recheck_id_reg_source_reg_0;
  input id_fifo_read_d1_reg_0;
  input sig_m_valid_out_reg_0;
  input first_word_seen_reg_0;
  input full;
  input wr_rst_busy;
  input m_axi_mem_rlast;
  input m_axi_mem_rvalid;
  input [0:0]m_axi_mem_rresp;
  input [31:0]m_axi_mem_rdata;
  input m_axi_mem_arready;
  input [64:0]in;

  wire [0:0]E;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_12_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_5_n_0 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire aempty;
  wire bad_config_error_i;
  wire clk;
  wire cmd_avail;
  wire cmd_fifo_not_full;
  wire cmd_fifo_write;
  wire [33:0]din;
  wire [31:0]dma_addr_reg;
  wire empty;
  wire first_word_seen;
  wire first_word_seen_reg_0;
  wire [2:0]fsm_cs;
  wire full;
  wire i_cmd_fifo_n_10;
  wire i_cmd_fifo_n_11;
  wire i_cmd_fifo_n_12;
  wire i_cmd_fifo_n_13;
  wire i_cmd_fifo_n_14;
  wire i_cmd_fifo_n_15;
  wire i_cmd_fifo_n_16;
  wire i_cmd_fifo_n_17;
  wire i_cmd_fifo_n_18;
  wire i_cmd_fifo_n_19;
  wire i_cmd_fifo_n_20;
  wire i_cmd_fifo_n_21;
  wire i_cmd_fifo_n_22;
  wire i_cmd_fifo_n_23;
  wire i_cmd_fifo_n_24;
  wire i_cmd_fifo_n_25;
  wire i_cmd_fifo_n_26;
  wire i_cmd_fifo_n_27;
  wire i_cmd_fifo_n_28;
  wire i_cmd_fifo_n_29;
  wire i_cmd_fifo_n_3;
  wire i_cmd_fifo_n_30;
  wire i_cmd_fifo_n_31;
  wire i_cmd_fifo_n_32;
  wire i_cmd_fifo_n_33;
  wire i_cmd_fifo_n_34;
  wire i_cmd_fifo_n_35;
  wire i_cmd_fifo_n_36;
  wire i_cmd_fifo_n_37;
  wire i_cmd_fifo_n_38;
  wire i_cmd_fifo_n_39;
  wire i_cmd_fifo_n_4;
  wire i_cmd_fifo_n_40;
  wire i_cmd_fifo_n_41;
  wire i_cmd_fifo_n_42;
  wire i_cmd_fifo_n_43;
  wire i_cmd_fifo_n_44;
  wire i_cmd_fifo_n_45;
  wire i_cmd_fifo_n_46;
  wire i_cmd_fifo_n_47;
  wire i_cmd_fifo_n_48;
  wire i_cmd_fifo_n_49;
  wire i_cmd_fifo_n_50;
  wire i_cmd_fifo_n_51;
  wire i_cmd_fifo_n_52;
  wire i_cmd_fifo_n_53;
  wire i_cmd_fifo_n_54;
  wire i_cmd_fifo_n_55;
  wire i_cmd_fifo_n_56;
  wire i_cmd_fifo_n_57;
  wire i_cmd_fifo_n_58;
  wire i_cmd_fifo_n_59;
  wire i_cmd_fifo_n_6;
  wire i_cmd_fifo_n_60;
  wire i_cmd_fifo_n_61;
  wire i_cmd_fifo_n_62;
  wire i_cmd_fifo_n_63;
  wire i_cmd_fifo_n_64;
  wire i_cmd_fifo_n_7;
  wire i_cmd_fifo_n_8;
  wire i_cmd_fifo_n_9;
  wire i_dma_n_40;
  wire i_dma_n_43;
  wire i_id_fifo_n_10;
  wire i_id_fifo_n_11;
  wire i_id_fifo_n_2;
  wire i_id_fifo_n_3;
  wire i_id_fifo_n_6;
  wire i_id_fifo_n_7;
  wire i_id_fifo_n_8;
  wire i_id_fifo_n_9;
  wire i_req_fifo_n_1;
  wire i_req_fifo_n_16;
  wire i_req_fifo_n_17;
  wire i_req_fifo_n_18;
  wire i_req_fifo_n_19;
  wire i_req_fifo_n_20;
  wire i_req_fifo_n_21;
  wire i_req_fifo_n_22;
  wire i_req_fifo_n_23;
  wire i_req_fifo_n_24;
  wire i_req_fifo_n_25;
  wire i_req_fifo_n_26;
  wire i_req_fifo_n_27;
  wire i_req_fifo_n_28;
  wire i_req_fifo_n_29;
  wire i_req_fifo_n_30;
  wire i_req_fifo_n_31;
  wire i_req_fifo_n_32;
  wire i_req_fifo_n_33;
  wire i_req_fifo_n_34;
  wire i_req_fifo_n_35;
  wire i_req_fifo_n_36;
  wire i_req_fifo_n_37;
  wire i_req_fifo_n_38;
  wire i_req_fifo_n_39;
  wire i_req_fifo_n_4;
  wire i_req_fifo_n_40;
  wire i_req_fifo_n_41;
  wire i_req_fifo_n_42;
  wire i_req_fifo_n_43;
  wire i_req_fifo_n_44;
  wire i_req_fifo_n_45;
  wire i_req_fifo_n_46;
  wire i_req_fifo_n_47;
  wire i_req_fifo_n_48;
  wire i_req_fifo_n_49;
  wire i_req_fifo_n_5;
  wire i_req_fifo_n_50;
  wire i_req_fifo_n_51;
  wire i_req_fifo_n_52;
  wire i_req_fifo_n_53;
  wire i_req_fifo_n_54;
  wire i_req_fifo_n_55;
  wire i_req_fifo_n_56;
  wire i_req_fifo_n_57;
  wire i_req_fifo_n_58;
  wire i_req_fifo_n_59;
  wire i_req_fifo_n_60;
  wire i_req_fifo_n_61;
  wire i_req_fifo_n_62;
  wire i_req_fifo_n_63;
  wire i_req_fifo_n_64;
  wire i_req_fifo_n_65;
  wire i_req_fifo_n_66;
  wire i_req_fifo_n_67;
  wire i_req_fifo_n_68;
  wire i_req_fifo_n_69;
  wire i_req_fifo_n_70;
  wire i_req_fifo_n_71;
  wire i_req_fifo_n_72;
  wire i_req_fifo_n_73;
  wire i_req_fifo_n_74;
  wire i_req_fifo_n_75;
  wire i_req_fifo_n_76;
  wire i_req_fifo_n_77;
  wire i_req_fifo_n_78;
  wire i_req_fifo_n_79;
  wire id_fifo_almost_empty_d1;
  wire id_fifo_not_full;
  wire id_fifo_read;
  wire id_fifo_read_d1;
  wire id_fifo_read_d1_reg_0;
  wire id_fifo_read_d2;
  wire id_fifo_write;
  wire [64:0]in;
  wire [31:0]m_axi_mem_araddr;
  wire [0:0]m_axi_mem_arburst;
  wire [7:0]m_axi_mem_arlen;
  wire m_axi_mem_arready;
  wire [0:0]m_axi_mem_arsize;
  wire m_axi_mem_arvalid;
  wire [31:0]m_axi_mem_rdata;
  wire m_axi_mem_rlast;
  wire m_axi_mem_rready;
  wire [0:0]m_axi_mem_rresp;
  wire m_axi_mem_rvalid;
  wire one_word_bs_detected_reg_n_0;
  wire out;
  wire p_0_in;
  wire rd_avail;
  wire [66:66]rd_data;
  wire recheck_id_reg_source;
  wire recheck_id_reg_source0;
  wire recheck_id_reg_source_reg_0;
  wire reqs_stored;
  wire reset;
  wire reset_ah;
  wire [0:0]\rm_id_o_reg[0]_0 ;
  wire s_axis_mm2s_cmd_tready;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire two_word_bs_detected_reg_n_0;
  wire [8:0]upper_segment;
  wire upper_segment_is_zero;
  wire [31:23]v_dma_size;
  wire v_dma_size0_carry__0_n_0;
  wire v_dma_size0_carry__0_n_1;
  wire v_dma_size0_carry__0_n_2;
  wire v_dma_size0_carry__0_n_3;
  wire v_dma_size0_carry__1_n_0;
  wire v_dma_size0_carry__1_n_1;
  wire v_dma_size0_carry__1_n_2;
  wire v_dma_size0_carry__1_n_3;
  wire v_dma_size0_carry__2_n_0;
  wire v_dma_size0_carry__2_n_1;
  wire v_dma_size0_carry__2_n_2;
  wire v_dma_size0_carry__2_n_3;
  wire v_dma_size0_carry__3_n_0;
  wire v_dma_size0_carry__3_n_1;
  wire v_dma_size0_carry__3_n_2;
  wire v_dma_size0_carry__3_n_3;
  wire v_dma_size0_carry__4_n_0;
  wire v_dma_size0_carry__4_n_1;
  wire v_dma_size0_carry__4_n_2;
  wire v_dma_size0_carry__4_n_3;
  wire v_dma_size0_carry__5_i_1_n_0;
  wire v_dma_size0_carry__5_i_2_n_0;
  wire v_dma_size0_carry__5_i_3_n_0;
  wire v_dma_size0_carry__5_i_4_n_0;
  wire v_dma_size0_carry__5_n_0;
  wire v_dma_size0_carry__5_n_1;
  wire v_dma_size0_carry__5_n_2;
  wire v_dma_size0_carry__5_n_3;
  wire v_dma_size0_carry__6_i_1_n_0;
  wire v_dma_size0_carry__6_i_2_n_0;
  wire v_dma_size0_carry__6_i_3_n_0;
  wire v_dma_size0_carry__6_n_2;
  wire v_dma_size0_carry__6_n_3;
  wire v_dma_size0_carry_n_0;
  wire v_dma_size0_carry_n_1;
  wire v_dma_size0_carry_n_2;
  wire v_dma_size0_carry_n_3;
  wire [31:23]v_dma_size0_out;
  wire [31:0]v_dma_size_reg;
  wire vsm_VS_0_fetch_req;
  wire wr_rst_busy;
  wire [3:0]NLW_v_dma_size0_carry_O_UNCONNECTED;
  wire [3:0]NLW_v_dma_size0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_v_dma_size0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_v_dma_size0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_v_dma_size0_carry__3_O_UNCONNECTED;
  wire [1:0]NLW_v_dma_size0_carry__4_O_UNCONNECTED;
  wire [3:2]NLW_v_dma_size0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_v_dma_size0_carry__6_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_12 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[0]),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_2 
       (.I0(fsm_cs[0]),
        .I1(reset),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_5 
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "st_wait_for_tx_to_start:000,st_por:110,st_wait_for_req:001,st_load_dma:010,st_bad_config_error1:101,st_bad_config_error_wait:100,st_bad_config_error_done:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_b_fsm.fsm_cs_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(i_id_fifo_n_11),
        .Q(fsm_cs[0]),
        .R(reset_ah));
  (* FSM_ENCODED_STATES = "st_wait_for_tx_to_start:000,st_por:110,st_wait_for_req:001,st_load_dma:010,st_bad_config_error1:101,st_bad_config_error_wait:100,st_bad_config_error_done:011" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_sequential_b_fsm.fsm_cs_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(i_id_fifo_n_10),
        .Q(fsm_cs[1]),
        .S(reset_ah));
  (* FSM_ENCODED_STATES = "st_wait_for_tx_to_start:000,st_por:110,st_wait_for_req:001,st_load_dma:010,st_bad_config_error1:101,st_bad_config_error_wait:100,st_bad_config_error_done:011" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_sequential_b_fsm.fsm_cs_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(i_id_fifo_n_9),
        .Q(fsm_cs[2]),
        .S(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \b_find_req.gen_vsm_input_vectors[0].reqs_stored_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_79),
        .Q(reqs_stored),
        .R(reset_ah));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    bad_config_error_i_i_1
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .O(bad_config_error_i));
  FDRE #(
    .INIT(1'b0)) 
    bad_config_error_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(bad_config_error_i),
        .Q(p_0_in),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[0] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_4),
        .Q(dma_addr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[10] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_58),
        .Q(dma_addr_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[11] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_57),
        .Q(dma_addr_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[12] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_56),
        .Q(dma_addr_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[13] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_63),
        .Q(dma_addr_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[14] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_62),
        .Q(dma_addr_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[15] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_61),
        .Q(dma_addr_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[16] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_60),
        .Q(dma_addr_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[17] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_67),
        .Q(dma_addr_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[18] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_66),
        .Q(dma_addr_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[19] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_65),
        .Q(dma_addr_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[1] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_51),
        .Q(dma_addr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[20] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_64),
        .Q(dma_addr_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[21] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_71),
        .Q(dma_addr_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[22] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_70),
        .Q(dma_addr_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[23] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_69),
        .Q(dma_addr_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[24] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_68),
        .Q(dma_addr_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[25] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_75),
        .Q(dma_addr_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[26] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_74),
        .Q(dma_addr_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[27] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_73),
        .Q(dma_addr_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[28] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_72),
        .Q(dma_addr_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[29] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_78),
        .Q(dma_addr_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[2] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_50),
        .Q(dma_addr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[30] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_77),
        .Q(dma_addr_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[31] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_76),
        .Q(dma_addr_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[3] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_49),
        .Q(dma_addr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[4] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_48),
        .Q(dma_addr_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[5] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_55),
        .Q(dma_addr_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[6] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_54),
        .Q(dma_addr_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[7] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_53),
        .Q(dma_addr_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[8] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_52),
        .Q(dma_addr_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dma_addr_reg[9] 
       (.C(clk),
        .CE(i_id_fifo_n_3),
        .D(i_req_fifo_n_59),
        .Q(dma_addr_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    first_word_seen_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_dma_n_43),
        .Q(first_word_seen),
        .R(reset_ah));
  design_1_dfx_controller_0_0_glb_srl_fifo__parameterized3 i_cmd_fifo
       (.DI(i_cmd_fifo_n_3),
        .E(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\FSM_sequential_b_fsm.fsm_cs_reg[1] (i_cmd_fifo_n_4),
        .\FSM_sequential_b_fsm.fsm_cs_reg[1]_0 ({i_cmd_fifo_n_7,i_cmd_fifo_n_8}),
        .Q(upper_segment),
        .S(i_cmd_fifo_n_6),
        .clk(clk),
        .cmd_avail(cmd_avail),
        .cmd_fifo_not_full(cmd_fifo_not_full),
        .cmd_fifo_write(cmd_fifo_write),
        .\fifo_2_reg[55]_0 ({i_cmd_fifo_n_9,i_cmd_fifo_n_10,i_cmd_fifo_n_11,i_cmd_fifo_n_12,i_cmd_fifo_n_13,i_cmd_fifo_n_14,i_cmd_fifo_n_15,i_cmd_fifo_n_16,i_cmd_fifo_n_17,i_cmd_fifo_n_18,i_cmd_fifo_n_19,i_cmd_fifo_n_20,i_cmd_fifo_n_21,i_cmd_fifo_n_22,i_cmd_fifo_n_23,i_cmd_fifo_n_24,i_cmd_fifo_n_25,i_cmd_fifo_n_26,i_cmd_fifo_n_27,i_cmd_fifo_n_28,i_cmd_fifo_n_29,i_cmd_fifo_n_30,i_cmd_fifo_n_31,i_cmd_fifo_n_32,i_cmd_fifo_n_33,i_cmd_fifo_n_34,i_cmd_fifo_n_35,i_cmd_fifo_n_36,i_cmd_fifo_n_37,i_cmd_fifo_n_38,i_cmd_fifo_n_39,i_cmd_fifo_n_40,i_cmd_fifo_n_41,i_cmd_fifo_n_42,i_cmd_fifo_n_43,i_cmd_fifo_n_44,i_cmd_fifo_n_45,i_cmd_fifo_n_46,i_cmd_fifo_n_47,i_cmd_fifo_n_48,i_cmd_fifo_n_49,i_cmd_fifo_n_50,i_cmd_fifo_n_51,i_cmd_fifo_n_52,i_cmd_fifo_n_53,i_cmd_fifo_n_54,i_cmd_fifo_n_55,i_cmd_fifo_n_56,i_cmd_fifo_n_57,i_cmd_fifo_n_58,i_cmd_fifo_n_59,i_cmd_fifo_n_60,i_cmd_fifo_n_61,i_cmd_fifo_n_62,i_cmd_fifo_n_63,i_cmd_fifo_n_64}),
        .fsm_cs(fsm_cs),
        .in(dma_addr_reg),
        .reset_ah(reset_ah),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .upper_segment_is_zero(upper_segment_is_zero),
        .v_dma_size_reg(v_dma_size_reg[24:0]));
  design_1_dfx_controller_0_0_dfx_controller_dma i_dma
       (.D({i_cmd_fifo_n_9,i_cmd_fifo_n_10,i_cmd_fifo_n_11,i_cmd_fifo_n_12,i_cmd_fifo_n_13,i_cmd_fifo_n_14,i_cmd_fifo_n_15,i_cmd_fifo_n_16,i_cmd_fifo_n_17,i_cmd_fifo_n_18,i_cmd_fifo_n_19,i_cmd_fifo_n_20,i_cmd_fifo_n_21,i_cmd_fifo_n_22,i_cmd_fifo_n_23,i_cmd_fifo_n_24,i_cmd_fifo_n_25,i_cmd_fifo_n_26,i_cmd_fifo_n_27,i_cmd_fifo_n_28,i_cmd_fifo_n_29,i_cmd_fifo_n_30,i_cmd_fifo_n_31,i_cmd_fifo_n_32,i_cmd_fifo_n_33,i_cmd_fifo_n_34,i_cmd_fifo_n_35,i_cmd_fifo_n_36,i_cmd_fifo_n_37,i_cmd_fifo_n_38,i_cmd_fifo_n_39,i_cmd_fifo_n_40,i_cmd_fifo_n_41,i_cmd_fifo_n_42,i_cmd_fifo_n_43,i_cmd_fifo_n_44,i_cmd_fifo_n_45,i_cmd_fifo_n_46,i_cmd_fifo_n_47,i_cmd_fifo_n_48,i_cmd_fifo_n_49,i_cmd_fifo_n_50,i_cmd_fifo_n_51,i_cmd_fifo_n_52,i_cmd_fifo_n_53,i_cmd_fifo_n_54,i_cmd_fifo_n_55,i_cmd_fifo_n_56,i_cmd_fifo_n_57,i_cmd_fifo_n_58,i_cmd_fifo_n_59,i_cmd_fifo_n_60,i_cmd_fifo_n_61,i_cmd_fifo_n_62,i_cmd_fifo_n_63,i_cmd_fifo_n_64}),
        .E(E),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .clk(clk),
        .cmd_avail(cmd_avail),
        .din(din),
        .first_word_seen_reg(i_dma_n_40),
        .first_word_seen_reg_0(first_word_seen),
        .first_word_seen_reg_1(first_word_seen_reg_0),
        .full(full),
        .m_axi_mem_araddr(m_axi_mem_araddr),
        .m_axi_mem_arburst(m_axi_mem_arburst),
        .m_axi_mem_arlen(m_axi_mem_arlen),
        .m_axi_mem_arready(m_axi_mem_arready),
        .m_axi_mem_arsize(m_axi_mem_arsize),
        .m_axi_mem_arvalid(m_axi_mem_arvalid),
        .m_axi_mem_rdata(m_axi_mem_rdata),
        .m_axi_mem_rlast(m_axi_mem_rlast),
        .m_axi_mem_rready(m_axi_mem_rready),
        .m_axi_mem_rresp(m_axi_mem_rresp),
        .m_axi_mem_rvalid(m_axi_mem_rvalid),
        .out(out),
        .reset(reset),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .sig_last_reg_out_reg(i_dma_n_43),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .wr_rst_busy(wr_rst_busy));
  design_1_dfx_controller_0_0_glb_srl_fifo__parameterized1 i_id_fifo
       (.DI(i_id_fifo_n_2),
        .\FSM_sequential_b_fsm.fsm_cs_reg[0] (i_id_fifo_n_10),
        .\FSM_sequential_b_fsm.fsm_cs_reg[0]_0 (i_cmd_fifo_n_4),
        .\FSM_sequential_b_fsm.fsm_cs_reg[0]_1 (i_req_fifo_n_16),
        .\FSM_sequential_b_fsm.fsm_cs_reg[0]_2 (\FSM_sequential_b_fsm.fsm_cs[2]_i_12_n_0 ),
        .\FSM_sequential_b_fsm.fsm_cs_reg[0]_3 (i_dma_n_40),
        .\FSM_sequential_b_fsm.fsm_cs_reg[2] (i_id_fifo_n_9),
        .\FSM_sequential_b_fsm.fsm_cs_reg[2]_0 (i_id_fifo_n_11),
        .\FSM_sequential_b_fsm.fsm_cs_reg[2]_1 (first_word_seen),
        .\FSM_sequential_b_fsm.fsm_cs_reg[2]_2 (\FSM_sequential_b_fsm.fsm_cs[2]_i_2_n_0 ),
        .\FSM_sequential_b_fsm.fsm_cs_reg[2]_3 (i_req_fifo_n_5),
        .\FSM_sequential_b_fsm.fsm_cs_reg[2]_4 (\FSM_sequential_b_fsm.fsm_cs[2]_i_5_n_0 ),
        .Q(rd_data),
        .\add_1_reg[3]_0 (empty),
        .aempty(aempty),
        .bad_config_error_i(bad_config_error_i),
        .clk(clk),
        .cmd_fifo_not_full(cmd_fifo_not_full),
        .\fifo_2_reg[1]_0 (i_id_fifo_n_8),
        .fsm_cs(fsm_cs),
        .id_fifo_almost_empty_d1(id_fifo_almost_empty_d1),
        .id_fifo_not_full(id_fifo_not_full),
        .id_fifo_read(id_fifo_read),
        .id_fifo_read_d1(id_fifo_read_d1),
        .id_fifo_read_d1_reg(id_fifo_read_d1_reg_0),
        .id_fifo_read_d2(id_fifo_read_d2),
        .id_fifo_write(id_fifo_write),
        .not_full_1_reg_0(i_id_fifo_n_3),
        .one_word_bs_detected_reg(i_id_fifo_n_6),
        .one_word_bs_detected_reg_0(one_word_bs_detected_reg_n_0),
        .rd_avail(rd_avail),
        .recheck_id_reg_source(recheck_id_reg_source),
        .reset(reset),
        .reset_ah(reset_ah),
        .\rm_id_o_reg[0] (\rm_id_o_reg[0]_0 ),
        .two_word_bs_detected_reg(i_id_fifo_n_7),
        .two_word_bs_detected_reg_0(recheck_id_reg_source_reg_0),
        .two_word_bs_detected_reg_1(two_word_bs_detected_reg_n_0),
        .upper_segment_is_zero(upper_segment_is_zero));
  design_1_dfx_controller_0_0_glb_srl_fifo i_req_fifo
       (.D(v_dma_size0_out),
        .DI(i_id_fifo_n_2),
        .\FSM_sequential_b_fsm.fsm_cs_reg[0] ({i_req_fifo_n_37,i_req_fifo_n_38,i_req_fifo_n_39,i_req_fifo_n_40}),
        .\FSM_sequential_b_fsm.fsm_cs_reg[0]_0 ({i_req_fifo_n_41,i_req_fifo_n_42,i_req_fifo_n_43,i_req_fifo_n_44}),
        .\FSM_sequential_b_fsm.fsm_cs_reg[0]_1 ({i_req_fifo_n_45,i_req_fifo_n_46,i_req_fifo_n_47}),
        .\FSM_sequential_b_fsm.fsm_cs_reg[2] (i_req_fifo_n_16),
        .O({i_req_fifo_n_17,i_req_fifo_n_18,i_req_fifo_n_19,i_req_fifo_n_20}),
        .Q(rd_data),
        .clk(clk),
        .cmd_fifo_write(cmd_fifo_write),
        .fetch_req_reg(i_req_fifo_n_79),
        .\fifo_2_reg[13]_0 ({i_req_fifo_n_25,i_req_fifo_n_26,i_req_fifo_n_27,i_req_fifo_n_28}),
        .\fifo_2_reg[17]_0 ({i_req_fifo_n_29,i_req_fifo_n_30,i_req_fifo_n_31,i_req_fifo_n_32}),
        .\fifo_2_reg[18]_0 (i_req_fifo_n_5),
        .\fifo_2_reg[1]_0 (i_req_fifo_n_1),
        .\fifo_2_reg[21]_0 ({i_req_fifo_n_33,i_req_fifo_n_34,i_req_fifo_n_35,i_req_fifo_n_36}),
        .\fifo_2_reg[33]_0 (i_req_fifo_n_4),
        .\fifo_2_reg[61]_0 ({i_req_fifo_n_72,i_req_fifo_n_73,i_req_fifo_n_74,i_req_fifo_n_75}),
        .\fifo_2_reg[64]_0 ({i_req_fifo_n_76,i_req_fifo_n_77,i_req_fifo_n_78}),
        .\fifo_2_reg[66]_0 (in),
        .\fifo_2_reg[9]_0 ({i_req_fifo_n_21,i_req_fifo_n_22,i_req_fifo_n_23,i_req_fifo_n_24}),
        .fsm_cs(fsm_cs),
        .id_fifo_not_full(id_fifo_not_full),
        .id_fifo_write(id_fifo_write),
        .in(dma_addr_reg),
        .not_full_1_reg_0({i_req_fifo_n_48,i_req_fifo_n_49,i_req_fifo_n_50,i_req_fifo_n_51}),
        .not_full_1_reg_1({i_req_fifo_n_52,i_req_fifo_n_53,i_req_fifo_n_54,i_req_fifo_n_55}),
        .not_full_1_reg_2({i_req_fifo_n_56,i_req_fifo_n_57,i_req_fifo_n_58,i_req_fifo_n_59}),
        .not_full_1_reg_3({i_req_fifo_n_60,i_req_fifo_n_61,i_req_fifo_n_62,i_req_fifo_n_63}),
        .not_full_1_reg_4({i_req_fifo_n_64,i_req_fifo_n_65,i_req_fifo_n_66,i_req_fifo_n_67}),
        .not_full_1_reg_5({i_req_fifo_n_68,i_req_fifo_n_69,i_req_fifo_n_70,i_req_fifo_n_71}),
        .rd_avail(rd_avail),
        .recheck_id_reg_source0(recheck_id_reg_source0),
        .recheck_id_reg_source_reg(recheck_id_reg_source_reg_0),
        .recheck_id_reg_source_reg_0(first_word_seen),
        .recheck_id_reg_source_reg_1(empty),
        .reqs_stored(reqs_stored),
        .reset_ah(reset_ah),
        .v_dma_size(v_dma_size),
        .v_dma_size_reg(v_dma_size_reg),
        .vsm_VS_0_fetch_req(vsm_VS_0_fetch_req));
  FDRE #(
    .INIT(1'b0)) 
    id_fifo_almost_empty_d1_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty),
        .Q(id_fifo_almost_empty_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    id_fifo_read_d1_reg
       (.C(clk),
        .CE(1'b1),
        .D(id_fifo_read),
        .Q(id_fifo_read_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    id_fifo_read_d2_reg
       (.C(clk),
        .CE(1'b1),
        .D(id_fifo_read_d1),
        .Q(id_fifo_read_d2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    one_word_bs_detected_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_id_fifo_n_6),
        .Q(one_word_bs_detected_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    recheck_id_reg_source_reg
       (.C(clk),
        .CE(1'b1),
        .D(recheck_id_reg_source0),
        .Q(recheck_id_reg_source),
        .R(1'b0));
  FDRE \rm_id_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(i_id_fifo_n_8),
        .Q(\rm_id_o_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    two_word_bs_detected_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_id_fifo_n_7),
        .Q(two_word_bs_detected_reg_n_0),
        .R(1'b0));
  FDRE \upper_segment_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(v_dma_size0_out[23]),
        .Q(upper_segment[0]),
        .R(1'b0));
  FDRE \upper_segment_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(v_dma_size0_out[24]),
        .Q(upper_segment[1]),
        .R(1'b0));
  FDRE \upper_segment_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(v_dma_size0_out[25]),
        .Q(upper_segment[2]),
        .R(1'b0));
  FDRE \upper_segment_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(v_dma_size0_out[26]),
        .Q(upper_segment[3]),
        .R(1'b0));
  FDRE \upper_segment_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(v_dma_size0_out[27]),
        .Q(upper_segment[4]),
        .R(1'b0));
  FDRE \upper_segment_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(v_dma_size0_out[28]),
        .Q(upper_segment[5]),
        .R(1'b0));
  FDRE \upper_segment_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(v_dma_size0_out[29]),
        .Q(upper_segment[6]),
        .R(1'b0));
  FDRE \upper_segment_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(v_dma_size0_out[30]),
        .Q(upper_segment[7]),
        .R(1'b0));
  FDRE \upper_segment_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(v_dma_size0_out[31]),
        .Q(upper_segment[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 v_dma_size0_carry
       (.CI(1'b0),
        .CO({v_dma_size0_carry_n_0,v_dma_size0_carry_n_1,v_dma_size0_carry_n_2,v_dma_size0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,v_dma_size_reg[2],1'b0}),
        .O(NLW_v_dma_size0_carry_O_UNCONNECTED[3:0]),
        .S({v_dma_size_reg[4:3],i_cmd_fifo_n_6,v_dma_size_reg[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 v_dma_size0_carry__0
       (.CI(v_dma_size0_carry_n_0),
        .CO({v_dma_size0_carry__0_n_0,v_dma_size0_carry__0_n_1,v_dma_size0_carry__0_n_2,v_dma_size0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_v_dma_size0_carry__0_O_UNCONNECTED[3:0]),
        .S(v_dma_size_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 v_dma_size0_carry__1
       (.CI(v_dma_size0_carry__0_n_0),
        .CO({v_dma_size0_carry__1_n_0,v_dma_size0_carry__1_n_1,v_dma_size0_carry__1_n_2,v_dma_size0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_v_dma_size0_carry__1_O_UNCONNECTED[3:0]),
        .S(v_dma_size_reg[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 v_dma_size0_carry__2
       (.CI(v_dma_size0_carry__1_n_0),
        .CO({v_dma_size0_carry__2_n_0,v_dma_size0_carry__2_n_1,v_dma_size0_carry__2_n_2,v_dma_size0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_v_dma_size0_carry__2_O_UNCONNECTED[3:0]),
        .S(v_dma_size_reg[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 v_dma_size0_carry__3
       (.CI(v_dma_size0_carry__2_n_0),
        .CO({v_dma_size0_carry__3_n_0,v_dma_size0_carry__3_n_1,v_dma_size0_carry__3_n_2,v_dma_size0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_v_dma_size0_carry__3_O_UNCONNECTED[3:0]),
        .S(v_dma_size_reg[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 v_dma_size0_carry__4
       (.CI(v_dma_size0_carry__3_n_0),
        .CO({v_dma_size0_carry__4_n_0,v_dma_size0_carry__4_n_1,v_dma_size0_carry__4_n_2,v_dma_size0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({i_cmd_fifo_n_3,v_dma_size_reg[23],1'b0,1'b0}),
        .O({v_dma_size[24:23],NLW_v_dma_size0_carry__4_O_UNCONNECTED[1:0]}),
        .S({i_cmd_fifo_n_7,i_cmd_fifo_n_8,v_dma_size_reg[22:21]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 v_dma_size0_carry__5
       (.CI(v_dma_size0_carry__4_n_0),
        .CO({v_dma_size0_carry__5_n_0,v_dma_size0_carry__5_n_1,v_dma_size0_carry__5_n_2,v_dma_size0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(v_dma_size_reg[27:24]),
        .O(v_dma_size[28:25]),
        .S({v_dma_size0_carry__5_i_1_n_0,v_dma_size0_carry__5_i_2_n_0,v_dma_size0_carry__5_i_3_n_0,v_dma_size0_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    v_dma_size0_carry__5_i_1
       (.I0(v_dma_size_reg[27]),
        .I1(v_dma_size_reg[28]),
        .O(v_dma_size0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    v_dma_size0_carry__5_i_2
       (.I0(v_dma_size_reg[26]),
        .I1(v_dma_size_reg[27]),
        .O(v_dma_size0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    v_dma_size0_carry__5_i_3
       (.I0(v_dma_size_reg[25]),
        .I1(v_dma_size_reg[26]),
        .O(v_dma_size0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    v_dma_size0_carry__5_i_4
       (.I0(v_dma_size_reg[24]),
        .I1(v_dma_size_reg[25]),
        .O(v_dma_size0_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 v_dma_size0_carry__6
       (.CI(v_dma_size0_carry__5_n_0),
        .CO({NLW_v_dma_size0_carry__6_CO_UNCONNECTED[3:2],v_dma_size0_carry__6_n_2,v_dma_size0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,v_dma_size_reg[29:28]}),
        .O({NLW_v_dma_size0_carry__6_O_UNCONNECTED[3],v_dma_size[31:29]}),
        .S({1'b0,v_dma_size0_carry__6_i_1_n_0,v_dma_size0_carry__6_i_2_n_0,v_dma_size0_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    v_dma_size0_carry__6_i_1
       (.I0(v_dma_size_reg[30]),
        .I1(v_dma_size_reg[31]),
        .O(v_dma_size0_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    v_dma_size0_carry__6_i_2
       (.I0(v_dma_size_reg[29]),
        .I1(v_dma_size_reg[30]),
        .O(v_dma_size0_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    v_dma_size0_carry__6_i_3
       (.I0(v_dma_size_reg[28]),
        .I1(v_dma_size_reg[29]),
        .O(v_dma_size0_carry__6_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_1),
        .Q(v_dma_size_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_27),
        .Q(v_dma_size_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_26),
        .Q(v_dma_size_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_25),
        .Q(v_dma_size_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_32),
        .Q(v_dma_size_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_31),
        .Q(v_dma_size_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_30),
        .Q(v_dma_size_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_29),
        .Q(v_dma_size_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_36),
        .Q(v_dma_size_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_35),
        .Q(v_dma_size_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_34),
        .Q(v_dma_size_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_20),
        .Q(v_dma_size_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_33),
        .Q(v_dma_size_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_40),
        .Q(v_dma_size_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_39),
        .Q(v_dma_size_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_38),
        .Q(v_dma_size_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_37),
        .Q(v_dma_size_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_44),
        .Q(v_dma_size_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_43),
        .Q(v_dma_size_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_42),
        .Q(v_dma_size_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_41),
        .Q(v_dma_size_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_47),
        .Q(v_dma_size_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_19),
        .Q(v_dma_size_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_46),
        .Q(v_dma_size_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_45),
        .Q(v_dma_size_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_18),
        .Q(v_dma_size_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_17),
        .Q(v_dma_size_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_24),
        .Q(v_dma_size_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_23),
        .Q(v_dma_size_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_22),
        .Q(v_dma_size_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_21),
        .Q(v_dma_size_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_dma_size_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(i_req_fifo_n_28),
        .Q(v_dma_size_reg[9]),
        .R(1'b0));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_design_1_dfx_controller_0_0_icap_if_0
   (full,
    wr_rst_busy,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    cp0_vs_id,
    p_4_in,
    p_3_in,
    icap_csib,
    E,
    sig_last_reg_out_reg,
    first_word_seen_reg,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    icap_o,
    reset_ah,
    clk,
    din,
    icap_clk,
    \gen_rd_b.doutb_reg_reg[1] ,
    out,
    recheck_id_reg_source_reg,
    reset,
    first_word_seen,
    icap_reset,
    icap_i);
  output full;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output cp0_vs_id;
  output p_4_in;
  output p_3_in;
  output icap_csib;
  output [0:0]E;
  output sig_last_reg_out_reg;
  output first_word_seen_reg;
  output \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  output [31:0]icap_o;
  input reset_ah;
  input clk;
  input [33:0]din;
  input icap_clk;
  input [0:0]\gen_rd_b.doutb_reg_reg[1] ;
  input out;
  input recheck_id_reg_source_reg;
  input reset;
  input first_word_seen;
  input icap_reset;
  input [1:0]icap_i;

  wire [0:0]E;
  wire cc_done_i;
  wire cc_error_i;
  wire cfg_error_seen_i_1_n_0;
  wire cfg_error_seen_i_2_n_0;
  wire cfg_error_seen_i_3_n_0;
  wire cfg_error_seen_i_4_n_0;
  wire cfg_error_seen_i_5_n_0;
  wire cfg_error_seen_i_6_n_0;
  wire cfg_error_seen_i_7_n_0;
  wire cfg_error_seen_i_8_n_0;
  wire cfg_error_seen_reg_n_0;
  wire clk;
  wire cp0_vs_id;
  wire cp_bs_read;
  wire [3:0]cp_fsm_cs;
  wire \cp_fsm_cs[0]_i_2_n_0 ;
  wire \cp_fsm_cs[0]_i_3_n_0 ;
  wire \cp_fsm_cs[0]_i_4_n_0 ;
  wire \cp_fsm_cs[0]_i_5_n_0 ;
  wire \cp_fsm_cs[0]_i_6_n_0 ;
  wire \cp_fsm_cs[0]_i_7_n_0 ;
  wire \cp_fsm_cs[1]_i_2_n_0 ;
  wire \cp_fsm_cs[1]_i_3_n_0 ;
  wire \cp_fsm_cs[1]_i_4_n_0 ;
  wire \cp_fsm_cs[1]_i_5_n_0 ;
  wire \cp_fsm_cs[1]_i_6_n_0 ;
  wire \cp_fsm_cs[2]_i_2_n_0 ;
  wire \cp_fsm_cs[2]_i_3_n_0 ;
  wire [3:0]cp_fsm_ns;
  wire desync_needed;
  wire desync_needed_i_1_n_0;
  wire desync_needed_i_2_n_0;
  wire desync_needed_i_3_n_0;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire fetch_error_seen;
  wire fetch_error_seen_i_1_n_0;
  wire fetch_error_seen_i_2_n_0;
  wire fetch_error_seen_on_first_word;
  wire fetch_error_seen_on_first_word_cmb;
  wire fetch_error_seen_on_first_word_i_1_n_0;
  wire fetch_error_seen_on_first_word_i_4_n_0;
  wire fetch_error_seen_on_first_word_i_5_n_0;
  wire fetch_error_seen_on_first_word_reg_n_0;
  wire fifo_read;
  wire fifo_write;
  wire first_word_seen;
  wire first_word_seen_reg;
  wire full;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [0:0]\gen_rd_b.doutb_reg_reg[1] ;
  wire i_bs_fifo_i_3_n_0;
  wire i_bs_fifo_i_4_n_0;
  wire i_bs_fifo_i_5_n_0;
  wire i_cdc_done_n_1;
  wire i_cdc_done_n_2;
  wire i_cdc_error_n_1;
  wire icap_clk;
  wire icap_csib;
  wire icap_csib_i_i_2_n_0;
  wire icap_csib_i_i_3_n_0;
  wire icap_csib_i_i_4_n_0;
  wire icap_csib_i_i_5_n_0;
  wire icap_csib_i_i_6_n_0;
  wire icap_csib_i_i_7_n_0;
  wire icap_csib_i_i_8_n_0;
  wire [1:0]icap_i;
  wire [31:0]icap_o;
  wire \icap_o_preswap[0]_i_2_n_0 ;
  wire \icap_o_preswap[0]_i_3_n_0 ;
  wire \icap_o_preswap[24]_i_10_n_0 ;
  wire \icap_o_preswap[24]_i_11_n_0 ;
  wire \icap_o_preswap[24]_i_12_n_0 ;
  wire \icap_o_preswap[24]_i_13_n_0 ;
  wire \icap_o_preswap[24]_i_14_n_0 ;
  wire \icap_o_preswap[24]_i_15_n_0 ;
  wire \icap_o_preswap[24]_i_16_n_0 ;
  wire \icap_o_preswap[24]_i_17_n_0 ;
  wire \icap_o_preswap[24]_i_1_n_0 ;
  wire \icap_o_preswap[24]_i_2_n_0 ;
  wire \icap_o_preswap[24]_i_3_n_0 ;
  wire \icap_o_preswap[24]_i_4_n_0 ;
  wire \icap_o_preswap[24]_i_5_n_0 ;
  wire \icap_o_preswap[24]_i_6_n_0 ;
  wire \icap_o_preswap[24]_i_7_n_0 ;
  wire \icap_o_preswap[24]_i_8_n_0 ;
  wire \icap_o_preswap[24]_i_9_n_0 ;
  wire \icap_o_preswap[28]_i_2_n_0 ;
  wire \icap_o_preswap[28]_i_3_n_0 ;
  wire \icap_o_preswap[28]_i_4_n_0 ;
  wire \icap_o_preswap[29]_i_2_n_0 ;
  wire \icap_o_preswap[29]_i_3_n_0 ;
  wire \icap_o_preswap[29]_i_4_n_0 ;
  wire icap_req_i02_out;
  wire icap_req_i_i_1_n_0;
  wire icap_req_i_i_2_n_0;
  wire icap_req_i_reg_n_0;
  wire icap_reset;
  wire icap_reset_ah;
  wire legacy_cfg_error;
  wire legacy_cfg_error0;
  wire legacy_cfg_error_i_1_n_0;
  wire legacy_cfg_error_i_3_n_0;
  wire legacy_cfg_error_i_4_n_0;
  wire out;
  wire [29:0]p_1_in__0;
  wire p_3_in;
  wire p_4_in;
  wire rd_rst_busy;
  wire recheck_id_reg_source_reg;
  wire reset;
  wire reset_ah;
  wire sig_last_reg_out_reg;
  wire wr_rst_busy;
  wire write_bs_fifo;
  wire [2:0]xpm_fifo_dout;
  wire xpm_fifo_empty;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_blk_id_fifo.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [3:0]\NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;
  wire NLW_i_bs_fifo_almost_empty_UNCONNECTED;
  wire NLW_i_bs_fifo_almost_full_UNCONNECTED;
  wire NLW_i_bs_fifo_data_valid_UNCONNECTED;
  wire NLW_i_bs_fifo_dbiterr_UNCONNECTED;
  wire NLW_i_bs_fifo_overflow_UNCONNECTED;
  wire NLW_i_bs_fifo_prog_empty_UNCONNECTED;
  wire NLW_i_bs_fifo_prog_full_UNCONNECTED;
  wire NLW_i_bs_fifo_sbiterr_UNCONNECTED;
  wire NLW_i_bs_fifo_underflow_UNCONNECTED;
  wire NLW_i_bs_fifo_wr_ack_UNCONNECTED;
  wire [0:0]NLW_i_bs_fifo_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_i_bs_fifo_wr_data_count_UNCONNECTED;

  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0000011100000111" *) 
  (* FIFO_MEMORY_TYPE = "distributed" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PROG_EMPTY_THRESH = "7" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "3" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "3" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_dfx_controller_0_0_xpm_fifo_sync \blk_id_fifo.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_blk_id_fifo.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_blk_id_fifo.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_blk_id_fifo.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_blk_id_fifo.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din({1'b0,\gen_rd_b.doutb_reg_reg[1] ,1'b0}),
        .dout(xpm_fifo_dout),
        .empty(xpm_fifo_empty),
        .full(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_blk_id_fifo.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_blk_id_fifo.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_blk_id_fifo.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_blk_id_fifo.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(fifo_read),
        .rd_rst_busy(\NLW_blk_id_fifo.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(reset_ah),
        .sbiterr(\NLW_blk_id_fifo.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_blk_id_fifo.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(clk),
        .wr_data_count(\NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [3:0]),
        .wr_en(fifo_write),
        .wr_rst_busy(\NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \blk_id_fifo.xpm_fifo_sync_inst_i_1 
       (.I0(reset),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(full),
        .I3(wr_rst_busy),
        .I4(recheck_id_reg_source_reg),
        .I5(first_word_seen),
        .O(fifo_write));
  FDRE #(
    .INIT(1'b0)) 
    cc_done_reg
       (.C(clk),
        .CE(1'b1),
        .D(cc_done_i),
        .Q(p_4_in),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    cc_error_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_cdc_done_n_2),
        .Q(p_3_in),
        .R(reset_ah));
  LUT6 #(
    .INIT(64'hFFFFFFF0FFF2FFF0)) 
    cfg_error_seen_i_1
       (.I0(cfg_error_seen_i_2_n_0),
        .I1(desync_needed),
        .I2(cfg_error_seen_i_3_n_0),
        .I3(cfg_error_seen_i_4_n_0),
        .I4(cfg_error_seen_i_5_n_0),
        .I5(cfg_error_seen_i_6_n_0),
        .O(cfg_error_seen_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    cfg_error_seen_i_2
       (.I0(\icap_o_preswap[24]_i_16_n_0 ),
        .I1(cp_fsm_cs[3]),
        .I2(cp_fsm_cs[0]),
        .I3(\icap_o_preswap[29]_i_4_n_0 ),
        .I4(cfg_error_seen_i_7_n_0),
        .I5(i_bs_fifo_i_3_n_0),
        .O(cfg_error_seen_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000A800000000)) 
    cfg_error_seen_i_3
       (.I0(cfg_error_seen_i_5_n_0),
        .I1(dout[1]),
        .I2(icap_req_i_reg_n_0),
        .I3(cp_fsm_cs[1]),
        .I4(\cp_fsm_cs[1]_i_4_n_0 ),
        .I5(\icap_o_preswap[28]_i_3_n_0 ),
        .O(cfg_error_seen_i_3_n_0));
  LUT6 #(
    .INIT(64'hA0A00000A0AC0000)) 
    cfg_error_seen_i_4
       (.I0(cfg_error_seen_i_8_n_0),
        .I1(icap_i[0]),
        .I2(cp_fsm_cs[1]),
        .I3(cp_fsm_cs[0]),
        .I4(cfg_error_seen_i_5_n_0),
        .I5(i_cdc_error_n_1),
        .O(cfg_error_seen_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hAAAA0008)) 
    cfg_error_seen_i_5
       (.I0(icap_reset),
        .I1(icap_i[0]),
        .I2(icap_i[1]),
        .I3(legacy_cfg_error),
        .I4(cfg_error_seen_reg_n_0),
        .O(cfg_error_seen_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h000F1100)) 
    cfg_error_seen_i_6
       (.I0(cp_fsm_cs[0]),
        .I1(cp_fsm_cs[1]),
        .I2(\icap_o_preswap[29]_i_4_n_0 ),
        .I3(cp_fsm_cs[3]),
        .I4(cp_fsm_cs[2]),
        .O(cfg_error_seen_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hE)) 
    cfg_error_seen_i_7
       (.I0(fetch_error_seen_on_first_word_reg_n_0),
        .I1(cfg_error_seen_reg_n_0),
        .O(cfg_error_seen_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAA02)) 
    cfg_error_seen_i_8
       (.I0(\icap_o_preswap[28]_i_3_n_0 ),
        .I1(dout[1]),
        .I2(desync_needed),
        .I3(empty),
        .I4(rd_rst_busy),
        .I5(\cp_fsm_cs[0]_i_7_n_0 ),
        .O(cfg_error_seen_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cfg_error_seen_reg
       (.C(icap_clk),
        .CE(1'b1),
        .D(cfg_error_seen_i_1_n_0),
        .Q(cfg_error_seen_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \cp_fsm_cs[0]_i_1 
       (.I0(\cp_fsm_cs[0]_i_2_n_0 ),
        .I1(\cp_fsm_cs[0]_i_3_n_0 ),
        .I2(\icap_o_preswap[24]_i_6_n_0 ),
        .I3(\cp_fsm_cs[0]_i_4_n_0 ),
        .I4(\cp_fsm_cs[0]_i_5_n_0 ),
        .O(cp_fsm_ns[0]));
  LUT6 #(
    .INIT(64'hFFA00000E4E40000)) 
    \cp_fsm_cs[0]_i_2 
       (.I0(cp_fsm_cs[1]),
        .I1(icap_req_i_reg_n_0),
        .I2(desync_needed),
        .I3(\cp_fsm_cs[0]_i_6_n_0 ),
        .I4(\icap_o_preswap[28]_i_3_n_0 ),
        .I5(dout[1]),
        .O(\cp_fsm_cs[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cp_fsm_cs[0]_i_3 
       (.I0(cp_fsm_cs[2]),
        .I1(cp_fsm_cs[3]),
        .O(\cp_fsm_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000005400000000)) 
    \cp_fsm_cs[0]_i_4 
       (.I0(cp_fsm_cs[0]),
        .I1(icap_req_i_reg_n_0),
        .I2(dout[1]),
        .I3(icap_i[0]),
        .I4(cp_fsm_cs[3]),
        .I5(cp_fsm_cs[2]),
        .O(\cp_fsm_cs[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF88888F888888)) 
    \cp_fsm_cs[0]_i_5 
       (.I0(\cp_fsm_cs[1]_i_3_n_0 ),
        .I1(\cp_fsm_cs[1]_i_4_n_0 ),
        .I2(cp_fsm_cs[0]),
        .I3(\icap_o_preswap[24]_i_5_n_0 ),
        .I4(cp_fsm_cs[1]),
        .I5(\cp_fsm_cs[0]_i_7_n_0 ),
        .O(\cp_fsm_cs[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h0008FFFF)) 
    \cp_fsm_cs[0]_i_6 
       (.I0(\icap_o_preswap[29]_i_4_n_0 ),
        .I1(cp_fsm_cs[1]),
        .I2(cfg_error_seen_reg_n_0),
        .I3(fetch_error_seen_on_first_word_reg_n_0),
        .I4(dout[0]),
        .O(\cp_fsm_cs[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h0003000A)) 
    \cp_fsm_cs[0]_i_7 
       (.I0(icap_req_i_reg_n_0),
        .I1(dout[0]),
        .I2(cp_fsm_cs[3]),
        .I3(cp_fsm_cs[2]),
        .I4(cp_fsm_cs[0]),
        .O(\cp_fsm_cs[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAAE)) 
    \cp_fsm_cs[1]_i_1 
       (.I0(\cp_fsm_cs[1]_i_2_n_0 ),
        .I1(\cp_fsm_cs[1]_i_3_n_0 ),
        .I2(\cp_fsm_cs[1]_i_4_n_0 ),
        .I3(dout[0]),
        .I4(\cp_fsm_cs[1]_i_5_n_0 ),
        .I5(\cp_fsm_cs[1]_i_6_n_0 ),
        .O(cp_fsm_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cp_fsm_cs[1]_i_2 
       (.I0(cp_fsm_cs[1]),
        .I1(cp_fsm_cs[0]),
        .I2(cp_fsm_cs[3]),
        .I3(cp_fsm_cs[2]),
        .I4(\icap_o_preswap[29]_i_4_n_0 ),
        .O(\cp_fsm_cs[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h001C)) 
    \cp_fsm_cs[1]_i_3 
       (.I0(icap_i[0]),
        .I1(cp_fsm_cs[0]),
        .I2(cp_fsm_cs[2]),
        .I3(cp_fsm_cs[3]),
        .O(\cp_fsm_cs[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cp_fsm_cs[1]_i_4 
       (.I0(rd_rst_busy),
        .I1(empty),
        .O(\cp_fsm_cs[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \cp_fsm_cs[1]_i_5 
       (.I0(cp_fsm_cs[0]),
        .I1(cp_fsm_cs[2]),
        .I2(cp_fsm_cs[3]),
        .I3(icap_i[0]),
        .I4(dout[1]),
        .I5(\cp_fsm_cs[1]_i_4_n_0 ),
        .O(\cp_fsm_cs[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8802FF008802AA00)) 
    \cp_fsm_cs[1]_i_6 
       (.I0(\cp_fsm_cs[0]_i_3_n_0 ),
        .I1(\cp_fsm_cs[1]_i_4_n_0 ),
        .I2(dout[1]),
        .I3(cp_fsm_cs[1]),
        .I4(cp_fsm_cs[0]),
        .I5(\icap_o_preswap[24]_i_8_n_0 ),
        .O(\cp_fsm_cs[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFFEFEFEEEE)) 
    \cp_fsm_cs[2]_i_1 
       (.I0(\cp_fsm_cs[2]_i_2_n_0 ),
        .I1(\cp_fsm_cs[2]_i_3_n_0 ),
        .I2(\icap_o_preswap[24]_i_6_n_0 ),
        .I3(\icap_o_preswap[29]_i_4_n_0 ),
        .I4(cp_fsm_cs[3]),
        .I5(cp_fsm_cs[2]),
        .O(cp_fsm_ns[2]));
  LUT6 #(
    .INIT(64'h888F888F88FF88F8)) 
    \cp_fsm_cs[2]_i_2 
       (.I0(i_bs_fifo_i_3_n_0),
        .I1(dout[0]),
        .I2(cp_fsm_cs[1]),
        .I3(i_cdc_error_n_1),
        .I4(icap_i[0]),
        .I5(cp_fsm_cs[0]),
        .O(\cp_fsm_cs[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \cp_fsm_cs[2]_i_3 
       (.I0(\cp_fsm_cs[1]_i_4_n_0 ),
        .I1(cp_fsm_cs[3]),
        .I2(cp_fsm_cs[2]),
        .I3(cp_fsm_cs[0]),
        .I4(dout[0]),
        .I5(cp_fsm_cs[1]),
        .O(\cp_fsm_cs[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \cp_fsm_cs[3]_i_1 
       (.I0(cp_fsm_cs[1]),
        .I1(cp_fsm_cs[0]),
        .I2(cp_fsm_cs[3]),
        .I3(cp_fsm_cs[2]),
        .I4(\icap_o_preswap[29]_i_4_n_0 ),
        .O(cp_fsm_ns[3]));
  FDRE #(
    .INIT(1'b0)) 
    \cp_fsm_cs_reg[0] 
       (.C(icap_clk),
        .CE(1'b1),
        .D(cp_fsm_ns[0]),
        .Q(cp_fsm_cs[0]),
        .R(icap_reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \cp_fsm_cs_reg[1] 
       (.C(icap_clk),
        .CE(1'b1),
        .D(cp_fsm_ns[1]),
        .Q(cp_fsm_cs[1]),
        .R(icap_reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \cp_fsm_cs_reg[2] 
       (.C(icap_clk),
        .CE(1'b1),
        .D(cp_fsm_ns[2]),
        .Q(cp_fsm_cs[2]),
        .R(icap_reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \cp_fsm_cs_reg[3] 
       (.C(icap_clk),
        .CE(1'b1),
        .D(cp_fsm_ns[3]),
        .Q(cp_fsm_cs[3]),
        .R(icap_reset_ah));
  LUT5 #(
    .INIT(32'h888F8880)) 
    desync_needed_i_1
       (.I0(desync_needed_i_2_n_0),
        .I1(i_bs_fifo_i_3_n_0),
        .I2(desync_needed_i_3_n_0),
        .I3(cfg_error_seen_reg_n_0),
        .I4(desync_needed),
        .O(desync_needed_i_1_n_0));
  LUT6 #(
    .INIT(64'h1010100010101010)) 
    desync_needed_i_2
       (.I0(fetch_error_seen_on_first_word_reg_n_0),
        .I1(cfg_error_seen_reg_n_0),
        .I2(cp_fsm_cs[1]),
        .I3(legacy_cfg_error),
        .I4(icap_i[1]),
        .I5(icap_i[0]),
        .O(desync_needed_i_2_n_0));
  LUT6 #(
    .INIT(64'h57575555FF575555)) 
    desync_needed_i_3
       (.I0(\icap_o_preswap[29]_i_4_n_0 ),
        .I1(cp_fsm_cs[0]),
        .I2(i_cdc_error_n_1),
        .I3(i_bs_fifo_i_3_n_0),
        .I4(cp_fsm_cs[1]),
        .I5(fetch_error_seen_on_first_word_reg_n_0),
        .O(desync_needed_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    desync_needed_reg
       (.C(icap_clk),
        .CE(1'b1),
        .D(desync_needed_i_1_n_0),
        .Q(desync_needed),
        .R(icap_reset_ah));
  LUT4 #(
    .INIT(16'h00FE)) 
    fetch_error_seen_i_1
       (.I0(fetch_error_seen),
        .I1(i_bs_fifo_i_3_n_0),
        .I2(fetch_error_seen_i_2_n_0),
        .I3(fetch_error_seen_on_first_word),
        .O(fetch_error_seen_i_1_n_0));
  LUT6 #(
    .INIT(64'hF010101010101010)) 
    fetch_error_seen_i_2
       (.I0(icap_req_i_i_2_n_0),
        .I1(dout[0]),
        .I2(\icap_o_preswap[24]_i_16_n_0 ),
        .I3(icap_req_i_reg_n_0),
        .I4(cp_fsm_cs[1]),
        .I5(\cp_fsm_cs[0]_i_3_n_0 ),
        .O(fetch_error_seen_i_2_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    fetch_error_seen_on_first_word_i_1
       (.I0(fetch_error_seen_on_first_word_reg_n_0),
        .I1(fetch_error_seen_on_first_word_cmb),
        .I2(fetch_error_seen_on_first_word),
        .O(fetch_error_seen_on_first_word_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001010000000000)) 
    fetch_error_seen_on_first_word_i_2
       (.I0(cp_fsm_cs[1]),
        .I1(\cp_fsm_cs[1]_i_4_n_0 ),
        .I2(cp_fsm_cs[3]),
        .I3(cp_fsm_cs[2]),
        .I4(cp_fsm_cs[0]),
        .I5(dout[1]),
        .O(fetch_error_seen_on_first_word_cmb));
  LUT6 #(
    .INIT(64'hFFFFFFFF55755555)) 
    fetch_error_seen_on_first_word_i_3
       (.I0(icap_reset),
        .I1(\icap_o_preswap[24]_i_14_n_0 ),
        .I2(fetch_error_seen_on_first_word_i_4_n_0),
        .I3(\cp_fsm_cs[1]_i_4_n_0 ),
        .I4(\cp_fsm_cs[0]_i_3_n_0 ),
        .I5(fetch_error_seen_on_first_word_i_5_n_0),
        .O(fetch_error_seen_on_first_word));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hE)) 
    fetch_error_seen_on_first_word_i_4
       (.I0(cp_fsm_cs[0]),
        .I1(icap_req_i_reg_n_0),
        .O(fetch_error_seen_on_first_word_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000AA00B000)) 
    fetch_error_seen_on_first_word_i_5
       (.I0(\icap_o_preswap[28]_i_3_n_0 ),
        .I1(icap_req_i_i_2_n_0),
        .I2(icap_req_i_reg_n_0),
        .I3(dout[0]),
        .I4(dout[1]),
        .I5(\cp_fsm_cs[1]_i_4_n_0 ),
        .O(fetch_error_seen_on_first_word_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fetch_error_seen_on_first_word_reg
       (.C(icap_clk),
        .CE(1'b1),
        .D(fetch_error_seen_on_first_word_i_1_n_0),
        .Q(fetch_error_seen_on_first_word_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    fetch_error_seen_reg
       (.C(icap_clk),
        .CE(1'b1),
        .D(fetch_error_seen_i_1_n_0),
        .Q(fetch_error_seen),
        .R(1'b0));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_SYNC_STAGES = "6" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) 
  (* FIFO_MEMORY_TYPE = "distributed" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "3" *) 
  (* PROG_FULL_THRESH = "9" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "0" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* READ_DATA_WIDTH = "34" *) 
  (* READ_MODE = "std" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "34" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_dfx_controller_0_0_xpm_fifo_async i_bs_fifo
       (.almost_empty(NLW_i_bs_fifo_almost_empty_UNCONNECTED),
        .almost_full(NLW_i_bs_fifo_almost_full_UNCONNECTED),
        .data_valid(NLW_i_bs_fifo_data_valid_UNCONNECTED),
        .dbiterr(NLW_i_bs_fifo_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_i_bs_fifo_overflow_UNCONNECTED),
        .prog_empty(NLW_i_bs_fifo_prog_empty_UNCONNECTED),
        .prog_full(NLW_i_bs_fifo_prog_full_UNCONNECTED),
        .rd_clk(icap_clk),
        .rd_data_count(NLW_i_bs_fifo_rd_data_count_UNCONNECTED[0]),
        .rd_en(cp_bs_read),
        .rd_rst_busy(rd_rst_busy),
        .rst(reset_ah),
        .sbiterr(NLW_i_bs_fifo_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_i_bs_fifo_underflow_UNCONNECTED),
        .wr_ack(NLW_i_bs_fifo_wr_ack_UNCONNECTED),
        .wr_clk(clk),
        .wr_data_count(NLW_i_bs_fifo_wr_data_count_UNCONNECTED[0]),
        .wr_en(write_bs_fifo),
        .wr_rst_busy(wr_rst_busy));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    i_bs_fifo_i_1
       (.I0(recheck_id_reg_source_reg),
        .I1(wr_rst_busy),
        .I2(full),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(write_bs_fifo));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFFABAA)) 
    i_bs_fifo_i_2
       (.I0(i_bs_fifo_i_3_n_0),
        .I1(cp_fsm_cs[3]),
        .I2(cp_fsm_cs[2]),
        .I3(i_bs_fifo_i_4_n_0),
        .I4(i_bs_fifo_i_5_n_0),
        .O(cp_bs_read));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    i_bs_fifo_i_3
       (.I0(rd_rst_busy),
        .I1(empty),
        .I2(cp_fsm_cs[3]),
        .I3(cp_fsm_cs[2]),
        .I4(cp_fsm_cs[0]),
        .I5(dout[1]),
        .O(i_bs_fifo_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hF1F0F000)) 
    i_bs_fifo_i_4
       (.I0(rd_rst_busy),
        .I1(empty),
        .I2(cp_fsm_cs[1]),
        .I3(cp_fsm_cs[0]),
        .I4(icap_req_i_reg_n_0),
        .O(i_bs_fifo_i_4_n_0));
  LUT6 #(
    .INIT(64'hAA000000AA303330)) 
    i_bs_fifo_i_5
       (.I0(\icap_o_preswap[28]_i_3_n_0 ),
        .I1(icap_req_i_i_2_n_0),
        .I2(icap_req_i_reg_n_0),
        .I3(dout[1]),
        .I4(dout[0]),
        .I5(\cp_fsm_cs[1]_i_4_n_0 ),
        .O(i_bs_fifo_i_5_n_0));
  design_1_dfx_controller_0_0_cdc_sync i_cdc_done
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (i_cdc_done_n_2),
        .Q(cp_fsm_cs),
        .cc_done_i(cc_done_i),
        .cc_error_i(cc_error_i),
        .clk(clk),
        .dout(xpm_fifo_dout[2]),
        .empty(xpm_fifo_empty),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] (i_cdc_done_n_1),
        .icap_clk(icap_clk),
        .icap_i(icap_i[0]),
        .rd_en(fifo_read),
        .reset(reset));
  design_1_dfx_controller_0_0_cdc_sync_29 i_cdc_error
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (cfg_error_seen_reg_n_0),
        .Q(cp_fsm_cs),
        .cc_error_i(cc_error_i),
        .clk(clk),
        .\cp_fsm_cs_reg[3] (i_cdc_error_n_1),
        .icap_clk(icap_clk),
        .icap_i(icap_i[0]));
  LUT1 #(
    .INIT(2'h1)) 
    icap_csib_i_i_1
       (.I0(icap_reset),
        .O(icap_reset_ah));
  LUT5 #(
    .INIT(32'hFFFFAAEF)) 
    icap_csib_i_i_2
       (.I0(icap_csib_i_i_3_n_0),
        .I1(cp_fsm_cs[2]),
        .I2(desync_needed),
        .I3(\icap_o_preswap[29]_i_4_n_0 ),
        .I4(icap_csib_i_i_4_n_0),
        .O(icap_csib_i_i_2_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEFEEEFEFFF)) 
    icap_csib_i_i_3
       (.I0(icap_csib_i_i_5_n_0),
        .I1(cp_fsm_cs[3]),
        .I2(cp_fsm_cs[2]),
        .I3(cp_fsm_cs[1]),
        .I4(icap_req_i_reg_n_0),
        .I5(cp_fsm_cs[0]),
        .O(icap_csib_i_i_3_n_0));
  LUT6 #(
    .INIT(64'h000F0F0F0F0FEFEF)) 
    icap_csib_i_i_4
       (.I0(icap_csib_i_i_6_n_0),
        .I1(icap_i[0]),
        .I2(\icap_o_preswap[29]_i_4_n_0 ),
        .I3(dout[0]),
        .I4(cp_fsm_cs[1]),
        .I5(cp_fsm_cs[0]),
        .O(icap_csib_i_i_4_n_0));
  LUT6 #(
    .INIT(64'hFF00FFFFFF00FFA8)) 
    icap_csib_i_i_5
       (.I0(icap_csib_i_i_7_n_0),
        .I1(dout[1]),
        .I2(\icap_o_preswap[24]_i_17_n_0 ),
        .I3(icap_csib_i_i_8_n_0),
        .I4(cp_fsm_cs[2]),
        .I5(\cp_fsm_cs[1]_i_4_n_0 ),
        .O(icap_csib_i_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    icap_csib_i_i_6
       (.I0(empty),
        .I1(rd_rst_busy),
        .I2(dout[1]),
        .O(icap_csib_i_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icap_csib_i_i_7
       (.I0(dout[0]),
        .I1(cp_fsm_cs[1]),
        .I2(cp_fsm_cs[0]),
        .O(icap_csib_i_i_7_n_0));
  LUT6 #(
    .INIT(64'h1110111111101010)) 
    icap_csib_i_i_8
       (.I0(desync_needed),
        .I1(cp_fsm_cs[2]),
        .I2(cfg_error_seen_reg_n_0),
        .I3(fetch_error_seen_on_first_word_reg_n_0),
        .I4(dout[1]),
        .I5(fetch_error_seen),
        .O(icap_csib_i_i_8_n_0));
  FDSE #(
    .INIT(1'b1)) 
    icap_csib_i_reg
       (.C(icap_clk),
        .CE(1'b1),
        .D(icap_csib_i_i_2_n_0),
        .Q(icap_csib),
        .S(icap_reset_ah));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \icap_o_preswap[0]_i_1 
       (.I0(cp_fsm_cs[1]),
        .I1(cp_fsm_cs[0]),
        .I2(\icap_o_preswap[24]_i_5_n_0 ),
        .I3(\icap_o_preswap[28]_i_2_n_0 ),
        .I4(dout[2]),
        .I5(\icap_o_preswap[0]_i_2_n_0 ),
        .O(p_1_in__0[0]));
  LUT6 #(
    .INIT(64'h000022220000F000)) 
    \icap_o_preswap[0]_i_2 
       (.I0(\icap_o_preswap[0]_i_3_n_0 ),
        .I1(\cp_fsm_cs[1]_i_4_n_0 ),
        .I2(\icap_o_preswap[24]_i_9_n_0 ),
        .I3(\icap_o_preswap[29]_i_4_n_0 ),
        .I4(cp_fsm_cs[3]),
        .I5(cp_fsm_cs[2]),
        .O(\icap_o_preswap[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \icap_o_preswap[0]_i_3 
       (.I0(cp_fsm_cs[1]),
        .I1(icap_req_i_reg_n_0),
        .I2(dout[1]),
        .I3(icap_i[0]),
        .O(\icap_o_preswap[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \icap_o_preswap[15]_i_1 
       (.I0(dout[17]),
        .I1(\icap_o_preswap[24]_i_3_n_0 ),
        .I2(\icap_o_preswap[28]_i_2_n_0 ),
        .O(p_1_in__0[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \icap_o_preswap[24]_i_1 
       (.I0(\icap_o_preswap[24]_i_2_n_0 ),
        .I1(\icap_o_preswap[24]_i_3_n_0 ),
        .O(\icap_o_preswap[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \icap_o_preswap[24]_i_10 
       (.I0(fetch_error_seen_on_first_word_i_4_n_0),
        .I1(\cp_fsm_cs[1]_i_4_n_0 ),
        .I2(fetch_error_seen),
        .I3(cfg_error_seen_reg_n_0),
        .I4(cp_fsm_cs[1]),
        .I5(cp_fsm_cs[2]),
        .O(\icap_o_preswap[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \icap_o_preswap[24]_i_11 
       (.I0(\cp_fsm_cs[1]_i_4_n_0 ),
        .I1(icap_i[0]),
        .I2(dout[1]),
        .I3(legacy_cfg_error_i_4_n_0),
        .I4(cp_fsm_cs[2]),
        .I5(cp_fsm_cs[1]),
        .O(\icap_o_preswap[24]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \icap_o_preswap[24]_i_12 
       (.I0(cp_fsm_cs[2]),
        .I1(fetch_error_seen),
        .I2(dout[1]),
        .I3(cfg_error_seen_reg_n_0),
        .O(\icap_o_preswap[24]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \icap_o_preswap[24]_i_13 
       (.I0(cp_fsm_cs[0]),
        .I1(cp_fsm_cs[2]),
        .I2(cp_fsm_cs[3]),
        .I3(empty),
        .I4(rd_rst_busy),
        .O(\icap_o_preswap[24]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \icap_o_preswap[24]_i_14 
       (.I0(cp_fsm_cs[1]),
        .I1(dout[0]),
        .O(\icap_o_preswap[24]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \icap_o_preswap[24]_i_15 
       (.I0(cp_fsm_cs[0]),
        .I1(cp_fsm_cs[1]),
        .I2(dout[0]),
        .I3(cfg_error_seen_reg_n_0),
        .I4(fetch_error_seen_on_first_word_reg_n_0),
        .O(\icap_o_preswap[24]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \icap_o_preswap[24]_i_16 
       (.I0(dout[1]),
        .I1(empty),
        .I2(rd_rst_busy),
        .O(\icap_o_preswap[24]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icap_o_preswap[24]_i_17 
       (.I0(fetch_error_seen),
        .I1(cfg_error_seen_reg_n_0),
        .O(\icap_o_preswap[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \icap_o_preswap[24]_i_2 
       (.I0(\icap_o_preswap[24]_i_4_n_0 ),
        .I1(\icap_o_preswap[24]_i_5_n_0 ),
        .I2(\icap_o_preswap[24]_i_6_n_0 ),
        .I3(\icap_o_preswap[24]_i_7_n_0 ),
        .I4(\icap_o_preswap[24]_i_8_n_0 ),
        .I5(\icap_o_preswap[24]_i_9_n_0 ),
        .O(\icap_o_preswap[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FAF8F8F8)) 
    \icap_o_preswap[24]_i_3 
       (.I0(\icap_o_preswap[29]_i_4_n_0 ),
        .I1(\icap_o_preswap[24]_i_10_n_0 ),
        .I2(\icap_o_preswap[24]_i_11_n_0 ),
        .I3(\icap_o_preswap[24]_i_12_n_0 ),
        .I4(i_bs_fifo_i_4_n_0),
        .I5(cp_fsm_cs[3]),
        .O(\icap_o_preswap[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF08080808080808)) 
    \icap_o_preswap[24]_i_4 
       (.I0(desync_needed),
        .I1(\icap_o_preswap[24]_i_13_n_0 ),
        .I2(\icap_o_preswap[24]_i_14_n_0 ),
        .I3(\icap_o_preswap[24]_i_8_n_0 ),
        .I4(\icap_o_preswap[24]_i_15_n_0 ),
        .I5(\icap_o_preswap[24]_i_16_n_0 ),
        .O(\icap_o_preswap[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \icap_o_preswap[24]_i_5 
       (.I0(legacy_cfg_error),
        .I1(icap_i[1]),
        .I2(icap_i[0]),
        .I3(cp_fsm_cs[2]),
        .I4(cp_fsm_cs[3]),
        .O(\icap_o_preswap[24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icap_o_preswap[24]_i_6 
       (.I0(cp_fsm_cs[0]),
        .I1(cp_fsm_cs[1]),
        .O(\icap_o_preswap[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \icap_o_preswap[24]_i_7 
       (.I0(cp_fsm_cs[2]),
        .I1(cp_fsm_cs[3]),
        .I2(icap_i[0]),
        .I3(icap_req_i_reg_n_0),
        .I4(dout[1]),
        .I5(\cp_fsm_cs[1]_i_4_n_0 ),
        .O(\icap_o_preswap[24]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h00EF)) 
    \icap_o_preswap[24]_i_8 
       (.I0(legacy_cfg_error),
        .I1(icap_i[1]),
        .I2(icap_i[0]),
        .I3(cp_fsm_cs[3]),
        .O(\icap_o_preswap[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5101510051000000)) 
    \icap_o_preswap[24]_i_9 
       (.I0(\icap_o_preswap[24]_i_17_n_0 ),
        .I1(dout[1]),
        .I2(\cp_fsm_cs[1]_i_4_n_0 ),
        .I3(cp_fsm_cs[1]),
        .I4(cp_fsm_cs[0]),
        .I5(icap_req_i_reg_n_0),
        .O(\icap_o_preswap[24]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \icap_o_preswap[28]_i_1 
       (.I0(dout[30]),
        .I1(\icap_o_preswap[24]_i_3_n_0 ),
        .I2(\icap_o_preswap[28]_i_2_n_0 ),
        .O(p_1_in__0[28]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \icap_o_preswap[28]_i_2 
       (.I0(cp_fsm_cs[1]),
        .I1(dout[0]),
        .I2(\icap_o_preswap[28]_i_3_n_0 ),
        .I3(empty),
        .I4(rd_rst_busy),
        .I5(\icap_o_preswap[28]_i_4_n_0 ),
        .O(\icap_o_preswap[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \icap_o_preswap[28]_i_3 
       (.I0(cp_fsm_cs[3]),
        .I1(cp_fsm_cs[2]),
        .I2(cp_fsm_cs[0]),
        .O(\icap_o_preswap[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCFC8C8C)) 
    \icap_o_preswap[28]_i_4 
       (.I0(fetch_error_seen),
        .I1(desync_needed),
        .I2(\icap_o_preswap[29]_i_4_n_0 ),
        .I3(fetch_error_seen_on_first_word_reg_n_0),
        .I4(dout[1]),
        .I5(cfg_error_seen_reg_n_0),
        .O(\icap_o_preswap[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFEFFFEF)) 
    \icap_o_preswap[29]_i_1 
       (.I0(\icap_o_preswap[29]_i_2_n_0 ),
        .I1(\icap_o_preswap[29]_i_3_n_0 ),
        .I2(\icap_o_preswap[29]_i_4_n_0 ),
        .I3(cp_fsm_cs[3]),
        .I4(cp_fsm_cs[1]),
        .I5(cp_fsm_cs[2]),
        .O(p_1_in__0[29]));
  LUT6 #(
    .INIT(64'h00005C5CFFFC5C5C)) 
    \icap_o_preswap[29]_i_2 
       (.I0(cp_fsm_cs[1]),
        .I1(dout[1]),
        .I2(\cp_fsm_cs[1]_i_4_n_0 ),
        .I3(icap_i[0]),
        .I4(cp_fsm_cs[2]),
        .I5(cp_fsm_cs[0]),
        .O(\icap_o_preswap[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F300F3FFFFF1F7)) 
    \icap_o_preswap[29]_i_3 
       (.I0(cp_fsm_cs[1]),
        .I1(icap_req_i_reg_n_0),
        .I2(dout[31]),
        .I3(cp_fsm_cs[0]),
        .I4(\icap_o_preswap[24]_i_17_n_0 ),
        .I5(cp_fsm_cs[2]),
        .O(\icap_o_preswap[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \icap_o_preswap[29]_i_4 
       (.I0(icap_i[0]),
        .I1(icap_i[1]),
        .I2(legacy_cfg_error),
        .O(\icap_o_preswap[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888F88888)) 
    \icap_o_preswap[2]_i_1 
       (.I0(dout[4]),
        .I1(\icap_o_preswap[0]_i_2_n_0 ),
        .I2(\icap_o_preswap[29]_i_4_n_0 ),
        .I3(i_cdc_error_n_1),
        .I4(cp_fsm_cs[0]),
        .I5(cp_fsm_cs[1]),
        .O(p_1_in__0[2]));
  LUT6 #(
    .INIT(64'h8888888888F88888)) 
    \icap_o_preswap[3]_i_1 
       (.I0(dout[5]),
        .I1(\icap_o_preswap[0]_i_2_n_0 ),
        .I2(\icap_o_preswap[29]_i_4_n_0 ),
        .I3(i_cdc_error_n_1),
        .I4(cp_fsm_cs[0]),
        .I5(cp_fsm_cs[1]),
        .O(p_1_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[0] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(p_1_in__0[0]),
        .Q(icap_o[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[10] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[12]),
        .Q(icap_o[13]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[11] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[13]),
        .Q(icap_o[12]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[12] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[14]),
        .Q(icap_o[11]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[13] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[15]),
        .Q(icap_o[10]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[14] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[16]),
        .Q(icap_o[9]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[15] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(p_1_in__0[15]),
        .Q(icap_o[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[16] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[18]),
        .Q(icap_o[23]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[17] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[19]),
        .Q(icap_o[22]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[18] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[20]),
        .Q(icap_o[21]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[19] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[21]),
        .Q(icap_o[20]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[1] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[3]),
        .Q(icap_o[6]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[20] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[22]),
        .Q(icap_o[19]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[21] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[23]),
        .Q(icap_o[18]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[22] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[24]),
        .Q(icap_o[17]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[23] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[25]),
        .Q(icap_o[16]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[24] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[26]),
        .Q(icap_o[31]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[25] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[27]),
        .Q(icap_o[30]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[26] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[28]),
        .Q(icap_o[29]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[27] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[29]),
        .Q(icap_o[28]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[28] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(p_1_in__0[28]),
        .Q(icap_o[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[29] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(p_1_in__0[29]),
        .Q(icap_o[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[2] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(p_1_in__0[2]),
        .Q(icap_o[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[30] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[32]),
        .Q(icap_o[25]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[31] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[33]),
        .Q(icap_o[24]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[3] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(p_1_in__0[3]),
        .Q(icap_o[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[4] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[6]),
        .Q(icap_o[3]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[5] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[7]),
        .Q(icap_o[2]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[6] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[8]),
        .Q(icap_o[1]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[7] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[9]),
        .Q(icap_o[0]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[8] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[10]),
        .Q(icap_o[15]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icap_o_preswap_reg[9] 
       (.C(icap_clk),
        .CE(\icap_o_preswap[24]_i_2_n_0 ),
        .D(dout[11]),
        .Q(icap_o[14]),
        .R(\icap_o_preswap[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAABFFFF0000)) 
    icap_req_i_i_1
       (.I0(icap_req_i_i_2_n_0),
        .I1(empty),
        .I2(rd_rst_busy),
        .I3(dout[1]),
        .I4(icap_req_i02_out),
        .I5(icap_req_i_reg_n_0),
        .O(icap_req_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    icap_req_i_i_2
       (.I0(icap_i[0]),
        .I1(cp_fsm_cs[3]),
        .I2(cp_fsm_cs[2]),
        .I3(cp_fsm_cs[1]),
        .I4(cp_fsm_cs[0]),
        .O(icap_req_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h0101000001010002)) 
    icap_req_i_i_3
       (.I0(cp_fsm_cs[0]),
        .I1(cp_fsm_cs[2]),
        .I2(cp_fsm_cs[3]),
        .I3(\cp_fsm_cs[1]_i_4_n_0 ),
        .I4(cp_fsm_cs[1]),
        .I5(dout[1]),
        .O(icap_req_i02_out));
  FDRE #(
    .INIT(1'b0)) 
    icap_req_i_reg
       (.C(icap_clk),
        .CE(1'b1),
        .D(icap_req_i_i_1_n_0),
        .Q(icap_req_i_reg_n_0),
        .R(icap_reset_ah));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    id_fifo_read_d1_i_2
       (.I0(first_word_seen),
        .I1(recheck_id_reg_source_reg),
        .I2(wr_rst_busy),
        .I3(full),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(first_word_seen_reg));
  LUT4 #(
    .INIT(16'h0C08)) 
    legacy_cfg_error_i_1
       (.I0(legacy_cfg_error),
        .I1(icap_reset),
        .I2(icap_i[1]),
        .I3(legacy_cfg_error0),
        .O(legacy_cfg_error_i_1_n_0));
  LUT6 #(
    .INIT(64'hFF00000020202020)) 
    legacy_cfg_error_i_2
       (.I0(\cp_fsm_cs[1]_i_3_n_0 ),
        .I1(\cp_fsm_cs[1]_i_4_n_0 ),
        .I2(legacy_cfg_error_i_3_n_0),
        .I3(\cp_fsm_cs[0]_i_3_n_0 ),
        .I4(legacy_cfg_error_i_4_n_0),
        .I5(cp_fsm_cs[1]),
        .O(legacy_cfg_error0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h74)) 
    legacy_cfg_error_i_3
       (.I0(dout[0]),
        .I1(dout[1]),
        .I2(icap_req_i_reg_n_0),
        .O(legacy_cfg_error_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    legacy_cfg_error_i_4
       (.I0(icap_req_i_reg_n_0),
        .I1(cp_fsm_cs[0]),
        .O(legacy_cfg_error_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    legacy_cfg_error_reg
       (.C(icap_clk),
        .CE(1'b1),
        .D(legacy_cfg_error_i_1_n_0),
        .Q(legacy_cfg_error),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    recheck_id_reg_source_i_2
       (.I0(din[0]),
        .I1(recheck_id_reg_source_reg),
        .I2(wr_rst_busy),
        .I3(full),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(sig_last_reg_out_reg));
  LUT4 #(
    .INIT(16'h5557)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(out),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(full),
        .I3(wr_rst_busy),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_s_ready_dup_i_2
       (.I0(wr_rst_busy),
        .I1(full),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ));
  FDRE \vs_id_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(i_cdc_done_n_1),
        .Q(cp0_vs_id),
        .R(reset_ah));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_design_1_dfx_controller_0_0_vsm_VS_0
   (out,
    \opt_has_pipe.first_q_reg[0] ,
    \opt_has_pipe.first_q_reg[0]_0 ,
    \opt_has_pipe.first_q_reg[0]_1 ,
    in_shutdown,
    vsm_VS_0_event_error,
    reg_write_complete_ctrl_reg,
    vsm_VS_0_fetch_req,
    vsm_reg_tready,
    \b_rm_info.b_write_to_rm_info_registers_edge.d1_reg_0 ,
    bs_addr,
    \b_bs_info.b_write_to_bs_info_registers_edge.d1_reg_0 ,
    \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_0 ,
    \b_trigger_table.b_write_to_trigger_registers_edge.d1_reg_0 ,
    \b_rm_info.b_read_from_rm_info_registers_edge.d1_reg_0 ,
    \b_bs_info.b_read_from_bs_info_registers_edge.d1_reg_0 ,
    d1,
    sw_trigger_pending,
    vsm_VS_0_rm_shutdown_req,
    vsm_VS_0_rm_reset,
    vsm_VS_0_sw_shutdown_req,
    vsm_VS_0_sw_startup_req,
    in,
    sw_trigger_id,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0 ,
    \b_bs_info.reg_rdata_bs_table_size_reg[12]_0 ,
    \b_bs_info.reg_rdata_bs_table_address_reg[12]_0 ,
    \b_bs_info.reg_rdata_bs_table_address_reg[31]_0 ,
    \opt_has_pipe.first_q_reg[0]_2 ,
    reg_write_complete_ctrl_reg_reg_0,
    vsm_VS_0_rm_decouple,
    \status_encoded_field_reg[0]_0 ,
    D,
    clk,
    reset_ah,
    reset,
    start_axi_read039_out,
    read_from_trigger_registers_cmb,
    start_axi_read035_out,
    read_from_rm_info_registers_cmb,
    start_axi_read0,
    read_from_bs_info_registers_cmb,
    s_axis_ctrl_tready_i1,
    \b_rm_info.gen_address_reg.access_address_del_reg[0]_0 ,
    write_to_sw_trigger_reg_cmb,
    sw_ok_to_proceed_d00,
    \b_bs_info.gen_address_reg.access_address_del_reg[0]_0 ,
    reg_tready_d0,
    write_to_rm_info_registers_cmb,
    axi_write_complete033_out,
    reg_wdata,
    write_to_bs_info_registers_cmb,
    axi_write_complete0,
    write_to_trigger_registers_cmb,
    axi_write_complete037_out,
    user_restarted_with_status068_out,
    \sw_trigger_id_reg[0]_0 ,
    vsm_VS_0_rm_shutdown_ack,
    rm_reset_i_reg_0,
    \b_trigger_table.gen_address_reg.access_address_del_reg[0]_0 ,
    Q,
    p_0_in,
    din,
    cp0_vs_id,
    p_3_in,
    reg_tready_i_reg_0,
    \reg_rdata_reg[0]_0 ,
    \reg_rdata_reg[6]_0 ,
    \reg_rdata_reg[6]_1 ,
    \reg_rdata_reg[30]_0 ,
    \reg_rdata_reg[30]_1 ,
    p_4_in,
    \s_axi_rresp_i_reg[1] ,
    vsm_reg_tvalid,
    shutdown_bit_reg_0,
    shutdown_bit_reg_1,
    rm_shutdown_req_i_reg_0,
    \reg_rdata_reg[1]_0 ,
    rm_decouple_i_reg_0,
    E,
    \b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ,
    \reg_rdata_reg[31]_0 ,
    \reg_rdata_reg[12]_0 ,
    \reg_rdata_reg[11]_0 ,
    \reg_rdata_reg[10]_0 ,
    \reg_rdata_reg[9]_0 );
  output out;
  output \opt_has_pipe.first_q_reg[0] ;
  output \opt_has_pipe.first_q_reg[0]_0 ;
  output \opt_has_pipe.first_q_reg[0]_1 ;
  output in_shutdown;
  output vsm_VS_0_event_error;
  output reg_write_complete_ctrl_reg;
  output vsm_VS_0_fetch_req;
  output [0:0]vsm_reg_tready;
  output \b_rm_info.b_write_to_rm_info_registers_edge.d1_reg_0 ;
  output bs_addr;
  output \b_bs_info.b_write_to_bs_info_registers_edge.d1_reg_0 ;
  output \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_0 ;
  output \b_trigger_table.b_write_to_trigger_registers_edge.d1_reg_0 ;
  output \b_rm_info.b_read_from_rm_info_registers_edge.d1_reg_0 ;
  output \b_bs_info.b_read_from_bs_info_registers_edge.d1_reg_0 ;
  output d1;
  output sw_trigger_pending;
  output vsm_VS_0_rm_shutdown_req;
  output vsm_VS_0_rm_reset;
  output vsm_VS_0_sw_shutdown_req;
  output vsm_VS_0_sw_startup_req;
  output [64:0]in;
  output sw_trigger_id;
  output [3:0]\b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0 ;
  output [3:0]\b_bs_info.reg_rdata_bs_table_size_reg[12]_0 ;
  output [3:0]\b_bs_info.reg_rdata_bs_table_address_reg[12]_0 ;
  output \b_bs_info.reg_rdata_bs_table_address_reg[31]_0 ;
  output \opt_has_pipe.first_q_reg[0]_2 ;
  output reg_write_complete_ctrl_reg_reg_0;
  output vsm_VS_0_rm_decouple;
  output [0:0]\status_encoded_field_reg[0]_0 ;
  output [31:0]D;
  input clk;
  input reset_ah;
  input reset;
  input start_axi_read039_out;
  input read_from_trigger_registers_cmb;
  input start_axi_read035_out;
  input read_from_rm_info_registers_cmb;
  input start_axi_read0;
  input read_from_bs_info_registers_cmb;
  input s_axis_ctrl_tready_i1;
  input \b_rm_info.gen_address_reg.access_address_del_reg[0]_0 ;
  input write_to_sw_trigger_reg_cmb;
  input sw_ok_to_proceed_d00;
  input \b_bs_info.gen_address_reg.access_address_del_reg[0]_0 ;
  input reg_tready_d0;
  input write_to_rm_info_registers_cmb;
  input axi_write_complete033_out;
  input [31:0]reg_wdata;
  input write_to_bs_info_registers_cmb;
  input axi_write_complete0;
  input write_to_trigger_registers_cmb;
  input axi_write_complete037_out;
  input user_restarted_with_status068_out;
  input \sw_trigger_id_reg[0]_0 ;
  input vsm_VS_0_rm_shutdown_ack;
  input rm_reset_i_reg_0;
  input \b_trigger_table.gen_address_reg.access_address_del_reg[0]_0 ;
  input [2:0]Q;
  input p_0_in;
  input [0:0]din;
  input cp0_vs_id;
  input p_3_in;
  input reg_tready_i_reg_0;
  input \reg_rdata_reg[0]_0 ;
  input \reg_rdata_reg[6]_0 ;
  input \reg_rdata_reg[6]_1 ;
  input \reg_rdata_reg[30]_0 ;
  input \reg_rdata_reg[30]_1 ;
  input p_4_in;
  input \s_axi_rresp_i_reg[1] ;
  input vsm_reg_tvalid;
  input shutdown_bit_reg_0;
  input shutdown_bit_reg_1;
  input rm_shutdown_req_i_reg_0;
  input \reg_rdata_reg[1]_0 ;
  input rm_decouple_i_reg_0;
  input [0:0]E;
  input [0:0]\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ;
  input \reg_rdata_reg[31]_0 ;
  input \reg_rdata_reg[12]_0 ;
  input \reg_rdata_reg[11]_0 ;
  input \reg_rdata_reg[10]_0 ;
  input \reg_rdata_reg[9]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire access_address;
  wire access_address_del;
  wire [31:0]address_from_mem;
  wire axi_read_enable_vec;
  wire axi_write_complete;
  wire axi_write_complete0;
  wire axi_write_complete033_out;
  wire axi_write_complete037_out;
  wire \b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ;
  wire \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ;
  wire \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ;
  wire \b_bs_info.b_read_from_bs_info_registers_edge.d1_reg_0 ;
  wire \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg_n_0 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_1 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_10 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_11 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_13 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_14 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_15 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_16 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_17 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_18 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_19 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_2 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_20 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_21 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_22 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_23 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_24 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_25 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_26 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_3 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_4 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_5 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_6 ;
  wire \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ;
  wire \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_0 ;
  wire \b_bs_info.b_write_to_bs_info_registers_edge.d1_reg_0 ;
  wire \b_bs_info.gen_address_reg.access_address_del_reg[0]_0 ;
  wire \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ;
  wire [3:0]\b_bs_info.reg_rdata_bs_table_address_reg[12]_0 ;
  wire \b_bs_info.reg_rdata_bs_table_address_reg[31]_0 ;
  wire [0:0]\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ;
  wire [3:0]\b_bs_info.reg_rdata_bs_table_size_reg[12]_0 ;
  wire \b_event_error_i_del.i_event_error_i_del_n_1 ;
  wire \b_event_error_i_del.i_event_error_i_del_n_2 ;
  wire \b_rm_id_valid_del.i_rm_id_valid_del_n_1 ;
  wire \b_rm_id_valid_del.i_rm_id_valid_del_n_2 ;
  wire \b_rm_id_valid_del.i_rm_id_valid_del_n_3 ;
  wire \b_rm_id_valid_del.i_rm_id_valid_del_n_4 ;
  wire \b_rm_id_valid_del.i_rm_id_valid_del_n_5 ;
  wire \b_rm_id_valid_del.i_rm_id_valid_del_n_6 ;
  wire \b_rm_id_valid_del.i_rm_id_valid_del_n_7 ;
  wire \b_rm_id_valid_del.i_rm_id_valid_del_n_8 ;
  wire \b_rm_id_valid_m1_del.i_rm_id_valid_m1_del_n_0 ;
  wire \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ;
  wire \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_1 ;
  wire \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ;
  wire \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_0 ;
  wire \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ;
  wire \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_2 ;
  wire \b_rm_info.b_read_from_rm_info_registers_edge.d1_reg_0 ;
  wire \b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del_n_2 ;
  wire \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_1 ;
  wire \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_10 ;
  wire \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_2 ;
  wire \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_3 ;
  wire \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_4 ;
  wire \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_6 ;
  wire \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_7 ;
  wire \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_8 ;
  wire \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ;
  wire \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_n_0 ;
  wire \b_rm_info.b_write_to_rm_info_registers_edge.d1_reg_0 ;
  wire \b_rm_info.gen_address_reg.access_address_del_reg[0]_0 ;
  wire \b_rm_info.reg_rdata_rm_table_address_reg_n_0_[0] ;
  wire [3:0]\b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0 ;
  wire \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_2_n_0 ;
  wire \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_n_0 ;
  wire \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10_n_0 ;
  wire \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11_n_0 ;
  wire \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12_n_0 ;
  wire \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1_n_0 ;
  wire \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5_n_0 ;
  wire \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6_n_0 ;
  wire \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7_n_0 ;
  wire \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8_n_0 ;
  wire \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9_n_0 ;
  wire \b_rm_info_valid_del.i_rm_info_valid_del_n_1 ;
  wire \b_rm_info_valid_del.i_rm_info_valid_del_n_10 ;
  wire \b_rm_info_valid_del.i_rm_info_valid_del_n_11 ;
  wire \b_rm_info_valid_del.i_rm_info_valid_del_n_2 ;
  wire \b_rm_info_valid_del.i_rm_info_valid_del_n_8 ;
  wire \b_rm_info_valid_del.i_rm_info_valid_del_n_9 ;
  wire \b_start_fetching_all_del.i_start_fetching_all_del_n_2 ;
  wire \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_0 ;
  wire \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_1 ;
  wire \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_2 ;
  wire \b_trigger_table.b_in_shutdown_del.i_in_shutdown_del_n_0 ;
  wire \b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del_n_1 ;
  wire \b_trigger_table.b_read_from_trigger_registers_edge.start_axi_read_reg_n_0 ;
  wire \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_1 ;
  wire \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_2 ;
  wire \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_3 ;
  wire \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_4 ;
  wire \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_5 ;
  wire \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_6 ;
  wire \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ;
  wire \b_trigger_table.b_write_to_trigger_registers_edge.d1_reg_0 ;
  wire \b_trigger_table.gen_address_reg.access_address_del[0]_i_3_n_0 ;
  wire \b_trigger_table.gen_address_reg.access_address_del_reg[0]_0 ;
  wire \b_trigger_table.gen_address_reg.access_address_del_reg_n_0_[0] ;
  wire bad_config_error_flag_reg_n_0;
  wire bs_addr;
  wire bs_addresses_from_mem;
  wire bs_info_valid_vec;
  wire clk;
  wire cp0_vs_id;
  wire cp_error_flag;
  wire [3:0]current_state;
  wire \current_state[0]_i_10_n_0 ;
  wire \current_state[0]_i_11_n_0 ;
  wire \current_state[0]_i_3_n_0 ;
  wire \current_state[0]_i_4_n_0 ;
  wire \current_state[0]_i_5_n_0 ;
  wire \current_state[0]_i_8_n_0 ;
  wire \current_state[0]_i_9_n_0 ;
  wire \current_state[1]_i_10_n_0 ;
  wire \current_state[1]_i_12_n_0 ;
  wire \current_state[1]_i_13_n_0 ;
  wire \current_state[1]_i_2_n_0 ;
  wire \current_state[1]_i_3_n_0 ;
  wire \current_state[1]_i_4_n_0 ;
  wire \current_state[1]_i_6_n_0 ;
  wire \current_state[1]_i_7_n_0 ;
  wire \current_state[1]_i_8_n_0 ;
  wire \current_state[1]_i_9_n_0 ;
  wire \current_state[2]_i_3_n_0 ;
  wire \current_state[2]_i_4_n_0 ;
  wire \current_state[2]_i_5_n_0 ;
  wire \current_state[2]_i_6_n_0 ;
  wire \current_state[2]_i_7_n_0 ;
  wire \current_state[2]_i_8_n_0 ;
  wire \current_state[3]_i_3_n_0 ;
  wire \current_state[3]_i_4_n_0 ;
  wire \current_state[3]_i_5_n_0 ;
  wire \current_state[3]_i_7_n_0 ;
  wire \current_state[3]_i_8_n_0 ;
  wire d1;
  wire [0:0]din;
  wire fetch_error_flag_reg_n_0;
  wire full_flag_i_1_n_0;
  wire full_flag_i_2_n_0;
  wire full_flag_reg_n_0;
  wire [64:0]in;
  wire in_post_reset_startup;
  wire in_post_reset_startup_i_1_n_0;
  wire in_post_reset_startup_i_2_n_0;
  wire in_post_reset_startup_i_3_n_0;
  wire in_shutdown;
  wire in_shutdown_d1;
  wire in_shutdown_d1_i_1_n_0;
  wire in_shutdown_i_1_n_0;
  wire [0:0]minusOp;
  wire [3:0]next_state;
  wire \opt_has_pipe.first_q_reg[0] ;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire \opt_has_pipe.first_q_reg[0]_1 ;
  wire \opt_has_pipe.first_q_reg[0]_2 ;
  wire out;
  wire p_0_in;
  wire p_3_in;
  wire p_4_in;
  wire [7:1]plusOp;
  wire read_from_bs_info_registers_cmb;
  wire read_from_rm_info_registers_cmb;
  wire read_from_trigger_registers_cmb;
  wire [31:0]reg_rdata_bs_table_address0_out;
  wire [31:0]reg_rdata_bs_table_size0_out;
  wire \reg_rdata_reg[0]_0 ;
  wire \reg_rdata_reg[10]_0 ;
  wire \reg_rdata_reg[11]_0 ;
  wire \reg_rdata_reg[12]_0 ;
  wire \reg_rdata_reg[1]_0 ;
  wire \reg_rdata_reg[30]_0 ;
  wire \reg_rdata_reg[30]_1 ;
  wire \reg_rdata_reg[31]_0 ;
  wire \reg_rdata_reg[6]_0 ;
  wire \reg_rdata_reg[6]_1 ;
  wire \reg_rdata_reg[9]_0 ;
  wire reg_rdata_rm_table_ctrl;
  wire [8:0]reg_rdata_rm_table_ctrl1_out;
  wire reg_rdata_trigger_table;
  wire reg_read_complete_trigger_table_vec;
  wire reg_tready_d0;
  wire reg_tready_d1;
  wire reg_tready_i0;
  wire reg_tready_i_reg_0;
  wire [31:0]reg_wdata;
  wire reg_write_complete_ctrl_reg;
  wire reg_write_complete_ctrl_reg_reg_0;
  wire reg_write_complete_sw_trigger_reg;
  wire reset;
  wire reset_ah;
  wire [7:0]reset_duration;
  wire \reset_duration[5]_i_3_n_0 ;
  wire \reset_duration[7]_i_3_n_0 ;
  wire \reset_duration[7]_i_5_n_0 ;
  wire \reset_duration_stored[7]_i_3_n_0 ;
  wire [7:0]reset_duration_stored__0;
  wire [0:0]reset_required;
  wire [1:1]reset_required__0;
  wire [1:0]reset_required_cmb;
  wire rm_decouple_i11_out;
  wire rm_decouple_i_i_1_n_0;
  wire rm_decouple_i_i_3_n_0;
  wire rm_decouple_i_reg_0;
  wire rm_id_from_mem_vec;
  wire rm_id_valid;
  wire rm_id_valid_m1_vec;
  wire rm_info_valid_vec;
  wire rm_reset_i4;
  wire rm_reset_i_i_2_n_0;
  wire rm_reset_i_i_8_n_0;
  wire rm_reset_i_reg_0;
  wire rm_shutdown_req_i;
  wire rm_shutdown_req_i_i_1_n_0;
  wire rm_shutdown_req_i_i_2_n_0;
  wire rm_shutdown_req_i_i_6_n_0;
  wire rm_shutdown_req_i_reg_0;
  wire \s_axi_rresp_i_reg[1] ;
  wire s_axis_ctrl_tready_i1;
  wire shutdown_bit_i_1_n_0;
  wire shutdown_bit_i_3_n_0;
  wire shutdown_bit_i_4_n_0;
  wire shutdown_bit_reg_0;
  wire shutdown_bit_reg_1;
  wire shutdown_bit_reg_n_0;
  wire [1:0]shutdown_required;
  wire [31:0]size_from_mem;
  wire start_axi_read;
  wire start_axi_read0;
  wire start_axi_read035_out;
  wire start_axi_read039_out;
  wire start_fetching_all;
  wire startup_required;
  wire startup_required_cmb;
  wire \status_encoded_field[0]_i_1_n_0 ;
  wire \status_encoded_field[0]_i_2_n_0 ;
  wire \status_encoded_field[1]_i_1_n_0 ;
  wire \status_encoded_field[2]_i_1_n_0 ;
  wire [0:0]\status_encoded_field_reg[0]_0 ;
  wire \status_encoded_field_reg_n_0_[1] ;
  wire \status_encoded_field_reg_n_0_[2] ;
  wire \status_error_field[0]_i_1_n_0 ;
  wire \status_error_field[1]_i_1_n_0 ;
  wire \status_error_field[2]_i_1_n_0 ;
  wire \status_error_field[3]_i_1_n_0 ;
  wire \status_error_field_reg_n_0_[0] ;
  wire \status_error_field_reg_n_0_[1] ;
  wire \status_error_field_reg_n_0_[2] ;
  wire \status_error_field_reg_n_0_[3] ;
  wire \status_reg_n_0_[7] ;
  wire sw_ok_to_proceed_d0;
  wire sw_ok_to_proceed_d00;
  wire sw_ok_to_proceed_d1;
  wire sw_shutdown_req_i_i_2_n_0;
  wire sw_shutdown_req_i_i_3_n_0;
  wire sw_shutdown_req_i_i_4_n_0;
  wire sw_startup_req_i_i_1_n_0;
  wire sw_startup_req_i_i_2_n_0;
  wire sw_startup_req_i_i_3_n_0;
  wire sw_trigger_id;
  wire \sw_trigger_id_reg[0]_0 ;
  wire sw_trigger_pending;
  wire user_restarted_with_status;
  wire user_restarted_with_status068_out;
  wire using_sw_trigger;
  wire using_sw_trigger_i_1_n_0;
  wire using_sw_trigger_i_2_n_0;
  wire vsm_VS_0_event_error;
  wire vsm_VS_0_fetch_req;
  wire vsm_VS_0_rm_decouple;
  wire vsm_VS_0_rm_reset;
  wire vsm_VS_0_rm_shutdown_ack;
  wire vsm_VS_0_rm_shutdown_req;
  wire vsm_VS_0_sw_shutdown_req;
  wire vsm_VS_0_sw_startup_req;
  wire vsm_read_enable_vec;
  wire [0:0]vsm_reg_tready;
  wire vsm_reg_tvalid;
  wire write_to_bs_info_registers_cmb;
  wire write_to_rm_info_registers_cmb;
  wire write_to_sw_trigger_reg_cmb;
  wire write_to_trigger_registers_cmb;

  design_1_dfx_controller_0_0_delay__parameterized2 \b_bs_info.b_in_shutdown_del.i_in_shutdown_del 
       (.E(\opt_has_pipe.first_q_reg[0] ),
        .SR(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ),
        .clk(clk),
        .\opt_has_pipe.first_q_reg[0] (in_shutdown),
        .out(\opt_has_pipe.first_q_reg[0]_1 ),
        .reset_ah(reset_ah));
  design_1_dfx_controller_0_0_delay__parameterized2_0 \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del 
       (.E(\opt_has_pipe.first_q_reg[0] ),
        .Q(Q[1:0]),
        .\b_bs_info.reg_rdata_bs_table_address_reg[0] (\b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_2_n_0 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[0] (\b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_0 ),
        .clk(clk),
        .\opt_has_pipe.first_q_reg[0] (\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ),
        .out(\opt_has_pipe.first_q_reg[0]_1 ),
        .read_from_bs_info_registers_cmb(read_from_bs_info_registers_cmb),
        .reset_ah(reset_ah),
        .\vsm_addr_reg[3] (\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.b_read_from_bs_info_registers_edge.d1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(read_from_bs_info_registers_cmb),
        .Q(\b_bs_info.b_read_from_bs_info_registers_edge.d1_reg_0 ),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg 
       (.C(clk),
        .CE(reset),
        .D(start_axi_read0),
        .Q(\b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg_n_0 ),
        .R(1'b0));
  design_1_dfx_controller_0_0_delay__parameterized2_1 \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del 
       (.E(\opt_has_pipe.first_q_reg[0] ),
        .clk(clk),
        .reset_ah(reset_ah),
        .rm_info_valid_vec(rm_info_valid_vec));
  design_1_dfx_controller_0_0_delay__parameterized2_2 \b_bs_info.b_start_axi_read_del.i_start_axi_read_del 
       (.Q({reg_rdata_bs_table_size0_out[31],reg_rdata_bs_table_size0_out[29:13],reg_rdata_bs_table_size0_out[5:0]}),
        .axi_write_complete(axi_write_complete),
        .\b_bs_info.reg_rdata_bs_table_address_reg[31] (\b_bs_info.reg_rdata_bs_table_address_reg[31]_0 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[0] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_1 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[13] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_10 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[14] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_11 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[15] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[16] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_13 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[17] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_14 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[18] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_15 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[19] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_16 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[1] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_2 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[20] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_17 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[21] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_18 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[22] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_19 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[23] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_20 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[24] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_21 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[25] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_22 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[26] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_23 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[27] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_24 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[28] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_25 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[29] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_26 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[2] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_3 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[3] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_4 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[4] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_5 ),
        .\b_bs_info.reg_rdata_bs_table_size_reg[5] (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_6 ),
        .clk(clk),
        .\opt_has_pipe.first_q_reg[0] (\b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg_n_0 ),
        .out(\opt_has_pipe.first_q_reg[0]_0 ),
        .\reg_rdata_reg[29] (Q[1:0]),
        .\reg_rdata_reg[29]_0 (out),
        .\reg_rdata_reg[29]_1 (reg_read_complete_trigger_table_vec),
        .\reg_rdata_reg[31] ({reg_rdata_bs_table_address0_out[31],reg_rdata_bs_table_address0_out[29:13],reg_rdata_bs_table_address0_out[5:0]}),
        .reg_tready_d1_i_2(\b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_0 ),
        .reg_tready_d1_i_2_0(\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_n_0 ),
        .reg_write_complete_ctrl_reg(reg_write_complete_ctrl_reg),
        .reg_write_complete_ctrl_reg_reg(reg_write_complete_ctrl_reg_reg_0),
        .reg_write_complete_sw_trigger_reg(reg_write_complete_sw_trigger_reg),
        .reset(reset),
        .reset_0(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ),
        .reset_ah(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg 
       (.C(clk),
        .CE(reset),
        .D(axi_write_complete0),
        .Q(\b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.b_write_to_bs_info_registers_edge.d1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(write_to_bs_info_registers_cmb),
        .Q(\b_bs_info.b_write_to_bs_info_registers_edge.d1_reg_0 ),
        .R(reset_ah));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_0_0 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[0]),
        .O(address_from_mem[0]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_10_10 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[10]),
        .O(address_from_mem[10]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_11_11 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[11]),
        .O(address_from_mem[11]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_12_12 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[12]),
        .O(address_from_mem[12]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_13_13 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[13]),
        .O(address_from_mem[13]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_14_14 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[14]),
        .O(address_from_mem[14]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_15_15 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[15]),
        .O(address_from_mem[15]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_16_16 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[16]),
        .O(address_from_mem[16]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_17_17 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[17]),
        .O(address_from_mem[17]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_18_18 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[18]),
        .O(address_from_mem[18]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_19_19 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[19]),
        .O(address_from_mem[19]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_1_1 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[1]),
        .O(address_from_mem[1]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_20_20 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[20]),
        .O(address_from_mem[20]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_21_21 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[21]),
        .O(address_from_mem[21]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_22_22 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[22]),
        .O(address_from_mem[22]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_23_23 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[23]),
        .O(address_from_mem[23]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_24_24 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[24]),
        .O(address_from_mem[24]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_25_25 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[25]),
        .O(address_from_mem[25]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_26_26 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[26]),
        .O(address_from_mem[26]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_27_27 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[27]),
        .O(address_from_mem[27]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_28_28 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[28]),
        .O(address_from_mem[28]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_29_29 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[29]),
        .O(address_from_mem[29]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_2_2 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[2]),
        .O(address_from_mem[2]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_30_30 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[30]),
        .O(address_from_mem[30]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_31_31 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[31]),
        .O(address_from_mem[31]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_3_3 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[3]),
        .O(address_from_mem[3]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_4_4 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[4]),
        .O(address_from_mem[4]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_5_5 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[5]),
        .O(address_from_mem[5]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_6_6 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[6]),
        .O(address_from_mem[6]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_7_7 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[7]),
        .O(address_from_mem[7]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_8_8 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[8]),
        .O(address_from_mem[8]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_address_table_reg_0_1_9_9 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[9]),
        .O(address_from_mem[9]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_0_0 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[0]),
        .O(size_from_mem[0]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_10_10 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[10]),
        .O(size_from_mem[10]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_11_11 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[11]),
        .O(size_from_mem[11]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_12_12 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[12]),
        .O(size_from_mem[12]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_13_13 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[13]),
        .O(size_from_mem[13]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_14_14 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[14]),
        .O(size_from_mem[14]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_15_15 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[15]),
        .O(size_from_mem[15]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_16_16 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[16]),
        .O(size_from_mem[16]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_17_17 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[17]),
        .O(size_from_mem[17]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_18_18 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[18]),
        .O(size_from_mem[18]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_19_19 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[19]),
        .O(size_from_mem[19]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_1_1 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[1]),
        .O(size_from_mem[1]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_20_20 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[20]),
        .O(size_from_mem[20]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_21_21 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[21]),
        .O(size_from_mem[21]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_22_22 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[22]),
        .O(size_from_mem[22]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_23_23 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[23]),
        .O(size_from_mem[23]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_24_24 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[24]),
        .O(size_from_mem[24]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_25_25 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[25]),
        .O(size_from_mem[25]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_26_26 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[26]),
        .O(size_from_mem[26]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_27_27 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[27]),
        .O(size_from_mem[27]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_28_28 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[28]),
        .O(size_from_mem[28]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_29_29 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[29]),
        .O(size_from_mem[29]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_2_2 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[2]),
        .O(size_from_mem[2]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_30_30 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[30]),
        .O(size_from_mem[30]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_31_31 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[31]),
        .O(size_from_mem[31]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_3_3 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[3]),
        .O(size_from_mem[3]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_4_4 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[4]),
        .O(size_from_mem[4]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_5_5 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[5]),
        .O(size_from_mem[5]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_6_6 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[6]),
        .O(size_from_mem[6]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_7_7 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[7]),
        .O(size_from_mem[7]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_8_8 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[8]),
        .O(size_from_mem[8]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_bs_info.bs_size_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_bs_info.bs_size_table_reg_0_1_9_9 
       (.A0(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[9]),
        .O(size_from_mem[9]),
        .WCLK(clk),
        .WE(\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[0] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[0]),
        .Q(in[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[10] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[10]),
        .Q(in[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[11] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[11]),
        .Q(in[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[12] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[12]),
        .Q(in[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[13] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[13]),
        .Q(in[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[14] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[14]),
        .Q(in[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[15] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[15]),
        .Q(in[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[16] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[16]),
        .Q(in[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[17] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[17]),
        .Q(in[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[18] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[18]),
        .Q(in[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[19] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[19]),
        .Q(in[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[1] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[1]),
        .Q(in[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[20] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[20]),
        .Q(in[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[21] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[21]),
        .Q(in[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[22] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[22]),
        .Q(in[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[23] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[23]),
        .Q(in[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[24] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[24]),
        .Q(in[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[25] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[25]),
        .Q(in[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[26] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[26]),
        .Q(in[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[27] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[27]),
        .Q(in[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[28] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[28]),
        .Q(in[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[29] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[29]),
        .Q(in[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[2] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[2]),
        .Q(in[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[30] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[30]),
        .Q(in[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[31] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[31]),
        .Q(in[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[3] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[3]),
        .Q(in[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[4] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[4]),
        .Q(in[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[5] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[5]),
        .Q(in[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[6] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[6]),
        .Q(in[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[7] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[7]),
        .Q(in[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[8] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[8]),
        .Q(in[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_addr_reg[9] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(address_from_mem[9]),
        .Q(in[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[0] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[10] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[11] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[12] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[13] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[14] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[15] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[16] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[17] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[18] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[19] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[1] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[20] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[21] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[22] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[23] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[24] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[25] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[26] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[27] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[28] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[29] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[2] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[30] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[31] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[3] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[4] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[5] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[6] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[7] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[8] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.fetch_size_reg[9] 
       (.C(clk),
        .CE(\opt_has_pipe.first_q_reg[0] ),
        .D(size_from_mem[9]),
        .Q(in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_bs_info.gen_address_reg.access_address_del_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\b_bs_info.gen_address_reg.access_address_del_reg[0]_0 ),
        .Q(\b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[0] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[0]),
        .Q(reg_rdata_bs_table_address0_out[0]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[10] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[10]),
        .Q(\b_bs_info.reg_rdata_bs_table_address_reg[12]_0 [1]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[11] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[11]),
        .Q(\b_bs_info.reg_rdata_bs_table_address_reg[12]_0 [2]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[12] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[12]),
        .Q(\b_bs_info.reg_rdata_bs_table_address_reg[12]_0 [3]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[13] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[13]),
        .Q(reg_rdata_bs_table_address0_out[13]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[14] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[14]),
        .Q(reg_rdata_bs_table_address0_out[14]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[15] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[15]),
        .Q(reg_rdata_bs_table_address0_out[15]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[16] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[16]),
        .Q(reg_rdata_bs_table_address0_out[16]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[17] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[17]),
        .Q(reg_rdata_bs_table_address0_out[17]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[18] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[18]),
        .Q(reg_rdata_bs_table_address0_out[18]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[19] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[19]),
        .Q(reg_rdata_bs_table_address0_out[19]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[1] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[1]),
        .Q(reg_rdata_bs_table_address0_out[1]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[20] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[20]),
        .Q(reg_rdata_bs_table_address0_out[20]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[21] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[21]),
        .Q(reg_rdata_bs_table_address0_out[21]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[22] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[22]),
        .Q(reg_rdata_bs_table_address0_out[22]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[23] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[23]),
        .Q(reg_rdata_bs_table_address0_out[23]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[24] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[24]),
        .Q(reg_rdata_bs_table_address0_out[24]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[25] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[25]),
        .Q(reg_rdata_bs_table_address0_out[25]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[26] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[26]),
        .Q(reg_rdata_bs_table_address0_out[26]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[27] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[27]),
        .Q(reg_rdata_bs_table_address0_out[27]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[28] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[28]),
        .Q(reg_rdata_bs_table_address0_out[28]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[29] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[29]),
        .Q(reg_rdata_bs_table_address0_out[29]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[2] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[2]),
        .Q(reg_rdata_bs_table_address0_out[2]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[30] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[30]),
        .Q(reg_rdata_bs_table_address0_out[30]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[31] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[31]),
        .Q(reg_rdata_bs_table_address0_out[31]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[3] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[3]),
        .Q(reg_rdata_bs_table_address0_out[3]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[4] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[4]),
        .Q(reg_rdata_bs_table_address0_out[4]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[5] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[5]),
        .Q(reg_rdata_bs_table_address0_out[5]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[6] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[6]),
        .Q(reg_rdata_bs_table_address0_out[6]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[7] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[7]),
        .Q(reg_rdata_bs_table_address0_out[7]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[8] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[8]),
        .Q(reg_rdata_bs_table_address0_out[8]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_address_reg[9] 
       (.C(clk),
        .CE(\b_bs_info.reg_rdata_bs_table_address_reg[31]_1 ),
        .D(address_from_mem[9]),
        .Q(\b_bs_info.reg_rdata_bs_table_address_reg[12]_0 [0]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[0] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[0]),
        .Q(reg_rdata_bs_table_size0_out[0]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[10] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[10]),
        .Q(\b_bs_info.reg_rdata_bs_table_size_reg[12]_0 [1]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[11] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[11]),
        .Q(\b_bs_info.reg_rdata_bs_table_size_reg[12]_0 [2]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[12] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[12]),
        .Q(\b_bs_info.reg_rdata_bs_table_size_reg[12]_0 [3]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[13] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[13]),
        .Q(reg_rdata_bs_table_size0_out[13]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[14] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[14]),
        .Q(reg_rdata_bs_table_size0_out[14]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[15] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[15]),
        .Q(reg_rdata_bs_table_size0_out[15]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[16] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[16]),
        .Q(reg_rdata_bs_table_size0_out[16]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[17] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[17]),
        .Q(reg_rdata_bs_table_size0_out[17]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[18] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[18]),
        .Q(reg_rdata_bs_table_size0_out[18]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[19] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[19]),
        .Q(reg_rdata_bs_table_size0_out[19]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[1] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[1]),
        .Q(reg_rdata_bs_table_size0_out[1]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[20] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[20]),
        .Q(reg_rdata_bs_table_size0_out[20]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[21] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[21]),
        .Q(reg_rdata_bs_table_size0_out[21]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[22] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[22]),
        .Q(reg_rdata_bs_table_size0_out[22]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[23] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[23]),
        .Q(reg_rdata_bs_table_size0_out[23]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[24] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[24]),
        .Q(reg_rdata_bs_table_size0_out[24]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[25] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[25]),
        .Q(reg_rdata_bs_table_size0_out[25]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[26] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[26]),
        .Q(reg_rdata_bs_table_size0_out[26]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[27] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[27]),
        .Q(reg_rdata_bs_table_size0_out[27]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[28] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[28]),
        .Q(reg_rdata_bs_table_size0_out[28]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[29] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[29]),
        .Q(reg_rdata_bs_table_size0_out[29]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[2] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[2]),
        .Q(reg_rdata_bs_table_size0_out[2]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[30] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[30]),
        .Q(reg_rdata_bs_table_size0_out[30]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[31] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[31]),
        .Q(reg_rdata_bs_table_size0_out[31]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[3] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[3]),
        .Q(reg_rdata_bs_table_size0_out[3]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[4] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[4]),
        .Q(reg_rdata_bs_table_size0_out[4]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[5] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[5]),
        .Q(reg_rdata_bs_table_size0_out[5]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[6] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[6]),
        .Q(reg_rdata_bs_table_size0_out[6]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[7] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[7]),
        .Q(reg_rdata_bs_table_size0_out[7]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[8] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[8]),
        .Q(reg_rdata_bs_table_size0_out[8]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  FDRE \b_bs_info.reg_rdata_bs_table_size_reg[9] 
       (.C(clk),
        .CE(E),
        .D(size_from_mem[9]),
        .Q(\b_bs_info.reg_rdata_bs_table_size_reg[12]_0 [0]),
        .R(\b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ));
  design_1_dfx_controller_0_0_delay__parameterized1 \b_event_error_i_del.i_event_error_i_del 
       (.Q(current_state),
        .clk(clk),
        .cp0_vs_id(cp0_vs_id),
        .cp_error_flag(cp_error_flag),
        .\current_state_reg[0] (\b_event_error_i_del.i_event_error_i_del_n_1 ),
        .\current_state_reg[2] (\b_event_error_i_del.i_event_error_i_del_n_2 ),
        .\opt_has_pipe.first_q_reg[0] (bad_config_error_flag_reg_n_0),
        .\opt_has_pipe.first_q_reg[0]_0 (fetch_error_flag_reg_n_0),
        .p_3_in(p_3_in),
        .p_4_in(p_4_in),
        .reset_ah(reset_ah),
        .vsm_VS_0_event_error(vsm_VS_0_event_error));
  design_1_dfx_controller_0_0_delay__parameterized6 \b_rm_id_valid_del.i_rm_id_valid_del 
       (.D({\b_rm_id_valid_del.i_rm_id_valid_del_n_1 ,\b_rm_id_valid_del.i_rm_id_valid_del_n_2 ,\b_rm_id_valid_del.i_rm_id_valid_del_n_3 ,\b_rm_id_valid_del.i_rm_id_valid_del_n_4 ,\b_rm_id_valid_del.i_rm_id_valid_del_n_5 ,\b_rm_id_valid_del.i_rm_id_valid_del_n_6 ,\b_rm_id_valid_del.i_rm_id_valid_del_n_7 ,\b_rm_id_valid_del.i_rm_id_valid_del_n_8 }),
        .Q(reset_duration_stored__0),
        .bs_info_valid_vec(bs_info_valid_vec),
        .clk(clk),
        .ctrl_from_mem({\b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12_n_0 ,\b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11_n_0 ,\b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10_n_0 ,\b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9_n_0 ,\b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8_n_0 ,\b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7_n_0 ,\b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6_n_0 ,\b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5_n_0 }),
        .reset_ah(reset_ah),
        .\reset_duration_reg[3] (\b_rm_info_valid_del.i_rm_info_valid_del_n_8 ),
        .\reset_duration_reg[4] (\b_rm_info_valid_del.i_rm_info_valid_del_n_9 ),
        .\reset_duration_reg[5] ({plusOp[5],plusOp[1]}),
        .\reset_duration_reg[5]_0 (\reset_duration[5]_i_3_n_0 ),
        .\reset_duration_reg[6] (current_state),
        .\reset_duration_reg[6]_0 (\reset_duration[7]_i_5_n_0 ),
        .\reset_duration_reg[6]_1 (\reset_duration_stored[7]_i_3_n_0 ),
        .\reset_duration_reg[7] (\reset_duration[7]_i_3_n_0 ),
        .\reset_duration_reg[7]_0 ({reset_duration[7:5],reset_duration[2:0]}),
        .rm_id_valid(rm_id_valid),
        .rm_info_valid_vec(rm_info_valid_vec));
  design_1_dfx_controller_0_0_delay__parameterized2_3 \b_rm_id_valid_m1_del.i_rm_id_valid_m1_del 
       (.clk(clk),
        .\opt_has_pipe.first_q_reg[0] (rm_id_valid_m1_vec),
        .out(\b_rm_id_valid_m1_del.i_rm_id_valid_m1_del_n_0 ),
        .reset_ah(reset_ah));
  design_1_dfx_controller_0_0_delay__parameterized2_4 \b_rm_info.b_in_shutdown_del.i_in_shutdown_del 
       (.\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] (\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_0 ),
        .\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 (vsm_read_enable_vec),
        .clk(clk),
        .in_shutdown_reg(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_1 ),
        .\opt_has_pipe.first_q_reg[0] (\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ),
        .\opt_has_pipe.first_q_reg[0]_0 (in_shutdown),
        .out(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ),
        .reset_ah(reset_ah));
  design_1_dfx_controller_0_0_delay__parameterized2_5 \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del 
       (.Q({Q[2],Q[0]}),
        .\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg (\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ),
        .\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_0 (\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_2 ),
        .\b_rm_info.bs_addr_reg[0] (\b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_2_n_0 ),
        .\b_rm_info.bs_addr_reg[0]_0 (\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_n_0 ),
        .\b_rm_info.bs_addr_reg[0]_1 (vsm_read_enable_vec),
        .clk(clk),
        .out(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_0 ),
        .read_from_rm_info_registers_cmb(read_from_rm_info_registers_cmb),
        .reset_ah(reset_ah));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \b_rm_info.b_read_from_rm_info_registers_edge.d1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(read_from_rm_info_registers_cmb),
        .Q(\b_rm_info.b_read_from_rm_info_registers_edge.d1_reg_0 ),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_reg 
       (.C(clk),
        .CE(reset),
        .D(start_axi_read035_out),
        .Q(start_axi_read),
        .R(1'b0));
  design_1_dfx_controller_0_0_delay__parameterized2_6 \b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del 
       (.Q(Q[0]),
        .\b_rm_info.reg_rdata_rm_table_address_reg[0] (\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_1 ),
        .\b_rm_info.reg_rdata_rm_table_address_reg[0]_0 (\b_rm_info.reg_rdata_rm_table_address_reg_n_0_[0] ),
        .\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] (\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_0 ),
        .\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 (in_shutdown),
        .\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1 (\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_0 ),
        .bs_addresses_from_mem(bs_addresses_from_mem),
        .clk(clk),
        .\opt_has_pipe.first_q_reg[0] (\b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del_n_2 ),
        .out(vsm_read_enable_vec),
        .reg_rdata_rm_table_ctrl(reg_rdata_rm_table_ctrl),
        .reset_ah(reset_ah),
        .rm_id_valid(rm_id_valid));
  design_1_dfx_controller_0_0_delay__parameterized2_7 \b_rm_info.b_start_axi_read_del.i_start_axi_read_del 
       (.Q(Q),
        .\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_4 ),
        .clk(clk),
        .in(in[64]),
        .\opt_has_pipe.first_q_reg[0] (\opt_has_pipe.first_q_reg[0]_2 ),
        .out(out),
        .\reg_rdata_reg[0] (\b_rm_info.reg_rdata_rm_table_address_reg_n_0_[0] ),
        .\reg_rdata_reg[0]_0 (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_1 ),
        .\reg_rdata_reg[1] (\reg_rdata_reg[1]_0 ),
        .\reg_rdata_reg[1]_0 (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_2 ),
        .\reg_rdata_reg[2] ({\status_encoded_field_reg_n_0_[2] ,\status_encoded_field_reg_n_0_[1] }),
        .\reg_rdata_reg[2]_0 (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_3 ),
        .\reg_rdata_reg[3] (\status_error_field_reg_n_0_[0] ),
        .\reg_rdata_reg[3]_0 (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_4 ),
        .\reg_rdata_reg[4] (\status_error_field_reg_n_0_[1] ),
        .\reg_rdata_reg[4]_0 (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_5 ),
        .\reg_rdata_reg[5] (\status_error_field_reg_n_0_[2] ),
        .\reg_rdata_reg[5]_0 (\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_6 ),
        .\reg_rdata_reg[6] (\status_error_field_reg_n_0_[3] ),
        .\reg_rdata_reg[6]_0 (\reg_rdata_reg[6]_0 ),
        .\reg_rdata_reg[6]_1 (\reg_rdata_reg[6]_1 ),
        .\reg_rdata_reg[7] (\status_reg_n_0_[7] ),
        .reg_rdata_rm_table_ctrl1_out(reg_rdata_rm_table_ctrl1_out),
        .reset_ah(reset_ah),
        .\rm_id_reg[0] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_3 ),
        .\s_axi_rresp_i_reg[1] (\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_n_0 ),
        .\s_axi_rresp_i_reg[1]_0 (\s_axi_rresp_i_reg[1] ),
        .\s_axi_rresp_i_reg[1]_1 (\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_3 ),
        .start_axi_read(start_axi_read),
        .\status_encoded_field_reg[1] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_6 ),
        .\status_encoded_field_reg[2] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_7 ),
        .\status_error_field_reg[0] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_8 ),
        .\status_error_field_reg[1] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ),
        .\status_error_field_reg[2] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_10 ),
        .\status_error_field_reg[3] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_1 ),
        .\status_reg[7] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg 
       (.C(clk),
        .CE(reset),
        .D(axi_write_complete033_out),
        .Q(\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_rm_info.b_write_to_rm_info_registers_edge.d1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(write_to_rm_info_registers_cmb),
        .Q(\b_rm_info.b_write_to_rm_info_registers_edge.d1_reg_0 ),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \b_rm_info.bs_addr_reg[0] 
       (.C(clk),
        .CE(vsm_read_enable_vec),
        .D(bs_addresses_from_mem),
        .Q(bs_addr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_rm_info.gen_address_reg.access_address_del_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\b_rm_info.gen_address_reg.access_address_del_reg[0]_0 ),
        .Q(access_address_del),
        .R(1'b0));
  FDRE \b_rm_info.reg_rdata_rm_table_address_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del_n_2 ),
        .Q(\b_rm_info.reg_rdata_rm_table_address_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_n_0 ),
        .Q(reg_rdata_rm_table_ctrl1_out[0]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[10] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10_n_0 ),
        .Q(\b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0 [1]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[11] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11_n_0 ),
        .Q(\b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0 [2]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[12] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12_n_0 ),
        .Q(\b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0 [3]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[1] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1_n_0 ),
        .Q(reg_rdata_rm_table_ctrl1_out[1]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[2] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(startup_required_cmb),
        .Q(reg_rdata_rm_table_ctrl1_out[2]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[3] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(reset_required_cmb[0]),
        .Q(reg_rdata_rm_table_ctrl1_out[3]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[4] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(reset_required_cmb[1]),
        .Q(reg_rdata_rm_table_ctrl1_out[4]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[5] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5_n_0 ),
        .Q(reg_rdata_rm_table_ctrl1_out[5]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[6] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6_n_0 ),
        .Q(reg_rdata_rm_table_ctrl1_out[6]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[7] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7_n_0 ),
        .Q(reg_rdata_rm_table_ctrl1_out[7]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[8] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8_n_0 ),
        .Q(reg_rdata_rm_table_ctrl1_out[8]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE \b_rm_info.reg_rdata_rm_table_ctrl_reg[9] 
       (.C(clk),
        .CE(reg_rdata_rm_table_ctrl),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9_n_0 ),
        .Q(\b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0 [0]),
        .R(\b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \b_rm_info.reset_required_reg[0] 
       (.C(clk),
        .CE(vsm_read_enable_vec),
        .D(reset_required_cmb[0]),
        .Q(reset_required),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_rm_info.reset_required_reg[1] 
       (.C(clk),
        .CE(vsm_read_enable_vec),
        .D(reset_required_cmb[1]),
        .Q(reset_required__0),
        .R(1'b0));
  (* RTL_RAM_BITS = "2" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_address_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_address_table_reg_0_1_0_0 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[0]),
        .O(bs_addresses_from_mem),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_2 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[0]),
        .O(\b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_n_0 ),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_2 
       (.I0(in_shutdown),
        .I1(in_shutdown_d1),
        .O(\b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_2_n_0 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[10]),
        .O(\b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10_n_0 ),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[11]),
        .O(\b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11_n_0 ),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[12]),
        .O(\b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12_n_0 ),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[1]),
        .O(\b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1_n_0 ),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_2_2 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[2]),
        .O(startup_required_cmb),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_3_3 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[3]),
        .O(reset_required_cmb[0]),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_4_4 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[4]),
        .O(reset_required_cmb[1]),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[5]),
        .O(\b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5_n_0 ),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[6]),
        .O(\b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6_n_0 ),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[7]),
        .O(\b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7_n_0 ),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[8]),
        .O(\b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8_n_0 ),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  (* RTL_RAM_BITS = "26" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_rm_info.rm_ctrl_reg_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9 
       (.A0(access_address_del),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[9]),
        .O(\b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9_n_0 ),
        .WCLK(clk),
        .WE(\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \b_rm_info.shutdown_required_reg[0] 
       (.C(clk),
        .CE(vsm_read_enable_vec),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_n_0 ),
        .Q(shutdown_required[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_rm_info.shutdown_required_reg[1] 
       (.C(clk),
        .CE(vsm_read_enable_vec),
        .D(\b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1_n_0 ),
        .Q(shutdown_required[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_rm_info.startup_required_reg[0] 
       (.C(clk),
        .CE(vsm_read_enable_vec),
        .D(startup_required_cmb),
        .Q(startup_required),
        .R(1'b0));
  design_1_dfx_controller_0_0_delay__parameterized6_8 \b_rm_info_valid_del.i_rm_info_valid_del 
       (.D(next_state),
        .E(\b_rm_info_valid_del.i_rm_info_valid_del_n_1 ),
        .Q(current_state),
        .\b_rm_info.reset_required_reg[0] (\b_rm_info_valid_del.i_rm_info_valid_del_n_11 ),
        .bs_info_valid_vec(bs_info_valid_vec),
        .clk(clk),
        .\current_state[0]_i_2 (\current_state[3]_i_7_n_0 ),
        .\current_state[1]_i_5 (\current_state[1]_i_12_n_0 ),
        .\current_state[1]_i_5_0 (shutdown_bit_i_3_n_0),
        .\current_state[1]_i_5_1 (\current_state[1]_i_13_n_0 ),
        .\current_state[3]_i_2 (\current_state[3]_i_8_n_0 ),
        .\current_state_reg[0] (\current_state[0]_i_3_n_0 ),
        .\current_state_reg[0]_0 (\current_state[0]_i_4_n_0 ),
        .\current_state_reg[0]_1 (\current_state[0]_i_5_n_0 ),
        .\current_state_reg[0]_2 (\current_state[0]_i_10_n_0 ),
        .\current_state_reg[0]_3 (using_sw_trigger_i_2_n_0),
        .\current_state_reg[0]_4 (\current_state[0]_i_11_n_0 ),
        .\current_state_reg[1] (\current_state[1]_i_3_n_0 ),
        .\current_state_reg[1]_0 (\current_state[1]_i_2_n_0 ),
        .\current_state_reg[1]_1 (\current_state[1]_i_4_n_0 ),
        .\current_state_reg[2] (\current_state[2]_i_3_n_0 ),
        .\current_state_reg[2]_0 (\current_state[2]_i_4_n_0 ),
        .\current_state_reg[3] (rm_reset_i_i_8_n_0),
        .\current_state_reg[3]_0 (shutdown_bit_reg_n_0),
        .\current_state_reg[3]_1 (\current_state[3]_i_3_n_0 ),
        .\current_state_reg[3]_2 (\current_state[3]_i_4_n_0 ),
        .\current_state_reg[3]_3 (\current_state[3]_i_5_n_0 ),
        .\opt_has_pipe.i_pipe[2].pipe_reg[2][0] (\b_rm_info_valid_del.i_rm_info_valid_del_n_2 ),
        .\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 (\b_rm_info_valid_del.i_rm_info_valid_del_n_8 ),
        .reg_write_complete_sw_trigger_reg(reg_write_complete_sw_trigger_reg),
        .reg_write_complete_sw_trigger_reg_reg(\b_rm_info_valid_del.i_rm_info_valid_del_n_10 ),
        .reset(reset),
        .reset_ah(reset_ah),
        .\reset_duration_reg[4] (\b_rm_info_valid_del.i_rm_info_valid_del_n_9 ),
        .\reset_duration_reg[4]_0 (reset_duration[4:0]),
        .rm_info_valid_vec(rm_info_valid_vec),
        .rm_reset_i4(rm_reset_i4),
        .rm_reset_i_reg(in_shutdown),
        .rm_reset_i_reg_0(rm_reset_i_i_2_n_0),
        .rm_reset_i_reg_1(reset_required),
        .rm_reset_i_reg_2(rm_reset_i_reg_0),
        .startup_required(startup_required),
        .sw_trigger_pending_reg(sw_trigger_pending),
        .using_sw_trigger(using_sw_trigger),
        .vsm_VS_0_rm_reset(vsm_VS_0_rm_reset),
        .write_to_sw_trigger_reg_cmb(write_to_sw_trigger_reg_cmb));
  design_1_dfx_controller_0_0_delay__parameterized2_9 \b_start_fetching_all_del.i_start_fetching_all_del 
       (.Q(current_state),
        .clk(clk),
        .in(in[64]),
        .out(rm_id_valid_m1_vec),
        .reg_wdata(reg_wdata[16]),
        .reset_ah(reset_ah),
        .rm_id_from_mem_vec(rm_id_from_mem_vec),
        .start_fetching_all(start_fetching_all),
        .user_restarted_with_status068_out(user_restarted_with_status068_out),
        .\vsm_wdata_reg[16] (\b_start_fetching_all_del.i_start_fetching_all_del_n_2 ));
  design_1_dfx_controller_0_0_delay__parameterized2_10 \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del 
       (.Q(current_state),
        .bad_config_error_flag_reg(bad_config_error_flag_reg_n_0),
        .bad_config_error_i_reg(\b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_0 ),
        .clk(clk),
        .cp0_vs_id(cp0_vs_id),
        .cp_error_flag(cp_error_flag),
        .cp_error_flag_reg(\b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_2 ),
        .cp_error_flag_reg_0(rm_reset_i_reg_0),
        .din(din),
        .fetch_error_flag_reg(\b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_1 ),
        .fetch_error_flag_reg_0(fetch_error_flag_reg_n_0),
        .fetch_error_flag_reg_1(\b_event_error_i_del.i_event_error_i_del_n_2 ),
        .out(\b_rm_id_valid_m1_del.i_rm_id_valid_m1_del_n_0 ),
        .p_0_in(p_0_in),
        .p_3_in(p_3_in),
        .reset_ah(reset_ah),
        .rm_id_valid(rm_id_valid),
        .user_restarted_with_status(user_restarted_with_status));
  design_1_dfx_controller_0_0_delay__parameterized2_11 \b_trigger_table.b_in_shutdown_del.i_in_shutdown_del 
       (.clk(clk),
        .\opt_has_pipe.first_q_reg[0] (\b_trigger_table.b_in_shutdown_del.i_in_shutdown_del_n_0 ),
        .\opt_has_pipe.first_q_reg[0]_0 (in_shutdown),
        .reset_ah(reset_ah),
        .rm_id_from_mem_vec(rm_id_from_mem_vec));
  design_1_dfx_controller_0_0_delay__parameterized2_12 \b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del 
       (.Q(Q[2:1]),
        .axi_write_complete(axi_write_complete),
        .\b_trigger_table.trigger2rm_table_reg_0_1_0_0 (in_shutdown),
        .clk(clk),
        .in_shutdown_d1(in_shutdown_d1),
        .out(axi_read_enable_vec),
        .read_from_trigger_registers_cmb(read_from_trigger_registers_cmb),
        .reset_ah(reset_ah),
        .\vsm_addr_reg[4] (\b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del_n_1 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \b_trigger_table.b_read_from_trigger_registers_edge.d1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(read_from_trigger_registers_cmb),
        .Q(d1),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \b_trigger_table.b_read_from_trigger_registers_edge.start_axi_read_reg 
       (.C(clk),
        .CE(reset),
        .D(start_axi_read039_out),
        .Q(\b_trigger_table.b_read_from_trigger_registers_edge.start_axi_read_reg_n_0 ),
        .R(1'b0));
  design_1_dfx_controller_0_0_delay__parameterized2_13 \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del 
       (.Q({reg_rdata_bs_table_size0_out[30],reg_rdata_bs_table_size0_out[8:6]}),
        .axi_write_complete(axi_write_complete),
        .\b_bs_info.reg_rdata_bs_table_size_reg[30] (\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_2 ),
        .\b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg (\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_3 ),
        .\b_trigger_table.reg_rdata_trigger_table_reg[0] (\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_1 ),
        .clk(clk),
        .\opt_has_pipe.first_q_reg[0] (\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_4 ),
        .\opt_has_pipe.first_q_reg[0]_0 (\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_5 ),
        .\opt_has_pipe.first_q_reg[0]_1 (\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_6 ),
        .\opt_has_pipe.first_q_reg[0]_2 (\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ),
        .\opt_has_pipe.first_q_reg[0]_3 (\b_trigger_table.b_read_from_trigger_registers_edge.start_axi_read_reg_n_0 ),
        .out(reg_read_complete_trigger_table_vec),
        .\reg_rdata_reg[0] (\reg_rdata_reg[0]_0 ),
        .\reg_rdata_reg[0]_0 (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_4 ),
        .\reg_rdata_reg[30] (\reg_rdata_reg[30]_0 ),
        .\reg_rdata_reg[30]_0 (\reg_rdata_reg[30]_1 ),
        .\reg_rdata_reg[30]_1 ({reg_rdata_bs_table_address0_out[30],reg_rdata_bs_table_address0_out[8:6]}),
        .\reg_rdata_reg[6] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_1 ),
        .\reg_rdata_reg[7] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_2 ),
        .\reg_rdata_reg[8] (\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_3 ),
        .reg_rdata_trigger_table(reg_rdata_trigger_table),
        .reset(reset),
        .reset_ah(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg 
       (.C(clk),
        .CE(reset),
        .D(axi_write_complete037_out),
        .Q(axi_write_complete),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \b_trigger_table.b_write_to_trigger_registers_edge.d1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(write_to_trigger_registers_cmb),
        .Q(\b_trigger_table.b_write_to_trigger_registers_edge.d1_reg_0 ),
        .R(reset_ah));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    \b_trigger_table.gen_address_reg.access_address_del[0]_i_1 
       (.I0(sw_trigger_pending),
        .I1(sw_trigger_id),
        .I2(start_fetching_all),
        .I3(\b_trigger_table.gen_address_reg.access_address_del_reg[0]_0 ),
        .I4(Q[0]),
        .I5(\b_trigger_table.gen_address_reg.access_address_del[0]_i_3_n_0 ),
        .O(access_address));
  LUT2 #(
    .INIT(4'h7)) 
    \b_trigger_table.gen_address_reg.access_address_del[0]_i_3 
       (.I0(in_shutdown),
        .I1(vsm_reg_tvalid),
        .O(\b_trigger_table.gen_address_reg.access_address_del[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \b_trigger_table.gen_address_reg.access_address_del_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(access_address),
        .Q(\b_trigger_table.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_trigger_table.reg_rdata_trigger_table_reg[0] 
       (.C(clk),
        .CE(axi_read_enable_vec),
        .D(\b_trigger_table.b_in_shutdown_del.i_in_shutdown_del_n_0 ),
        .Q(reg_rdata_trigger_table),
        .R(1'b0));
  (* RTL_RAM_BITS = "2" *) 
  (* RTL_RAM_NAME = "i_vsm_VS_0/b_trigger_table.trigger2rm_table" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    \b_trigger_table.trigger2rm_table_reg_0_1_0_0 
       (.A0(\b_trigger_table.gen_address_reg.access_address_del_reg_n_0_[0] ),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(reg_wdata[0]),
        .O(rm_id_from_mem_vec),
        .WCLK(clk),
        .WE(\b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    bad_config_error_flag_reg
       (.C(clk),
        .CE(1'b1),
        .D(\b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_0 ),
        .Q(bad_config_error_flag_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cp_error_flag_reg
       (.C(clk),
        .CE(1'b1),
        .D(\b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_2 ),
        .Q(cp_error_flag),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002AAAAFFFFFFFF)) 
    \current_state[0]_i_10 
       (.I0(current_state[0]),
        .I1(shutdown_bit_reg_n_0),
        .I2(reset_required__0),
        .I3(reset_required),
        .I4(sw_startup_req_i_i_3_n_0),
        .I5(current_state[1]),
        .O(\current_state[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    \current_state[0]_i_11 
       (.I0(shutdown_bit_i_4_n_0),
        .I1(shutdown_bit_reg_n_0),
        .I2(reset_required__0),
        .I3(reset_required),
        .I4(startup_required),
        .O(\current_state[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000A200AAAAAAAA)) 
    \current_state[0]_i_3 
       (.I0(\current_state[0]_i_8_n_0 ),
        .I1(shutdown_bit_reg_n_0),
        .I2(full_flag_reg_n_0),
        .I3(reset),
        .I4(current_state[0]),
        .I5(\current_state[0]_i_9_n_0 ),
        .O(\current_state[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \current_state[0]_i_4 
       (.I0(current_state[1]),
        .I1(current_state[2]),
        .O(\current_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBBBBBBBBB)) 
    \current_state[0]_i_5 
       (.I0(vsm_VS_0_rm_shutdown_ack),
        .I1(current_state[0]),
        .I2(sw_ok_to_proceed_d1),
        .I3(sw_ok_to_proceed_d0),
        .I4(shutdown_required[1]),
        .I5(shutdown_required[0]),
        .O(\current_state[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \current_state[0]_i_8 
       (.I0(current_state[1]),
        .I1(current_state[2]),
        .O(\current_state[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFDFFFDDDDDDDD)) 
    \current_state[0]_i_9 
       (.I0(current_state[0]),
        .I1(shutdown_bit_reg_n_0),
        .I2(full_flag_reg_n_0),
        .I3(shutdown_required[0]),
        .I4(shutdown_required[1]),
        .I5(sw_trigger_pending),
        .O(\current_state[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \current_state[1]_i_10 
       (.I0(shutdown_bit_reg_n_0),
        .I1(reset_required__0),
        .I2(reset_required),
        .O(\current_state[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \current_state[1]_i_12 
       (.I0(startup_required),
        .I1(reset_required),
        .I2(reset_required__0),
        .I3(shutdown_bit_reg_n_0),
        .O(\current_state[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \current_state[1]_i_13 
       (.I0(user_restarted_with_status),
        .I1(full_flag_reg_n_0),
        .O(\current_state[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAABAAABAA)) 
    \current_state[1]_i_2 
       (.I0(current_state[3]),
        .I1(\current_state[2]_i_8_n_0 ),
        .I2(\current_state[1]_i_6_n_0 ),
        .I3(\current_state[1]_i_7_n_0 ),
        .I4(sw_trigger_pending),
        .I5(\current_state[1]_i_8_n_0 ),
        .O(\current_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \current_state[1]_i_3 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(\current_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55DD55FD55DD55DD)) 
    \current_state[1]_i_4 
       (.I0(current_state[1]),
        .I1(\current_state[1]_i_9_n_0 ),
        .I2(shutdown_bit_i_4_n_0),
        .I3(\current_state[1]_i_10_n_0 ),
        .I4(startup_required),
        .I5(using_sw_trigger_i_2_n_0),
        .O(\current_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFBF)) 
    \current_state[1]_i_6 
       (.I0(current_state[2]),
        .I1(reset),
        .I2(shutdown_bit_reg_n_0),
        .I3(full_flag_reg_n_0),
        .I4(current_state[1]),
        .I5(current_state[0]),
        .O(\current_state[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \current_state[1]_i_7 
       (.I0(shutdown_bit_reg_n_0),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .O(\current_state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \current_state[1]_i_8 
       (.I0(full_flag_reg_n_0),
        .I1(shutdown_required[0]),
        .I2(shutdown_required[1]),
        .O(\current_state[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \current_state[1]_i_9 
       (.I0(sw_ok_to_proceed_d0),
        .I1(sw_ok_to_proceed_d1),
        .I2(current_state[0]),
        .O(\current_state[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h7770707000000000)) 
    \current_state[2]_i_3 
       (.I0(\current_state[2]_i_5_n_0 ),
        .I1(sw_startup_req_i_i_3_n_0),
        .I2(\current_state[2]_i_6_n_0 ),
        .I3(shutdown_bit_i_4_n_0),
        .I4(startup_required),
        .I5(current_state[2]),
        .O(\current_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8AAAAAA)) 
    \current_state[2]_i_4 
       (.I0(\current_state[2]_i_7_n_0 ),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .I3(full_flag_reg_n_0),
        .I4(reset),
        .I5(\current_state[2]_i_8_n_0 ),
        .O(\current_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \current_state[2]_i_5 
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(\current_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFF7577)) 
    \current_state[2]_i_6 
       (.I0(current_state[1]),
        .I1(bad_config_error_flag_reg_n_0),
        .I2(cp0_vs_id),
        .I3(p_4_in),
        .I4(current_state[0]),
        .O(\current_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE0FF)) 
    \current_state[2]_i_7 
       (.I0(shutdown_required[1]),
        .I1(shutdown_required[0]),
        .I2(full_flag_reg_n_0),
        .I3(sw_trigger_pending),
        .I4(shutdown_bit_reg_n_0),
        .I5(\current_state[1]_i_3_n_0 ),
        .O(\current_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8A3F00008A000000)) 
    \current_state[2]_i_8 
       (.I0(vsm_VS_0_rm_shutdown_ack),
        .I1(shutdown_required[0]),
        .I2(shutdown_required[1]),
        .I3(current_state[0]),
        .I4(current_state[1]),
        .I5(sw_shutdown_req_i_i_4_n_0),
        .O(\current_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000CEC0)) 
    \current_state[3]_i_3 
       (.I0(full_flag_reg_n_0),
        .I1(shutdown_bit_reg_n_0),
        .I2(current_state[0]),
        .I3(reset),
        .I4(current_state[1]),
        .I5(current_state[2]),
        .O(\current_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF070F000FF77FF77)) 
    \current_state[3]_i_4 
       (.I0(sw_startup_req_i_i_3_n_0),
        .I1(current_state[0]),
        .I2(shutdown_bit_i_4_n_0),
        .I3(\current_state[3]_i_7_n_0 ),
        .I4(startup_required),
        .I5(using_sw_trigger_i_2_n_0),
        .O(\current_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000044444440444)) 
    \current_state[3]_i_5 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(full_flag_reg_n_0),
        .I3(user_restarted_with_status),
        .I4(shutdown_bit_reg_n_0),
        .I5(current_state[3]),
        .O(\current_state[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \current_state[3]_i_7 
       (.I0(shutdown_bit_reg_n_0),
        .I1(reset_required__0),
        .I2(reset_required),
        .O(\current_state[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \current_state[3]_i_8 
       (.I0(startup_required),
        .I1(reset_required),
        .I2(reset_required__0),
        .I3(shutdown_bit_reg_n_0),
        .O(\current_state[3]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(current_state[0]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(current_state[1]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state[2]),
        .Q(current_state[2]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(next_state[3]),
        .Q(current_state[3]),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    fetch_error_flag_reg
       (.C(clk),
        .CE(1'b1),
        .D(\b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_1 ),
        .Q(fetch_error_flag_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    fetch_req_reg
       (.C(clk),
        .CE(1'b1),
        .D(rm_reset_i4),
        .Q(vsm_VS_0_fetch_req),
        .R(reset_ah));
  LUT6 #(
    .INIT(64'hAAC0AAFFAAC0AA00)) 
    full_flag_i_1
       (.I0(reg_wdata[8]),
        .I1(shutdown_bit_i_4_n_0),
        .I2(full_flag_i_2_n_0),
        .I3(user_restarted_with_status068_out),
        .I4(\b_event_error_i_del.i_event_error_i_del_n_1 ),
        .I5(full_flag_reg_n_0),
        .O(full_flag_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    full_flag_i_2
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(current_state[2]),
        .I3(current_state[3]),
        .I4(cp0_vs_id),
        .I5(p_4_in),
        .O(full_flag_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_flag_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_flag_i_1_n_0),
        .Q(full_flag_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7377777733333333)) 
    in_post_reset_startup_i_1
       (.I0(in_post_reset_startup_i_2_n_0),
        .I1(reset),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(in_post_reset_startup_i_3_n_0),
        .I5(in_post_reset_startup),
        .O(in_post_reset_startup_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001010001)) 
    in_post_reset_startup_i_2
       (.I0(\current_state[1]_i_3_n_0 ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(user_restarted_with_status),
        .I4(full_flag_reg_n_0),
        .I5(in_shutdown),
        .O(in_post_reset_startup_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    in_post_reset_startup_i_3
       (.I0(current_state[3]),
        .I1(current_state[0]),
        .O(in_post_reset_startup_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    in_post_reset_startup_reg
       (.C(clk),
        .CE(1'b1),
        .D(in_post_reset_startup_i_1_n_0),
        .Q(in_post_reset_startup),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    in_shutdown_d1_i_1
       (.I0(in_shutdown),
        .I1(reset),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(current_state[3]),
        .O(in_shutdown_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_shutdown_d1_reg
       (.C(clk),
        .CE(1'b1),
        .D(in_shutdown_d1_i_1_n_0),
        .Q(in_shutdown_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    in_shutdown_i_1
       (.I0(shutdown_bit_reg_n_0),
        .I1(reset),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(current_state[3]),
        .O(in_shutdown_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_shutdown_reg
       (.C(clk),
        .CE(1'b1),
        .D(in_shutdown_i_1_n_0),
        .Q(in_shutdown),
        .R(1'b0));
  FDRE \reg_rdata_reg[0] 
       (.C(clk),
        .CE(reset),
        .D(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_1 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \reg_rdata_reg[10] 
       (.C(clk),
        .CE(reset),
        .D(\reg_rdata_reg[10]_0 ),
        .Q(D[10]),
        .R(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ));
  FDRE \reg_rdata_reg[11] 
       (.C(clk),
        .CE(reset),
        .D(\reg_rdata_reg[11]_0 ),
        .Q(D[11]),
        .R(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ));
  FDRE \reg_rdata_reg[12] 
       (.C(clk),
        .CE(reset),
        .D(\reg_rdata_reg[12]_0 ),
        .Q(D[12]),
        .R(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ));
  FDRE \reg_rdata_reg[13] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_10 ),
        .Q(D[13]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[14] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_11 ),
        .Q(D[14]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[15] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12 ),
        .Q(D[15]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[16] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_13 ),
        .Q(D[16]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[17] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_14 ),
        .Q(D[17]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[18] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_15 ),
        .Q(D[18]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[19] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_16 ),
        .Q(D[19]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[1] 
       (.C(clk),
        .CE(reset),
        .D(\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_6 ),
        .Q(D[1]),
        .R(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ));
  FDRE \reg_rdata_reg[20] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_17 ),
        .Q(D[20]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[21] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_18 ),
        .Q(D[21]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[22] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_19 ),
        .Q(D[22]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[23] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_20 ),
        .Q(D[23]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[24] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_21 ),
        .Q(D[24]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[25] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_22 ),
        .Q(D[25]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[26] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_23 ),
        .Q(D[26]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[27] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_24 ),
        .Q(D[27]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[28] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_25 ),
        .Q(D[28]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[29] 
       (.C(clk),
        .CE(reset),
        .D(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_26 ),
        .Q(D[29]),
        .R(\b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ));
  FDRE \reg_rdata_reg[2] 
       (.C(clk),
        .CE(reset),
        .D(\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_7 ),
        .Q(D[2]),
        .R(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ));
  FDRE \reg_rdata_reg[30] 
       (.C(clk),
        .CE(reset),
        .D(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_2 ),
        .Q(D[30]),
        .R(1'b0));
  FDRE \reg_rdata_reg[31] 
       (.C(clk),
        .CE(reset),
        .D(\reg_rdata_reg[31]_0 ),
        .Q(D[31]),
        .R(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ));
  FDRE \reg_rdata_reg[3] 
       (.C(clk),
        .CE(reset),
        .D(\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_8 ),
        .Q(D[3]),
        .R(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ));
  FDRE \reg_rdata_reg[4] 
       (.C(clk),
        .CE(reset),
        .D(\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_9 ),
        .Q(D[4]),
        .R(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ));
  FDRE \reg_rdata_reg[5] 
       (.C(clk),
        .CE(reset),
        .D(\b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_10 ),
        .Q(D[5]),
        .R(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ));
  FDRE \reg_rdata_reg[6] 
       (.C(clk),
        .CE(reset),
        .D(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_6 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \reg_rdata_reg[7] 
       (.C(clk),
        .CE(reset),
        .D(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_5 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \reg_rdata_reg[8] 
       (.C(clk),
        .CE(reset),
        .D(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_4 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \reg_rdata_reg[9] 
       (.C(clk),
        .CE(reset),
        .D(\reg_rdata_reg[9]_0 ),
        .Q(D[9]),
        .R(\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7 ));
  FDRE reg_tready_d1_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_tready_d0),
        .Q(reg_tready_d1),
        .R(reset_ah));
  LUT2 #(
    .INIT(4'h1)) 
    reg_tready_i_i_1
       (.I0(reg_tready_d1),
        .I1(reg_tready_i_reg_0),
        .O(reg_tready_i0));
  FDRE #(
    .INIT(1'b0)) 
    reg_tready_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(reg_tready_i0),
        .Q(vsm_reg_tready),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    reg_write_complete_ctrl_reg_reg
       (.C(clk),
        .CE(reset),
        .D(s_axis_ctrl_tready_i1),
        .Q(reg_write_complete_ctrl_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    reg_write_complete_sw_trigger_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(write_to_sw_trigger_reg_cmb),
        .Q(reg_write_complete_sw_trigger_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reset_duration[5]_i_3 
       (.I0(reset_duration[4]),
        .I1(reset_duration[2]),
        .I2(reset_duration[0]),
        .I3(reset_duration[1]),
        .I4(reset_duration[3]),
        .O(\reset_duration[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \reset_duration[7]_i_3 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(current_state[2]),
        .I3(current_state[3]),
        .O(\reset_duration[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reset_duration[7]_i_5 
       (.I0(reset_duration[5]),
        .I1(reset_duration[3]),
        .I2(reset_duration[1]),
        .I3(reset_duration[0]),
        .I4(reset_duration[2]),
        .I5(reset_duration[4]),
        .O(\reset_duration[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \reset_duration_reg[0] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_2 ),
        .D(\b_rm_id_valid_del.i_rm_id_valid_del_n_8 ),
        .Q(reset_duration[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_reg[1] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_2 ),
        .D(\b_rm_id_valid_del.i_rm_id_valid_del_n_7 ),
        .Q(reset_duration[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_reg[2] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_2 ),
        .D(\b_rm_id_valid_del.i_rm_id_valid_del_n_6 ),
        .Q(reset_duration[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_reg[3] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_2 ),
        .D(\b_rm_id_valid_del.i_rm_id_valid_del_n_5 ),
        .Q(reset_duration[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_reg[4] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_2 ),
        .D(\b_rm_id_valid_del.i_rm_id_valid_del_n_4 ),
        .Q(reset_duration[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_reg[5] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_2 ),
        .D(\b_rm_id_valid_del.i_rm_id_valid_del_n_3 ),
        .Q(reset_duration[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_reg[6] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_2 ),
        .D(\b_rm_id_valid_del.i_rm_id_valid_del_n_2 ),
        .Q(reset_duration[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_reg[7] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_2 ),
        .D(\b_rm_id_valid_del.i_rm_id_valid_del_n_1 ),
        .Q(reset_duration[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \reset_duration_stored[0]_i_1 
       (.I0(reset_duration[0]),
        .O(minusOp));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reset_duration_stored[1]_i_1 
       (.I0(reset_duration[1]),
        .I1(reset_duration[0]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \reset_duration_stored[2]_i_1 
       (.I0(reset_duration[2]),
        .I1(reset_duration[0]),
        .I2(reset_duration[1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reset_duration_stored[3]_i_1 
       (.I0(reset_duration[3]),
        .I1(reset_duration[2]),
        .I2(reset_duration[1]),
        .I3(reset_duration[0]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \reset_duration_stored[4]_i_1 
       (.I0(reset_duration[4]),
        .I1(reset_duration[3]),
        .I2(reset_duration[0]),
        .I3(reset_duration[1]),
        .I4(reset_duration[2]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \reset_duration_stored[5]_i_1 
       (.I0(reset_duration[5]),
        .I1(reset_duration[2]),
        .I2(reset_duration[1]),
        .I3(reset_duration[0]),
        .I4(reset_duration[3]),
        .I5(reset_duration[4]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \reset_duration_stored[6]_i_1 
       (.I0(reset_duration[6]),
        .I1(\reset_duration_stored[7]_i_3_n_0 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reset_duration_stored[7]_i_2 
       (.I0(\reset_duration_stored[7]_i_3_n_0 ),
        .I1(reset_duration[6]),
        .I2(reset_duration[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \reset_duration_stored[7]_i_3 
       (.I0(reset_duration[5]),
        .I1(reset_duration[2]),
        .I2(reset_duration[1]),
        .I3(reset_duration[0]),
        .I4(reset_duration[3]),
        .I5(reset_duration[4]),
        .O(\reset_duration_stored[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \reset_duration_stored_reg[0] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_1 ),
        .D(minusOp),
        .Q(reset_duration_stored__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_stored_reg[1] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_1 ),
        .D(plusOp[1]),
        .Q(reset_duration_stored__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_stored_reg[2] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_1 ),
        .D(plusOp[2]),
        .Q(reset_duration_stored__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_stored_reg[3] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_1 ),
        .D(plusOp[3]),
        .Q(reset_duration_stored__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_stored_reg[4] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_1 ),
        .D(plusOp[4]),
        .Q(reset_duration_stored__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_stored_reg[5] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_1 ),
        .D(plusOp[5]),
        .Q(reset_duration_stored__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_stored_reg[6] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_1 ),
        .D(plusOp[6]),
        .Q(reset_duration_stored__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_duration_stored_reg[7] 
       (.C(clk),
        .CE(\b_rm_info_valid_del.i_rm_info_valid_del_n_1 ),
        .D(plusOp[7]),
        .Q(reset_duration_stored__0[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEE22FE020000FFFF)) 
    rm_decouple_i_i_1
       (.I0(vsm_VS_0_rm_decouple),
        .I1(rm_decouple_i_reg_0),
        .I2(user_restarted_with_status),
        .I3(rm_decouple_i_i_3_n_0),
        .I4(full_flag_reg_n_0),
        .I5(reset),
        .O(rm_decouple_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h88888B88BBBBBBBB)) 
    rm_decouple_i_i_3
       (.I0(reg_wdata[9]),
        .I1(rm_reset_i_reg_0),
        .I2(in_post_reset_startup),
        .I3(current_state[2]),
        .I4(current_state[3]),
        .I5(full_flag_reg_n_0),
        .O(rm_decouple_i_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    rm_decouple_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(rm_decouple_i_i_1_n_0),
        .Q(vsm_VS_0_rm_decouple),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rm_id_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\b_start_fetching_all_del.i_start_fetching_all_del_n_2 ),
        .Q(in[64]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8BB88B)) 
    rm_reset_i_i_2
       (.I0(reg_wdata[12]),
        .I1(rm_reset_i_reg_0),
        .I2(reset_required),
        .I3(in_post_reset_startup_i_3_n_0),
        .I4(current_state[1]),
        .I5(current_state[2]),
        .O(rm_reset_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rm_reset_i_i_8
       (.I0(reset_duration[7]),
        .I1(\reset_duration[7]_i_5_n_0 ),
        .I2(reset_duration[6]),
        .O(rm_reset_i_i_8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    rm_reset_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(\b_rm_info_valid_del.i_rm_info_valid_del_n_11 ),
        .Q(vsm_VS_0_rm_reset),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0200)) 
    rm_shutdown_req_i_i_1
       (.I0(vsm_VS_0_rm_shutdown_req),
        .I1(user_restarted_with_status),
        .I2(rm_shutdown_req_i_i_2_n_0),
        .I3(rm_shutdown_req_i_reg_0),
        .I4(rm_shutdown_req_i),
        .I5(rm_decouple_i11_out),
        .O(rm_shutdown_req_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0005140055555555)) 
    rm_shutdown_req_i_i_2
       (.I0(in_shutdown),
        .I1(current_state[1]),
        .I2(current_state[2]),
        .I3(current_state[3]),
        .I4(current_state[0]),
        .I5(full_flag_reg_n_0),
        .O(rm_shutdown_req_i_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFC777433307774)) 
    rm_shutdown_req_i_i_4
       (.I0(rm_shutdown_req_i_i_6_n_0),
        .I1(reset),
        .I2(shutdown_required[0]),
        .I3(shutdown_required[1]),
        .I4(rm_reset_i_reg_0),
        .I5(reg_wdata[8]),
        .O(rm_shutdown_req_i));
  LUT2 #(
    .INIT(4'h1)) 
    rm_shutdown_req_i_i_5
       (.I0(reset),
        .I1(full_flag_reg_n_0),
        .O(rm_decouple_i11_out));
  LUT6 #(
    .INIT(64'hFFFF0000EFFF0000)) 
    rm_shutdown_req_i_i_6
       (.I0(current_state[2]),
        .I1(current_state[3]),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .I4(full_flag_reg_n_0),
        .I5(user_restarted_with_status),
        .O(rm_shutdown_req_i_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rm_shutdown_req_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(rm_shutdown_req_i_i_1_n_0),
        .Q(vsm_VS_0_rm_shutdown_req),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF5555FFFF0040)) 
    shutdown_bit_i_1
       (.I0(shutdown_bit_reg_0),
        .I1(shutdown_bit_i_3_n_0),
        .I2(\b_event_error_i_del.i_event_error_i_del_n_2 ),
        .I3(shutdown_bit_i_4_n_0),
        .I4(shutdown_bit_reg_1),
        .I5(shutdown_bit_reg_n_0),
        .O(shutdown_bit_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    shutdown_bit_i_3
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .O(shutdown_bit_i_3_n_0));
  LUT4 #(
    .INIT(16'h0051)) 
    shutdown_bit_i_4
       (.I0(bad_config_error_flag_reg_n_0),
        .I1(p_3_in),
        .I2(cp0_vs_id),
        .I3(fetch_error_flag_reg_n_0),
        .O(shutdown_bit_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    shutdown_bit_reg
       (.C(clk),
        .CE(1'b1),
        .D(shutdown_bit_i_1_n_0),
        .Q(shutdown_bit_reg_n_0),
        .R(reset_ah));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \status_encoded_field[0]_i_1 
       (.I0(vsm_VS_0_rm_shutdown_ack),
        .I1(in_shutdown),
        .I2(\status_encoded_field[0]_i_2_n_0 ),
        .O(\status_encoded_field[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hEDA94400)) 
    \status_encoded_field[0]_i_2 
       (.I0(current_state[3]),
        .I1(current_state[1]),
        .I2(current_state[2]),
        .I3(current_state[0]),
        .I4(full_flag_reg_n_0),
        .O(\status_encoded_field[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5050515500000150)) 
    \status_encoded_field[1]_i_1 
       (.I0(in_shutdown),
        .I1(current_state[0]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(full_flag_reg_n_0),
        .O(\status_encoded_field[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h0000ACBE)) 
    \status_encoded_field[2]_i_1 
       (.I0(full_flag_reg_n_0),
        .I1(current_state[2]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(in_shutdown),
        .O(\status_encoded_field[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \status_encoded_field_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\status_encoded_field[0]_i_1_n_0 ),
        .Q(\status_encoded_field_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \status_encoded_field_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\status_encoded_field[1]_i_1_n_0 ),
        .Q(\status_encoded_field_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \status_encoded_field_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\status_encoded_field[2]_i_1_n_0 ),
        .Q(\status_encoded_field_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFBAFF00)) 
    \status_error_field[0]_i_1 
       (.I0(cp_error_flag),
        .I1(cp0_vs_id),
        .I2(p_3_in),
        .I3(bad_config_error_flag_reg_n_0),
        .I4(fetch_error_flag_reg_n_0),
        .O(\status_error_field[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \status_error_field[1]_i_1 
       (.I0(bad_config_error_flag_reg_n_0),
        .I1(fetch_error_flag_reg_n_0),
        .I2(cp_error_flag),
        .I3(cp0_vs_id),
        .I4(p_3_in),
        .O(\status_error_field[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFFFFF400)) 
    \status_error_field[2]_i_1 
       (.I0(cp0_vs_id),
        .I1(p_3_in),
        .I2(cp_error_flag),
        .I3(bad_config_error_flag_reg_n_0),
        .I4(fetch_error_flag_reg_n_0),
        .O(\status_error_field[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hAAAA8A88)) 
    \status_error_field[3]_i_1 
       (.I0(bad_config_error_flag_reg_n_0),
        .I1(fetch_error_flag_reg_n_0),
        .I2(cp0_vs_id),
        .I3(p_3_in),
        .I4(cp_error_flag),
        .O(\status_error_field[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \status_error_field_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\status_error_field[0]_i_1_n_0 ),
        .Q(\status_error_field_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \status_error_field_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\status_error_field[1]_i_1_n_0 ),
        .Q(\status_error_field_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \status_error_field_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\status_error_field[2]_i_1_n_0 ),
        .Q(\status_error_field_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \status_error_field_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\status_error_field[3]_i_1_n_0 ),
        .Q(\status_error_field_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \status_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(in_shutdown),
        .Q(\status_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sw_ok_to_proceed_d0_reg
       (.C(clk),
        .CE(1'b1),
        .D(sw_ok_to_proceed_d00),
        .Q(sw_ok_to_proceed_d0),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    sw_ok_to_proceed_d1_reg
       (.C(clk),
        .CE(1'b1),
        .D(sw_ok_to_proceed_d0),
        .Q(sw_ok_to_proceed_d1),
        .R(reset_ah));
  LUT6 #(
    .INIT(64'hAAFF0C0CAA000C0C)) 
    sw_shutdown_req_i_i_2
       (.I0(reg_wdata[10]),
        .I1(sw_shutdown_req_i_i_3_n_0),
        .I2(sw_shutdown_req_i_i_4_n_0),
        .I3(rm_reset_i_reg_0),
        .I4(in_shutdown),
        .I5(vsm_VS_0_sw_shutdown_req),
        .O(sw_shutdown_req_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    sw_shutdown_req_i_i_3
       (.I0(current_state[1]),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[0]),
        .O(sw_shutdown_req_i_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sw_shutdown_req_i_i_4
       (.I0(sw_ok_to_proceed_d0),
        .I1(sw_ok_to_proceed_d1),
        .O(sw_shutdown_req_i_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sw_shutdown_req_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(sw_shutdown_req_i_i_2_n_0),
        .Q(vsm_VS_0_sw_shutdown_req),
        .R(reset_ah));
  LUT6 #(
    .INIT(64'hAAFFAA0CAA00AA0C)) 
    sw_startup_req_i_i_1
       (.I0(reg_wdata[11]),
        .I1(sw_startup_req_i_i_2_n_0),
        .I2(sw_startup_req_i_i_3_n_0),
        .I3(rm_reset_i_reg_0),
        .I4(in_shutdown),
        .I5(vsm_VS_0_sw_startup_req),
        .O(sw_startup_req_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    sw_startup_req_i_i_2
       (.I0(current_state[3]),
        .I1(current_state[2]),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .O(sw_startup_req_i_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sw_startup_req_i_i_3
       (.I0(sw_ok_to_proceed_d1),
        .I1(sw_ok_to_proceed_d0),
        .O(sw_startup_req_i_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sw_startup_req_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(sw_startup_req_i_i_1_n_0),
        .Q(vsm_VS_0_sw_startup_req),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \sw_trigger_id_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sw_trigger_id_reg[0]_0 ),
        .Q(sw_trigger_id),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sw_trigger_pending_reg
       (.C(clk),
        .CE(1'b1),
        .D(\b_rm_info_valid_del.i_rm_info_valid_del_n_10 ),
        .Q(sw_trigger_pending),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    user_restarted_with_status_reg
       (.C(clk),
        .CE(1'b1),
        .D(user_restarted_with_status068_out),
        .Q(user_restarted_with_status),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0FFFFFFF02020000)) 
    using_sw_trigger_i_1
       (.I0(sw_trigger_pending),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .I3(using_sw_trigger_i_2_n_0),
        .I4(\b_event_error_i_del.i_event_error_i_del_n_2 ),
        .I5(using_sw_trigger),
        .O(using_sw_trigger_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h5504)) 
    using_sw_trigger_i_2
       (.I0(current_state[0]),
        .I1(p_4_in),
        .I2(cp0_vs_id),
        .I3(bad_config_error_flag_reg_n_0),
        .O(using_sw_trigger_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    using_sw_trigger_reg
       (.C(clk),
        .CE(1'b1),
        .D(using_sw_trigger_i_1_n_0),
        .Q(using_sw_trigger),
        .R(reset_ah));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_dma
   (out,
    sig_m_valid_out_reg,
    m_axi_mem_arsize,
    m_axi_mem_arburst,
    m_axi_mem_arvalid,
    din,
    s_axis_mm2s_cmd_tready,
    first_word_seen_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    m_axi_mem_rready,
    sig_last_reg_out_reg,
    m_axi_mem_araddr,
    m_axi_mem_arlen,
    reset,
    clk,
    E,
    sig_m_valid_out_reg_0,
    first_word_seen_reg_0,
    first_word_seen_reg_1,
    full,
    wr_rst_busy,
    cmd_avail,
    m_axi_mem_rlast,
    m_axi_mem_rvalid,
    m_axi_mem_rresp,
    m_axi_mem_rdata,
    m_axi_mem_arready,
    D);
  output out;
  output sig_m_valid_out_reg;
  output [0:0]m_axi_mem_arsize;
  output [0:0]m_axi_mem_arburst;
  output m_axi_mem_arvalid;
  output [33:0]din;
  output s_axis_mm2s_cmd_tready;
  output first_word_seen_reg;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output m_axi_mem_rready;
  output sig_last_reg_out_reg;
  output [31:0]m_axi_mem_araddr;
  output [7:0]m_axi_mem_arlen;
  input reset;
  input clk;
  input [0:0]E;
  input sig_m_valid_out_reg_0;
  input first_word_seen_reg_0;
  input first_word_seen_reg_1;
  input full;
  input wr_rst_busy;
  input cmd_avail;
  input m_axi_mem_rlast;
  input m_axi_mem_rvalid;
  input [0:0]m_axi_mem_rresp;
  input [31:0]m_axi_mem_rdata;
  input m_axi_mem_arready;
  input [55:0]D;

  wire [55:0]D;
  wire [0:0]E;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire clk;
  wire cmd_avail;
  wire [33:0]din;
  wire first_word_seen_reg;
  wire first_word_seen_reg_0;
  wire first_word_seen_reg_1;
  wire full;
  wire [31:0]m_axi_mem_araddr;
  wire [0:0]m_axi_mem_arburst;
  wire [7:0]m_axi_mem_arlen;
  wire m_axi_mem_arready;
  wire [0:0]m_axi_mem_arsize;
  wire m_axi_mem_arvalid;
  wire [31:0]m_axi_mem_rdata;
  wire m_axi_mem_rlast;
  wire m_axi_mem_rready;
  wire [0:0]m_axi_mem_rresp;
  wire m_axi_mem_rvalid;
  wire out;
  wire reset;
  wire s_axis_mm2s_cmd_tready;
  wire sig_last_reg_out_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire wr_rst_busy;

  design_1_dfx_controller_0_0_dfx_controller_dma_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.D(D),
        .E(E),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .clk(clk),
        .cmd_avail(cmd_avail),
        .din(din),
        .first_word_seen_reg(first_word_seen_reg),
        .first_word_seen_reg_0(first_word_seen_reg_0),
        .first_word_seen_reg_1(first_word_seen_reg_1),
        .full(full),
        .m_axi_mem_araddr(m_axi_mem_araddr),
        .m_axi_mem_arburst(m_axi_mem_arburst),
        .m_axi_mem_arlen(m_axi_mem_arlen),
        .m_axi_mem_arready(m_axi_mem_arready),
        .m_axi_mem_arsize(m_axi_mem_arsize),
        .m_axi_mem_arvalid(m_axi_mem_arvalid),
        .m_axi_mem_rdata(m_axi_mem_rdata),
        .m_axi_mem_rlast(m_axi_mem_rlast),
        .m_axi_mem_rready(m_axi_mem_rready),
        .m_axi_mem_rresp(m_axi_mem_rresp),
        .m_axi_mem_rvalid(m_axi_mem_rvalid),
        .out(out),
        .reset(reset),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .wr_rst_busy(wr_rst_busy));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_dma_addr_cntl
   (out,
    FIFO_Full_reg,
    m_axi_mem_arsize,
    m_axi_mem_arburst,
    m_axi_mem_arvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    m_axi_mem_araddr,
    m_axi_mem_arlen,
    SR,
    clk,
    sig_init_done_reg,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mem_arready,
    in);
  output out;
  output FIFO_Full_reg;
  output [0:0]m_axi_mem_arsize;
  output [0:0]m_axi_mem_arburst;
  output m_axi_mem_arvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output [31:0]m_axi_mem_araddr;
  output [7:0]m_axi_mem_arlen;
  input [0:0]SR;
  input clk;
  input sig_init_done_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mem_arready;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ;
  wire [0:0]SR;
  wire clk;
  wire [41:0]in;
  wire [31:0]m_axi_mem_araddr;
  wire [0:0]m_axi_mem_arburst;
  wire [7:0]m_axi_mem_arlen;
  wire m_axi_mem_arready;
  wire [0:0]m_axi_mem_arsize;
  wire m_axi_mem_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;

  assign out = sig_posted_to_axi;
  design_1_dfx_controller_0_0_dfx_controller_dma_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49 ),
        .SR(SR),
        .clk(clk),
        .in(in),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45],sig_aq_fifo_data_out[43:4]}),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(m_axi_mem_arvalid),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mem_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_mem_araddr[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_mem_araddr[10]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_mem_araddr[11]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_mem_araddr[12]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_mem_araddr[13]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_mem_araddr[14]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_mem_araddr[15]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_mem_araddr[16]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_mem_araddr[17]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_mem_araddr[18]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_mem_araddr[19]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_mem_araddr[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_mem_araddr[20]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_mem_araddr[21]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_mem_araddr[22]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_mem_araddr[23]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_mem_araddr[24]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_mem_araddr[25]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_mem_araddr[26]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_mem_araddr[27]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_mem_araddr[28]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_mem_araddr[29]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_mem_araddr[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_mem_araddr[30]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_mem_araddr[31]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_mem_araddr[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_mem_araddr[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_mem_araddr[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_mem_araddr[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_mem_araddr[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_mem_araddr[8]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_mem_araddr[9]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_mem_arburst),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_mem_arlen[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_mem_arlen[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_mem_arlen[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_mem_arlen[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[40]),
        .Q(m_axi_mem_arlen[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[41]),
        .Q(m_axi_mem_arlen[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[6] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[42]),
        .Q(m_axi_mem_arlen[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[7] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[43]),
        .Q(m_axi_mem_arlen[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(clk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_mem_arsize),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_dma_cmd_status
   (sig_reset_reg,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    sig_stat2rsc_status_ready,
    E,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    sig_calc_error_reg_reg,
    Q,
    SR,
    clk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    cmd_avail,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done_0,
    sig_init_done_1,
    sig_rsc2stat_status_valid,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    sig_calc_error_reg_reg_2,
    sig_calc_error_reg_reg_3,
    sig_push_input_reg11_out,
    in,
    sig_regfifo_empty_reg0,
    D);
  output sig_reset_reg;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output sig_stat2rsc_status_ready;
  output [0:0]E;
  output sig_init_reg2_reg;
  output sig_init_reg2_reg_0;
  output sig_calc_error_reg_reg;
  output [56:0]Q;
  input [0:0]SR;
  input clk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input cmd_avail;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_rsc2stat_status_valid;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input sig_calc_error_reg_reg_2;
  input sig_calc_error_reg_reg_3;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input sig_regfifo_empty_reg0;
  input [55:0]D;

  wire [55:0]D;
  wire [0:0]E;
  wire I_CMD_FIFO_n_5;
  wire [56:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire clk;
  wire cmd_avail;
  wire [0:0]in;
  wire s_axis_mm2s_cmd_tready;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_calc_error_reg_reg_2;
  wire sig_calc_error_reg_reg_3;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_push_input_reg11_out;
  wire sig_regfifo_empty_reg0;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  design_1_dfx_controller_0_0_dfx_controller_dma_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.SR(SR),
        .clk(clk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done_2),
        .sig_init_done_reg_0(I_CMD_FIFO_n_5),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_dfx_controller_0_0_dfx_controller_dma_fifo I_CMD_FIFO
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .clk(clk),
        .cmd_avail(cmd_avail),
        .in(in),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(sig_calc_error_reg_reg_0),
        .sig_calc_error_reg_reg_1(sig_calc_error_reg_reg_1),
        .sig_calc_error_reg_reg_2(sig_calc_error_reg_reg_2),
        .sig_calc_error_reg_reg_3(sig_calc_error_reg_reg_3),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_reg2_reg_0(I_CMD_FIFO_n_5),
        .sig_init_reg2_reg_1(sig_init_reg2_reg),
        .sig_init_reg2_reg_2(sig_init_reg2_reg_0),
        .sig_init_reg_reg_0(sig_reset_reg),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_regfifo_empty_reg0(sig_regfifo_empty_reg0));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_dma_fifo
   (sig_init_reg_reg_0,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    E,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_calc_error_reg_reg,
    Q,
    SR,
    clk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    cmd_avail,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done_2,
    sig_init_done_0,
    sig_init_done_1,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    sig_calc_error_reg_reg_2,
    sig_calc_error_reg_reg_3,
    sig_push_input_reg11_out,
    in,
    sig_regfifo_empty_reg0,
    D);
  output sig_init_reg_reg_0;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output [0:0]E;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_calc_error_reg_reg;
  output [56:0]Q;
  input [0:0]SR;
  input clk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input cmd_avail;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done_2;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input sig_calc_error_reg_reg_2;
  input sig_calc_error_reg_reg_3;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input sig_regfifo_empty_reg0;
  input [55:0]D;

  wire [55:0]D;
  wire [0:0]E;
  wire \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire [56:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire clk;
  wire cmd_avail;
  wire [0:0]in;
  wire s_axis_mm2s_cmd_tready;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_calc_error_reg_reg_2;
  wire sig_calc_error_reg_reg_3;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_i_1__2_n_0;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg_reg_0;
  wire sig_push_input_reg11_out;
  wire sig_regfifo_empty_reg0;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(s_axis_mm2s_cmd_tready),
        .I1(cmd_avail),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(clk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(clk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(clk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(clk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(clk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(clk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(clk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(clk),
        .CE(E),
        .D(1'b1),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(clk),
        .CE(E),
        .D(D[23]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(clk),
        .CE(E),
        .D(D[24]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(clk),
        .CE(E),
        .D(D[25]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(clk),
        .CE(E),
        .D(D[26]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(clk),
        .CE(E),
        .D(D[27]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(clk),
        .CE(E),
        .D(D[28]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(clk),
        .CE(E),
        .D(D[29]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(clk),
        .CE(E),
        .D(D[30]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(clk),
        .CE(E),
        .D(D[31]),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(clk),
        .CE(E),
        .D(D[32]),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(clk),
        .CE(E),
        .D(D[33]),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(clk),
        .CE(E),
        .D(D[34]),
        .Q(Q[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(clk),
        .CE(E),
        .D(D[35]),
        .Q(Q[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(clk),
        .CE(E),
        .D(D[36]),
        .Q(Q[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(clk),
        .CE(E),
        .D(D[37]),
        .Q(Q[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(clk),
        .CE(E),
        .D(D[38]),
        .Q(Q[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(clk),
        .CE(E),
        .D(D[39]),
        .Q(Q[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(clk),
        .CE(E),
        .D(D[40]),
        .Q(Q[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(clk),
        .CE(E),
        .D(D[41]),
        .Q(Q[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(clk),
        .CE(E),
        .D(D[42]),
        .Q(Q[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(clk),
        .CE(E),
        .D(D[43]),
        .Q(Q[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(clk),
        .CE(E),
        .D(D[44]),
        .Q(Q[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(clk),
        .CE(E),
        .D(D[45]),
        .Q(Q[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(clk),
        .CE(E),
        .D(D[46]),
        .Q(Q[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(clk),
        .CE(E),
        .D(D[47]),
        .Q(Q[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(clk),
        .CE(E),
        .D(D[48]),
        .Q(Q[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(clk),
        .CE(E),
        .D(D[49]),
        .Q(Q[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(clk),
        .CE(E),
        .D(D[50]),
        .Q(Q[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(clk),
        .CE(E),
        .D(D[51]),
        .Q(Q[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(clk),
        .CE(E),
        .D(D[52]),
        .Q(Q[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(clk),
        .CE(E),
        .D(D[53]),
        .Q(Q[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(clk),
        .CE(E),
        .D(D[54]),
        .Q(Q[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(clk),
        .CE(E),
        .D(D[55]),
        .Q(Q[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hF4)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(cmd_avail),
        .I1(s_axis_mm2s_cmd_tready),
        .I2(sig_regfifo_empty_reg0),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .Q(s_axis_mm2s_cmd_tready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_reg_0),
        .I1(sig_calc_error_reg_reg_1),
        .I2(sig_calc_error_reg_reg_2),
        .I3(sig_calc_error_reg_reg_3),
        .I4(sig_push_input_reg11_out),
        .I5(in),
        .O(sig_calc_error_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_2),
        .O(sig_init_reg2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_reg2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_1),
        .O(sig_init_reg2_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_init_done_i_1__2_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dfx_controller_dma_fifo" *) 
module design_1_dfx_controller_0_0_dfx_controller_dma_fifo__parameterized0
   (sig_init_done,
    sig_stat2rsc_status_ready,
    sig_init_done_reg_0,
    clk,
    SR,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from);
  output sig_init_done;
  output sig_stat2rsc_status_ready;
  input sig_init_done_reg_0;
  input clk;
  input [0:0]SR;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;

  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0 ;
  wire clk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT4 #(
    .INIT(16'hEFEE)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0 ),
        .I1(sig_init_done),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_stat2rsc_status_ready),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .Q(sig_stat2rsc_status_ready),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(sig_stat2rsc_status_ready),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dfx_controller_dma_fifo" *) 
module design_1_dfx_controller_0_0_dfx_controller_dma_fifo__parameterized1
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    SR,
    clk,
    sig_init_done_reg_0,
    sig_addr_reg_empty,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [42:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]SR;
  input clk;
  input sig_init_done_reg_0;
  input sig_addr_reg_empty;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire clk;
  wire [41:0]in;
  wire [42:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;

  design_1_dfx_controller_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SR(SR),
        .clk(clk),
        .in(in),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dfx_controller_dma_fifo" *) 
module design_1_dfx_controller_0_0_dfx_controller_dma_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sig_push_dqual_reg,
    D,
    out,
    E,
    sig_s_ready_out_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_mem_rlast_0,
    SR,
    clk,
    sig_init_done_reg_0,
    sig_mstr2data_cmd_valid,
    Q,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    \sig_dbeat_cntr_reg[0] ,
    sig_last_dbeat_reg,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_ld_new_cmd_reg,
    sig_next_calc_error_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_addr_posted_cntr,
    sig_dqual_reg_empty_reg_0,
    m_axi_mem_rvalid,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_full,
    sig_dqual_reg_empty_reg_2,
    sig_last_dbeat_reg_0,
    m_axi_mem_rlast,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sig_push_dqual_reg;
  output [7:0]D;
  output [3:0]out;
  output [0:0]E;
  output sig_s_ready_out_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output m_axi_mem_rlast_0;
  input [0:0]SR;
  input clk;
  input sig_init_done_reg_0;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_last_dbeat_reg;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_ld_new_cmd_reg;
  input sig_next_calc_error_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]sig_addr_posted_cntr;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mem_rvalid;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_full;
  input sig_dqual_reg_empty_reg_2;
  input sig_last_dbeat_reg_0;
  input m_axi_mem_rlast;
  input [11:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [11:0]in;
  wire m_axi_mem_rlast;
  wire m_axi_mem_rlast_0;
  wire m_axi_mem_rvalid;
  wire [3:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_s_ready_out_reg;
  wire sig_stat2rsc_status_ready;

  design_1_dfx_controller_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SR(SR),
        .clk(clk),
        .in(in),
        .m_axi_mem_rlast(m_axi_mem_rlast),
        .m_axi_mem_rlast_0(m_axi_mem_rlast_0),
        .m_axi_mem_rvalid(m_axi_mem_rvalid),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_dma_mm2s_full_wrap
   (out,
    sig_m_valid_out_reg,
    m_axi_mem_arsize,
    m_axi_mem_arburst,
    m_axi_mem_arvalid,
    din,
    s_axis_mm2s_cmd_tready,
    first_word_seen_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    m_axi_mem_rready,
    sig_last_reg_out_reg,
    m_axi_mem_araddr,
    m_axi_mem_arlen,
    reset,
    clk,
    E,
    sig_m_valid_out_reg_0,
    first_word_seen_reg_0,
    first_word_seen_reg_1,
    full,
    wr_rst_busy,
    cmd_avail,
    m_axi_mem_rlast,
    m_axi_mem_rvalid,
    m_axi_mem_rresp,
    m_axi_mem_rdata,
    m_axi_mem_arready,
    D);
  output out;
  output sig_m_valid_out_reg;
  output [0:0]m_axi_mem_arsize;
  output [0:0]m_axi_mem_arburst;
  output m_axi_mem_arvalid;
  output [33:0]din;
  output s_axis_mm2s_cmd_tready;
  output first_word_seen_reg;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output m_axi_mem_rready;
  output sig_last_reg_out_reg;
  output [31:0]m_axi_mem_araddr;
  output [7:0]m_axi_mem_arlen;
  input reset;
  input clk;
  input [0:0]E;
  input sig_m_valid_out_reg_0;
  input first_word_seen_reg_0;
  input first_word_seen_reg_1;
  input full;
  input wr_rst_busy;
  input cmd_avail;
  input m_axi_mem_rlast;
  input m_axi_mem_rvalid;
  input [0:0]m_axi_mem_rresp;
  input [31:0]m_axi_mem_rdata;
  input m_axi_mem_arready;
  input [55:0]D;

  wire [55:0]D;
  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire I_ADDR_CNTL_n_1;
  wire I_ADDR_CNTL_n_7;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/sig_regfifo_empty_reg0 ;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_6;
  wire I_CMD_STATUS_n_7;
  wire I_CMD_STATUS_n_8;
  wire I_MSTR_PCC_n_0;
  wire I_MSTR_PCC_n_2;
  wire I_MSTR_PCC_n_3;
  wire I_MSTR_PCC_n_4;
  wire I_MSTR_PCC_n_46;
  wire I_MSTR_PCC_n_5;
  wire I_MSTR_PCC_n_50;
  wire I_MSTR_PCC_n_51;
  wire I_MSTR_PCC_n_52;
  wire I_MSTR_PCC_n_53;
  wire I_MSTR_PCC_n_6;
  wire I_MSTR_PCC_n_7;
  wire I_MSTR_PCC_n_8;
  wire I_MSTR_PCC_n_9;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_6;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire clk;
  wire cmd_avail;
  wire [15:0]data;
  wire [33:0]din;
  wire first_word_seen_reg;
  wire first_word_seen_reg_0;
  wire first_word_seen_reg_1;
  wire full;
  wire [31:0]m_axi_mem_araddr;
  wire [0:0]m_axi_mem_arburst;
  wire [7:0]m_axi_mem_arlen;
  wire m_axi_mem_arready;
  wire [0:0]m_axi_mem_arsize;
  wire m_axi_mem_arvalid;
  wire [31:0]m_axi_mem_rdata;
  wire m_axi_mem_rlast;
  wire m_axi_mem_rready;
  wire [0:0]m_axi_mem_rresp;
  wire m_axi_mem_rvalid;
  wire out;
  wire reset;
  wire s_axis_mm2s_cmd_tready;
  wire sig_addr2data_addr_posted;
  wire sig_cmd2mstr_cmd_valid;
  wire [22:0]sig_cmd2mstr_command;
  wire sig_cmd_eof_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_type_slice;
  wire sig_data2rsc_valid;
  wire sig_last_reg_out_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [31:2]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_dre_src_align;
  wire sig_mstr2data_eof;
  wire [1:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire sig_next_eof_reg;
  wire sig_push_input_reg11_out;
  wire sig_rdc2sf_wlast;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_skid2dre_wready;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire wr_rst_busy;

  design_1_dfx_controller_0_0_dfx_controller_dma_skid_buf \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.E(E),
        .SR(sig_stream_rst),
        .clk(clk),
        .din(din),
        .first_word_seen_reg(first_word_seen_reg),
        .first_word_seen_reg_0(first_word_seen_reg_0),
        .first_word_seen_reg_1(first_word_seen_reg_1),
        .full(full),
        .m_axi_mem_rdata(m_axi_mem_rdata),
        .m_axi_mem_rlast(m_axi_mem_rlast),
        .m_axi_mem_rresp(m_axi_mem_rresp),
        .m_axi_mem_rvalid(m_axi_mem_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_last_reg_out_reg_0(sig_last_reg_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg_0),
        .sig_next_eof_reg(sig_next_eof_reg),
        .sig_rdc2sf_wlast(sig_rdc2sf_wlast),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_out_reg_0(sig_skid2dre_wready),
        .sig_s_ready_out_reg_1(I_RD_DATA_CNTL_n_6),
        .wr_rst_busy(wr_rst_busy));
  design_1_dfx_controller_0_0_dfx_controller_dma_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .FIFO_Full_reg_0(I_ADDR_CNTL_n_7),
        .SR(sig_stream_rst),
        .clk(clk),
        .in({I_MSTR_PCC_n_0,sig_mstr2addr_burst,I_MSTR_PCC_n_2,I_MSTR_PCC_n_3,I_MSTR_PCC_n_4,I_MSTR_PCC_n_5,I_MSTR_PCC_n_6,I_MSTR_PCC_n_7,I_MSTR_PCC_n_8,I_MSTR_PCC_n_9,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_mem_araddr(m_axi_mem_araddr),
        .m_axi_mem_arburst(m_axi_mem_arburst),
        .m_axi_mem_arlen(m_axi_mem_arlen),
        .m_axi_mem_arready(m_axi_mem_arready),
        .m_axi_mem_arsize(m_axi_mem_arsize),
        .m_axi_mem_arvalid(m_axi_mem_arvalid),
        .out(sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_6),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  design_1_dfx_controller_0_0_dfx_controller_dma_cmd_status I_CMD_STATUS
       (.D(D),
        .E(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .Q({data,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,sig_cmd_eof_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .SR(sig_stream_rst),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_MSTR_PCC_n_46),
        .clk(clk),
        .cmd_avail(cmd_avail),
        .in(I_MSTR_PCC_n_0),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_8),
        .sig_calc_error_reg_reg_0(I_MSTR_PCC_n_52),
        .sig_calc_error_reg_reg_1(I_MSTR_PCC_n_53),
        .sig_calc_error_reg_reg_2(I_MSTR_PCC_n_50),
        .sig_calc_error_reg_reg_3(I_MSTR_PCC_n_51),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_CMD_STATUS_n_6),
        .sig_init_reg2_reg_0(I_CMD_STATUS_n_7),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_regfifo_empty_reg0(\I_CMD_FIFO/sig_regfifo_empty_reg0 ),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_dfx_controller_0_0_dfx_controller_dma_pcc I_MSTR_PCC
       (.Q({data,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,sig_cmd_eof_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] (I_MSTR_PCC_n_51),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] (I_MSTR_PCC_n_52),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] (I_MSTR_PCC_n_53),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] (I_MSTR_PCC_n_50),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .clk(clk),
        .in({I_MSTR_PCC_n_0,sig_mstr2addr_burst,I_MSTR_PCC_n_2,I_MSTR_PCC_n_3,I_MSTR_PCC_n_4,I_MSTR_PCC_n_5,I_MSTR_PCC_n_6,I_MSTR_PCC_n_7,I_MSTR_PCC_n_8,I_MSTR_PCC_n_9,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof}),
        .sig_calc_error_reg_reg_1(I_CMD_STATUS_n_8),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_1),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSTR_PCC_n_46),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_ld_xfer_reg_tmp_reg_0(I_ADDR_CNTL_n_7),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_regfifo_empty_reg0(\I_CMD_FIFO/sig_regfifo_empty_reg0 ),
        .sig_reset_reg(sig_reset_reg));
  design_1_dfx_controller_0_0_dfx_controller_dma_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .SR(sig_stream_rst),
        .clk(clk),
        .in({I_MSTR_PCC_n_0,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,I_MSTR_PCC_n_2,I_MSTR_PCC_n_3,I_MSTR_PCC_n_4,I_MSTR_PCC_n_5,I_MSTR_PCC_n_6,I_MSTR_PCC_n_7,I_MSTR_PCC_n_8,I_MSTR_PCC_n_9}),
        .m_axi_mem_rlast(m_axi_mem_rlast),
        .m_axi_mem_rready(m_axi_mem_rready),
        .m_axi_mem_rready_0(sig_skid2dre_wready),
        .m_axi_mem_rvalid(m_axi_mem_rvalid),
        .out(sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_coelsc_cmd_cmplt_reg_reg_0(I_RD_DATA_CNTL_n_6),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_7),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_eof_reg(sig_next_eof_reg),
        .sig_rdc2sf_wlast(sig_rdc2sf_wlast),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_dfx_controller_0_0_dfx_controller_dma_rd_status_cntl I_RD_STATUS_CNTLR
       (.clk(clk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_dfx_controller_0_0_dfx_controller_dma_reset I_RESET
       (.SR(sig_stream_rst),
        .clk(clk),
        .reset(reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_dma_pcc
   (in,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_sequential,
    sig_push_input_reg11_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_regfifo_empty_reg0,
    sig_calc_error_reg_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ,
    sig_reset_reg,
    clk,
    sig_calc_error_reg_reg_1,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_cmd2mstr_cmd_valid,
    sig_init_done,
    Q,
    sig_ld_xfer_reg_tmp_reg_0,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_0);
  output [41:0]in;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_sequential;
  output sig_push_input_reg11_out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_regfifo_empty_reg0;
  output [1:0]sig_calc_error_reg_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ;
  input sig_reset_reg;
  input clk;
  input sig_calc_error_reg_reg_1;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_cmd2mstr_cmd_valid;
  input sig_init_done;
  input [56:0]Q;
  input sig_ld_xfer_reg_tmp_reg_0;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_0;

  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire [56:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire clk;
  wire [41:0]in;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[10] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[9] ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [9:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[9]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[9]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[9]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3_n_0;
  wire \sig_btt_cntr_im0[11]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_9_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[22] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_im01;
  wire sig_btt_eq_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_n_1;
  wire sig_btt_eq_b2mbaa_im01_carry_n_2;
  wire sig_btt_eq_b2mbaa_im01_carry_n_3;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_n_3;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_9_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire \sig_byte_change_minus1_im2/i__n_0 ;
  wire [9:1]sig_bytes_to_mbaa_im0;
  wire [9:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire [1:0]sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_input_burst_type_reg_i_1_n_0;
  wire sig_input_eof_reg_i_1_n_0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire sig_input_reg_empty_i_1_n_0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_push_input_reg11_out;
  wire sig_regfifo_empty_reg0;
  wire sig_reset_reg;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[22]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[22]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:2]NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h003A3F3A003A003A)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_cmd2dre_valid_reg_n_0),
        .I1(sig_ld_xfer_reg_tmp_reg_0),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_cmd2data_valid_reg_0),
        .I5(sig_inhibit_rdy_n),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \INFERRED_GEN.data_reg[2][15]_srl3_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(\sig_byte_change_minus1_im2/i__n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \INFERRED_GEN.data_reg[2][16]_srl3_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I1(\sig_byte_change_minus1_im2/i__n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \INFERRED_GEN.data_reg[2][17]_srl3_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\sig_byte_change_minus1_im2/i__n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \INFERRED_GEN.data_reg[2][18]_srl3_i_1 
       (.I0(\sig_byte_change_minus1_im2/i__n_0 ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .O(in[36]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \INFERRED_GEN.data_reg[2][19]_srl3_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \INFERRED_GEN.data_reg[2][20]_srl3_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \INFERRED_GEN.data_reg[2][21]_srl3_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[33]));
  LUT3 #(
    .INIT(8'hE1)) 
    \INFERRED_GEN.data_reg[2][22]_srl3_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][23]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][24]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][25]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][26]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][27]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][28]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][29]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][30]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][31]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][32]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][33]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][34]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][35]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][36]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][37]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][38]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][39]_srl3_i_1 
       (.I0(p_1_in_0),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[2][3]_srl3_i_1 
       (.I0(in[41]),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][40]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][41]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][42]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][43]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][44]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][45]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][46]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][47]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][48]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][49]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[2][4]_srl3_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][50]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][51]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][52]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][53]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][54]_srl3_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[2][5]_srl3_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[0]));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_init_done),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed),
        .O(sig_regfifo_empty_reg0));
  LUT6 #(
    .INIT(64'hCCCC8888CC0C8888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_calc_error_pushed),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT5 #(
    .INIT(32'h00000010)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(Q[41]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(Q[44]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(Q[43]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(Q[42]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555C55555)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[41]),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(in[41]),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(Q[56]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(Q[55]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(Q[54]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(Q[53]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(Q[48]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(Q[47]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(Q[46]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(Q[45]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(Q[52]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(Q[51]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(Q[50]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(Q[49]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(clk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[10]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[8]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .O(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[9]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[9]),
        .O(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(Q[25]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(Q[35]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(Q[36]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(Q[37]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(Q[38]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(Q[39]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[41]),
        .I4(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(Q[40]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(Q[26]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(Q[27]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(Q[28]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(Q[29]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(Q[30]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(Q[31]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(Q[32]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(Q[33]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(Q[34]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h0400)) 
    \sig_addr_cntr_lsh_kh[31]_i_1 
       (.I0(in[41]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .O(sig_push_input_reg11_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[54]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[55]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[56]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(clk),
        .CE(sig_push_input_reg11_out),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_4 
       (.I0(sig_bytes_to_mbaa_ireg1[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_5 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[9]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[9]),
        .O(\sig_adjusted_addr_incr_ireg2[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[9]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .O(\sig_adjusted_addr_incr_ireg2[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_reset_reg));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_adjusted_addr_incr_im1[3:0]),
        .S({\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[7]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .R(sig_reset_reg));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sig_adjusted_addr_incr_im1[7:4]),
        .S({\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[8] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[8]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[9] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[9]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .R(sig_reset_reg));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[9]_i_1 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_CO_UNCONNECTED [3:1],\sig_adjusted_addr_incr_ireg2_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_O_UNCONNECTED [3:2],sig_adjusted_addr_incr_im1[9:8]}),
        .S({1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[9]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[9]_i_3_n_0 }));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr_im0[11]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr_im0[11]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr_im0[11]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[11]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[11]),
        .O(\sig_btt_cntr_im0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[11]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[10]),
        .O(\sig_btt_cntr_im0[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[11]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[9]),
        .O(\sig_btt_cntr_im0[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[11]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[8]),
        .O(\sig_btt_cntr_im0[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[15]),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[14]),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[13]),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[12]),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[19]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[19]),
        .O(\sig_btt_cntr_im0[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[19]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[18]),
        .O(\sig_btt_cntr_im0[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[19]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[17]),
        .O(\sig_btt_cntr_im0[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[19]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[16]),
        .O(\sig_btt_cntr_im0[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr_im0[22]_i_2 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[41]),
        .O(\sig_btt_cntr_im0[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[22]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[22]),
        .O(\sig_btt_cntr_im0[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[22]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[21]),
        .O(\sig_btt_cntr_im0[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555D5555555155)) 
    \sig_btt_cntr_im0[22]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[20]),
        .O(\sig_btt_cntr_im0[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr_im0[3]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr_im0[3]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr_im0[3]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr_im0[3]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[3]),
        .O(\sig_btt_cntr_im0[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[2]),
        .O(\sig_btt_cntr_im0[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[1]),
        .O(\sig_btt_cntr_im0[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_9 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[0]),
        .O(\sig_btt_cntr_im0[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555155)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[7]),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[6]),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[5]),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_9 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg11_out),
        .I3(Q[4]),
        .O(\sig_btt_cntr_im0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_3_n_0 ,\sig_btt_cntr_im0[11]_i_4_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_5_n_0 ,\sig_btt_cntr_im0[11]_i_6_n_0 ,\sig_btt_cntr_im0[11]_i_7_n_0 ,\sig_btt_cntr_im0[11]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[15]_i_1_n_0 ,\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[19]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[15]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[19]_i_1_n_0 ,\sig_btt_cntr_im0_reg[19]_i_1_n_1 ,\sig_btt_cntr_im0_reg[19]_i_1_n_2 ,\sig_btt_cntr_im0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[19]_i_1_n_4 ,\sig_btt_cntr_im0_reg[19]_i_1_n_5 ,\sig_btt_cntr_im0_reg[19]_i_1_n_6 ,\sig_btt_cntr_im0_reg[19]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[19]_i_2_n_0 ,\sig_btt_cntr_im0[19]_i_3_n_0 ,\sig_btt_cntr_im0[19]_i_4_n_0 ,\sig_btt_cntr_im0[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[22]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[22]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[22]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[22]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[19]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[22]_i_1_CO_UNCONNECTED [3:2],\sig_btt_cntr_im0_reg[22]_i_1_n_2 ,\sig_btt_cntr_im0_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 }),
        .O({\NLW_sig_btt_cntr_im0_reg[22]_i_1_O_UNCONNECTED [3],\sig_btt_cntr_im0_reg[22]_i_1_n_5 ,\sig_btt_cntr_im0_reg[22]_i_1_n_6 ,\sig_btt_cntr_im0_reg[22]_i_1_n_7 }),
        .S({1'b0,\sig_btt_cntr_im0[22]_i_3_n_0 ,\sig_btt_cntr_im0[22]_i_4_n_0 ,\sig_btt_cntr_im0[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[22]_i_2_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2_n_0 ,\sig_btt_cntr_im0[3]_i_3_n_0 ,\sig_btt_cntr_im0[3]_i_4_n_0 ,\sig_btt_cntr_im0[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6_n_0 ,\sig_btt_cntr_im0[3]_i_7_n_0 ,\sig_btt_cntr_im0[3]_i_8_n_0 ,\sig_btt_cntr_im0[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_reset_reg));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 ,\sig_btt_cntr_im0[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 ,\sig_btt_cntr_im0[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(clk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_reset_reg));
  CARRY4 sig_btt_eq_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_eq_b2mbaa_im01,sig_btt_eq_b2mbaa_im01_carry_n_1,sig_btt_eq_b2mbaa_im01_carry_n_2,sig_btt_eq_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_eq_b2mbaa_im01_carry_i_1_n_0,sig_btt_eq_b2mbaa_im01_carry_i_2_n_0,sig_btt_eq_b2mbaa_im01_carry_i_3_n_0,sig_btt_eq_b2mbaa_im01_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h0004FFFBFFFB0000)) 
    sig_btt_eq_b2mbaa_im01_carry_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h55650000AA9A0000)) 
    sig_btt_eq_b2mbaa_im01_carry_i_2
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(sig_btt_eq_b2mbaa_im01_carry_i_5_n_0),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h2222222888888882)) 
    sig_btt_eq_b2mbaa_im01_carry_i_3
       (.I0(sig_btt_eq_b2mbaa_im01_carry_i_6_n_0),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0208041020804001)) 
    sig_btt_eq_b2mbaa_im01_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h60060690)) 
    sig_btt_eq_b2mbaa_im01_carry_i_5
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_im01_carry_i_6
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_eq_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_reset_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01_carry_n_0,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,sig_btt_lt_b2mbaa_im01_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,sig_btt_lt_b2mbaa_im01_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry__0
       (.CI(sig_btt_lt_b2mbaa_im01_carry_n_0),
        .CO({NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED[3:2],sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0}));
  LUT6 #(
    .INIT(64'h1111141117177417)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_2
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0660060660096060)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_3
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_4
       (.I0(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h004D41F3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1474)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060690)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_9
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_byte_change_minus1_im2/i_ 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_byte_change_minus1_im2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(sig_bytes_to_mbaa_im0[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(sig_bytes_to_mbaa_im0[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_1 
       (.I0(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(sig_bytes_to_mbaa_im0[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \sig_bytes_to_mbaa_ireg1[8]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(sig_bytes_to_mbaa_im0[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \sig_bytes_to_mbaa_ireg1[9]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(sig_bytes_to_mbaa_im0[9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_bytes_to_mbaa_ireg1[9]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[6]),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[7]),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[8]),
        .Q(sig_bytes_to_mbaa_ireg1[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[9] 
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[9]),
        .Q(sig_bytes_to_mbaa_ireg1[9]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[41]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_2
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[11]),
        .I3(Q[12]),
        .I4(Q[16]),
        .I5(Q[15]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[19]),
        .I1(Q[20]),
        .I2(Q[17]),
        .I3(Q[18]),
        .I4(Q[22]),
        .I5(Q[21]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_calc_error_reg_i_5
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_1),
        .Q(in[41]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_first_xfer_im0),
        .I3(sig_cmd2dre_valid_reg_n_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg11_out),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_reset_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    sig_input_burst_type_reg_i_1
       (.I0(in[40]),
        .I1(sig_push_input_reg11_out),
        .I2(Q[23]),
        .I3(sig_reset_reg),
        .I4(sig_calc_error_pushed),
        .I5(sig_sm_pop_input_reg),
        .O(sig_input_burst_type_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_input_burst_type_reg_i_1_n_0),
        .Q(in[40]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    sig_input_eof_reg_i_1
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_push_input_reg11_out),
        .I2(Q[24]),
        .I3(sig_reset_reg),
        .I4(sig_calc_error_pushed),
        .I5(sig_sm_pop_input_reg),
        .O(sig_input_eof_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_input_eof_reg_i_1_n_0),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    sig_input_reg_empty_i_1
       (.I0(sig_input_reg_empty),
        .I1(sig_push_input_reg11_out),
        .I2(sig_reset_reg),
        .I3(sig_calc_error_pushed),
        .I4(sig_sm_pop_input_reg),
        .O(sig_input_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_input_reg_empty_i_1_n_0),
        .Q(sig_input_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_reset_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(sig_no_btt_residue_ireg1_i_2_n_0),
        .O(sig_no_btt_residue_im0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_no_btt_residue_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_no_btt_residue_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(clk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg11_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in_0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[3] ,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,\sig_addr_cntr_lsh_im0_reg_n_0_[5] ,\sig_addr_cntr_lsh_im0_reg_n_0_[4] }),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(clk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_reset_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_dma_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    clk,
    sig_data2rsc_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_stat2rsc_status_ready);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input clk;
  input sig_data2rsc_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_stat2rsc_status_ready;

  wire clk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2rsc_valid;
  wire sig_rd_sts_reg_empty_i_1_n_0;
  wire sig_rd_sts_reg_full_i_1_n_0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFF4F4F4F)) 
    sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_stat2rsc_status_ready),
        .I4(sig_rsc2stat_status_valid),
        .O(sig_rd_sts_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_rd_sts_reg_empty_i_1_n_0),
        .Q(sig_rsc2data_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h00F08080)) 
    sig_rd_sts_reg_full_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_stat2rsc_status_ready),
        .I4(sig_rsc2stat_status_valid),
        .O(sig_rd_sts_reg_full_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_rd_sts_reg_full_i_1_n_0),
        .Q(sig_rsc2stat_status_valid),
        .R(1'b0));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_dma_rddata_cntl
   (FIFO_Full_reg,
    sig_next_eof_reg,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_data2rsc_valid,
    m_axi_mem_rready,
    sig_coelsc_cmd_cmplt_reg_reg_0,
    sig_rdc2sf_wlast,
    SR,
    clk,
    sig_init_done_reg,
    sig_mstr2data_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    m_axi_mem_rready_0,
    m_axi_mem_rlast,
    m_axi_mem_rvalid,
    sig_rsc2data_ready,
    in,
    out);
  output FIFO_Full_reg;
  output sig_next_eof_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_data2rsc_valid;
  output m_axi_mem_rready;
  output sig_coelsc_cmd_cmplt_reg_reg_0;
  output sig_rdc2sf_wlast;
  input [0:0]SR;
  input clk;
  input sig_init_done_reg;
  input sig_mstr2data_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input m_axi_mem_rready_0;
  input m_axi_mem_rlast;
  input m_axi_mem_rvalid;
  input sig_rsc2data_ready;
  input [11:0]in;
  input out;

  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire [0:0]SR;
  wire clk;
  wire [11:0]in;
  wire m_axi_mem_rlast;
  wire m_axi_mem_rready;
  wire m_axi_mem_rready_0;
  wire m_axi_mem_rready_INST_0_i_1_n_0;
  wire m_axi_mem_rvalid;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire [26:23]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_cmd_cmplt_reg_i_1_n_0;
  wire sig_coelsc_cmd_cmplt_reg_i_3_n_0;
  wire sig_coelsc_cmd_cmplt_reg_reg_0;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_i_6_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire sig_next_sequential_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_rdc2sf_wlast;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  design_1_dfx_controller_0_0_dfx_controller_dma_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(sig_dbeat_cntr),
        .SR(SR),
        .clk(clk),
        .in(in),
        .m_axi_mem_rlast(m_axi_mem_rlast),
        .m_axi_mem_rlast_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .m_axi_mem_rvalid(m_axi_mem_rvalid),
        .out(sig_cmd_fifo_data_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_n_0),
        .sig_dqual_reg_empty_reg_0(m_axi_mem_rready_0),
        .sig_dqual_reg_empty_reg_1(m_axi_mem_rready_INST_0_i_1_n_0),
        .sig_dqual_reg_empty_reg_2(sig_data2rsc_valid),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_4_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_3_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s_ready_out_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT5 #(
    .INIT(32'h00000020)) 
    m_axi_mem_rready_INST_0
       (.I0(m_axi_mem_rready_0),
        .I1(sig_data2rsc_valid),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(m_axi_mem_rready_INST_0_i_1_n_0),
        .O(m_axi_mem_rready));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_mem_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(m_axi_mem_rready_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(out),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hCCBCC2CC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(out),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hAAEAA8AA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(out),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000EEEEE222)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_mem_rlast),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(sig_next_calc_error_reg),
        .I5(sig_coelsc_cmd_cmplt_reg_i_3_n_0),
        .O(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    sig_coelsc_cmd_cmplt_reg_i_3
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_rsc2data_ready),
        .I3(sig_data2rsc_valid),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_coelsc_cmd_cmplt_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_coelsc_cmd_cmplt_reg_i_1_n_0),
        .Q(sig_data2rsc_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\sig_dbeat_cntr[5]_i_2_n_0 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[7]),
        .I5(sig_dbeat_cntr[6]),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[5]),
        .I5(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(clk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(clk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(clk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(clk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(clk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(clk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(clk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(clk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_dbeat_cntr[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(clk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(clk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    sig_last_dbeat_i_3
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_last_dbeat_i_6_n_0),
        .O(sig_last_dbeat_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    sig_last_dbeat_i_4
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_sequential_reg),
        .O(sig_last_dbeat_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_dbeat_i_6
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[3]),
        .O(sig_last_dbeat_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mem_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_skid_reg_i_1
       (.I0(m_axi_mem_rlast),
        .I1(sig_next_eof_reg),
        .O(sig_rdc2sf_wlast));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(clk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(clk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(clk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(clk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    sig_s_ready_dup_i_3
       (.I0(sig_data2rsc_valid),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(m_axi_mem_rready_INST_0_i_1_n_0),
        .I4(m_axi_mem_rvalid),
        .O(sig_coelsc_cmd_cmplt_reg_reg_0));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_dma_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    SR,
    reset,
    clk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output [0:0]SR;
  input reset;
  input clk;

  wire [0:0]SR;
  wire clk;
  wire reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(clk),
        .CE(1'b1),
        .D(reset),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_init_reg_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SR));
endmodule

module design_1_dfx_controller_0_0_dfx_controller_dma_skid_buf
   (out,
    sig_s_ready_out_reg_0,
    sig_m_valid_out_reg_0,
    din,
    first_word_seen_reg,
    sig_last_reg_out_reg_0,
    clk,
    SR,
    E,
    sig_rdc2sf_wlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_reset_reg,
    sig_m_valid_out_reg_1,
    sig_s_ready_out_reg_1,
    first_word_seen_reg_0,
    first_word_seen_reg_1,
    full,
    wr_rst_busy,
    m_axi_mem_rlast,
    sig_next_eof_reg,
    m_axi_mem_rvalid,
    m_axi_mem_rresp,
    m_axi_mem_rdata);
  output out;
  output sig_s_ready_out_reg_0;
  output sig_m_valid_out_reg_0;
  output [33:0]din;
  output first_word_seen_reg;
  output sig_last_reg_out_reg_0;
  input clk;
  input [0:0]SR;
  input [0:0]E;
  input sig_rdc2sf_wlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_reset_reg;
  input sig_m_valid_out_reg_1;
  input sig_s_ready_out_reg_1;
  input first_word_seen_reg_0;
  input first_word_seen_reg_1;
  input full;
  input wr_rst_busy;
  input m_axi_mem_rlast;
  input sig_next_eof_reg;
  input m_axi_mem_rvalid;
  input [0:0]m_axi_mem_rresp;
  input [31:0]m_axi_mem_rdata;

  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [33:0]din;
  wire fetch_error_aximm_side;
  wire first_word_seen_reg;
  wire first_word_seen_reg_0;
  wire first_word_seen_reg_1;
  wire full;
  wire [31:0]m_axi_mem_rdata;
  wire m_axi_mem_rlast;
  wire [0:0]m_axi_mem_rresp;
  wire m_axi_mem_rvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_next_eof_reg;
  wire sig_rdc2sf_wlast;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_1;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;
  wire wr_rst_busy;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_13 
       (.I0(first_word_seen_reg_0),
        .I1(first_word_seen_reg_1),
        .I2(full),
        .I3(wr_rst_busy),
        .I4(sig_m_valid_out),
        .I5(din[0]),
        .O(first_word_seen_reg));
  LUT6 #(
    .INIT(64'hFFFDFFFF00010000)) 
    first_word_seen_i_1
       (.I0(din[0]),
        .I1(first_word_seen_reg_1),
        .I2(full),
        .I3(wr_rst_busy),
        .I4(sig_m_valid_out),
        .I5(first_word_seen_reg_0),
        .O(sig_last_reg_out_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(m_axi_mem_rdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(m_axi_mem_rdata[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(m_axi_mem_rdata[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(m_axi_mem_rdata[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(m_axi_mem_rdata[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(m_axi_mem_rdata[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(m_axi_mem_rdata[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(m_axi_mem_rdata[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(m_axi_mem_rdata[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(m_axi_mem_rdata[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(m_axi_mem_rdata[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(m_axi_mem_rdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(m_axi_mem_rdata[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(m_axi_mem_rdata[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(m_axi_mem_rdata[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(m_axi_mem_rdata[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(m_axi_mem_rdata[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(m_axi_mem_rdata[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(m_axi_mem_rdata[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(m_axi_mem_rdata[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(m_axi_mem_rdata[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(m_axi_mem_rdata[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(m_axi_mem_rdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(m_axi_mem_rdata[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(m_axi_mem_rdata[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(m_axi_mem_rdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(m_axi_mem_rdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(m_axi_mem_rdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(m_axi_mem_rdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(m_axi_mem_rdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(m_axi_mem_rdata[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(m_axi_mem_rdata[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(din[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(din[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(din[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(din[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(din[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(din[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(din[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(din[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(din[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(din[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(din[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(din[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(din[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(din[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(din[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(din[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(din[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(din[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(din[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(din[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(din[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(din[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(din[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(din[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(din[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(din[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(din[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(din[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(din[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(din[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(din[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(clk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(din[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(m_axi_mem_rdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8F80)) 
    sig_last_reg_out_i_1
       (.I0(m_axi_mem_rlast),
        .I1(sig_next_eof_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(clk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(din[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(sig_rdc2sf_wlast),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000D5DD0000)) 
    sig_m_valid_dup_i_1
       (.I0(sig_s_ready_out_reg_1),
        .I1(sig_m_valid_dup),
        .I2(sig_m_valid_out_reg_1),
        .I3(sig_s_ready_dup),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA8AAAAA8A8A8A8A)) 
    sig_s_ready_dup_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_reset_reg),
        .I2(sig_m_valid_out_reg_1),
        .I3(sig_s_ready_out_reg_1),
        .I4(sig_m_valid_dup),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(clk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F80)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(m_axi_mem_rvalid),
        .I1(m_axi_mem_rresp),
        .I2(sig_s_ready_dup),
        .I3(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(clk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(din[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_user_skid_reg[0]_i_1 
       (.I0(m_axi_mem_rvalid),
        .I1(m_axi_mem_rresp),
        .O(fetch_error_aximm_side));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(clk),
        .CE(sig_s_ready_dup),
        .D(fetch_error_aximm_side),
        .Q(sig_user_skid_reg),
        .R(SR));
endmodule

module design_1_dfx_controller_0_0_glb_srl_fifo
   (rd_avail,
    \fifo_2_reg[1]_0 ,
    Q,
    id_fifo_write,
    \fifo_2_reg[33]_0 ,
    \fifo_2_reg[18]_0 ,
    recheck_id_reg_source0,
    D,
    \FSM_sequential_b_fsm.fsm_cs_reg[2] ,
    O,
    \fifo_2_reg[9]_0 ,
    \fifo_2_reg[13]_0 ,
    \fifo_2_reg[17]_0 ,
    \fifo_2_reg[21]_0 ,
    \FSM_sequential_b_fsm.fsm_cs_reg[0] ,
    \FSM_sequential_b_fsm.fsm_cs_reg[0]_0 ,
    \FSM_sequential_b_fsm.fsm_cs_reg[0]_1 ,
    not_full_1_reg_0,
    not_full_1_reg_1,
    not_full_1_reg_2,
    not_full_1_reg_3,
    not_full_1_reg_4,
    not_full_1_reg_5,
    \fifo_2_reg[61]_0 ,
    \fifo_2_reg[64]_0 ,
    fetch_req_reg,
    reset_ah,
    clk,
    vsm_VS_0_fetch_req,
    reqs_stored,
    fsm_cs,
    v_dma_size_reg,
    in,
    recheck_id_reg_source_reg,
    recheck_id_reg_source_reg_0,
    recheck_id_reg_source_reg_1,
    v_dma_size,
    id_fifo_not_full,
    cmd_fifo_write,
    DI,
    \fifo_2_reg[66]_0 );
  output rd_avail;
  output \fifo_2_reg[1]_0 ;
  output [0:0]Q;
  output id_fifo_write;
  output \fifo_2_reg[33]_0 ;
  output \fifo_2_reg[18]_0 ;
  output recheck_id_reg_source0;
  output [8:0]D;
  output \FSM_sequential_b_fsm.fsm_cs_reg[2] ;
  output [3:0]O;
  output [3:0]\fifo_2_reg[9]_0 ;
  output [3:0]\fifo_2_reg[13]_0 ;
  output [3:0]\fifo_2_reg[17]_0 ;
  output [3:0]\fifo_2_reg[21]_0 ;
  output [3:0]\FSM_sequential_b_fsm.fsm_cs_reg[0] ;
  output [3:0]\FSM_sequential_b_fsm.fsm_cs_reg[0]_0 ;
  output [2:0]\FSM_sequential_b_fsm.fsm_cs_reg[0]_1 ;
  output [3:0]not_full_1_reg_0;
  output [3:0]not_full_1_reg_1;
  output [3:0]not_full_1_reg_2;
  output [3:0]not_full_1_reg_3;
  output [3:0]not_full_1_reg_4;
  output [3:0]not_full_1_reg_5;
  output [3:0]\fifo_2_reg[61]_0 ;
  output [2:0]\fifo_2_reg[64]_0 ;
  output fetch_req_reg;
  input reset_ah;
  input clk;
  input vsm_VS_0_fetch_req;
  input reqs_stored;
  input [2:0]fsm_cs;
  input [31:0]v_dma_size_reg;
  input [31:0]in;
  input recheck_id_reg_source_reg;
  input recheck_id_reg_source_reg_0;
  input [0:0]recheck_id_reg_source_reg_1;
  input [8:0]v_dma_size;
  input id_fifo_not_full;
  input cmd_fifo_write;
  input [0:0]DI;
  input [64:0]\fifo_2_reg[66]_0 ;

  wire [8:0]D;
  wire [0:0]DI;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_14_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_15_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_16_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_17_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_18_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_7_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_8_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_9_n_0 ;
  wire [3:0]\FSM_sequential_b_fsm.fsm_cs_reg[0] ;
  wire [3:0]\FSM_sequential_b_fsm.fsm_cs_reg[0]_0 ;
  wire [2:0]\FSM_sequential_b_fsm.fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[2] ;
  wire GLB_if;
  wire [3:0]O;
  wire [0:0]Q;
  wire \add_1[0]_i_1_n_0 ;
  wire \add_1[1]_i_1_n_0 ;
  wire \add_1[2]_i_1__1_n_0 ;
  wire \add_1[2]_i_2_n_0 ;
  wire \add_1_reg_n_0_[0] ;
  wire \add_1_reg_n_0_[1] ;
  wire \add_1_reg_n_0_[2] ;
  wire clk;
  wire cmd_fifo_write;
  wire \dma_addr[13]_i_2_n_0 ;
  wire \dma_addr[13]_i_3_n_0 ;
  wire \dma_addr[13]_i_4_n_0 ;
  wire \dma_addr[13]_i_5_n_0 ;
  wire \dma_addr[17]_i_2_n_0 ;
  wire \dma_addr[17]_i_3_n_0 ;
  wire \dma_addr[17]_i_4_n_0 ;
  wire \dma_addr[17]_i_5_n_0 ;
  wire \dma_addr[1]_i_3_n_0 ;
  wire \dma_addr[1]_i_4_n_0 ;
  wire \dma_addr[1]_i_5_n_0 ;
  wire \dma_addr[1]_i_6_n_0 ;
  wire \dma_addr[21]_i_2_n_0 ;
  wire \dma_addr[21]_i_3_n_0 ;
  wire \dma_addr[21]_i_4_n_0 ;
  wire \dma_addr[21]_i_5_n_0 ;
  wire \dma_addr[25]_i_2_n_0 ;
  wire \dma_addr[25]_i_3_n_0 ;
  wire \dma_addr[25]_i_4_n_0 ;
  wire \dma_addr[25]_i_5_n_0 ;
  wire \dma_addr[29]_i_2_n_0 ;
  wire \dma_addr[29]_i_3_n_0 ;
  wire \dma_addr[29]_i_4_n_0 ;
  wire \dma_addr[5]_i_2_n_0 ;
  wire \dma_addr[5]_i_3_n_0 ;
  wire \dma_addr[5]_i_4_n_0 ;
  wire \dma_addr[5]_i_5_n_0 ;
  wire \dma_addr[9]_i_2_n_0 ;
  wire \dma_addr[9]_i_3_n_0 ;
  wire \dma_addr[9]_i_4_n_0 ;
  wire \dma_addr[9]_i_5_n_0 ;
  wire \dma_addr_reg[13]_i_1_n_0 ;
  wire \dma_addr_reg[13]_i_1_n_1 ;
  wire \dma_addr_reg[13]_i_1_n_2 ;
  wire \dma_addr_reg[13]_i_1_n_3 ;
  wire \dma_addr_reg[17]_i_1_n_0 ;
  wire \dma_addr_reg[17]_i_1_n_1 ;
  wire \dma_addr_reg[17]_i_1_n_2 ;
  wire \dma_addr_reg[17]_i_1_n_3 ;
  wire \dma_addr_reg[1]_i_1_n_0 ;
  wire \dma_addr_reg[1]_i_1_n_1 ;
  wire \dma_addr_reg[1]_i_1_n_2 ;
  wire \dma_addr_reg[1]_i_1_n_3 ;
  wire \dma_addr_reg[21]_i_1_n_0 ;
  wire \dma_addr_reg[21]_i_1_n_1 ;
  wire \dma_addr_reg[21]_i_1_n_2 ;
  wire \dma_addr_reg[21]_i_1_n_3 ;
  wire \dma_addr_reg[25]_i_1_n_0 ;
  wire \dma_addr_reg[25]_i_1_n_1 ;
  wire \dma_addr_reg[25]_i_1_n_2 ;
  wire \dma_addr_reg[25]_i_1_n_3 ;
  wire \dma_addr_reg[29]_i_1_n_2 ;
  wire \dma_addr_reg[29]_i_1_n_3 ;
  wire \dma_addr_reg[5]_i_1_n_0 ;
  wire \dma_addr_reg[5]_i_1_n_1 ;
  wire \dma_addr_reg[5]_i_1_n_2 ;
  wire \dma_addr_reg[5]_i_1_n_3 ;
  wire \dma_addr_reg[9]_i_1_n_0 ;
  wire \dma_addr_reg[9]_i_1_n_1 ;
  wire \dma_addr_reg[9]_i_1_n_2 ;
  wire \dma_addr_reg[9]_i_1_n_3 ;
  wire fetch_req_reg;
  wire \fifo_1_reg[3][10]_srl4_n_0 ;
  wire \fifo_1_reg[3][11]_srl4_n_0 ;
  wire \fifo_1_reg[3][12]_srl4_n_0 ;
  wire \fifo_1_reg[3][13]_srl4_n_0 ;
  wire \fifo_1_reg[3][14]_srl4_n_0 ;
  wire \fifo_1_reg[3][15]_srl4_n_0 ;
  wire \fifo_1_reg[3][16]_srl4_n_0 ;
  wire \fifo_1_reg[3][17]_srl4_n_0 ;
  wire \fifo_1_reg[3][18]_srl4_n_0 ;
  wire \fifo_1_reg[3][19]_srl4_n_0 ;
  wire \fifo_1_reg[3][1]_srl4_n_0 ;
  wire \fifo_1_reg[3][20]_srl4_n_0 ;
  wire \fifo_1_reg[3][21]_srl4_n_0 ;
  wire \fifo_1_reg[3][22]_srl4_n_0 ;
  wire \fifo_1_reg[3][23]_srl4_n_0 ;
  wire \fifo_1_reg[3][24]_srl4_n_0 ;
  wire \fifo_1_reg[3][25]_srl4_n_0 ;
  wire \fifo_1_reg[3][26]_srl4_n_0 ;
  wire \fifo_1_reg[3][27]_srl4_n_0 ;
  wire \fifo_1_reg[3][28]_srl4_n_0 ;
  wire \fifo_1_reg[3][29]_srl4_n_0 ;
  wire \fifo_1_reg[3][2]_srl4_n_0 ;
  wire \fifo_1_reg[3][30]_srl4_n_0 ;
  wire \fifo_1_reg[3][31]_srl4_n_0 ;
  wire \fifo_1_reg[3][32]_srl4_n_0 ;
  wire \fifo_1_reg[3][33]_srl4_n_0 ;
  wire \fifo_1_reg[3][34]_srl4_n_0 ;
  wire \fifo_1_reg[3][35]_srl4_n_0 ;
  wire \fifo_1_reg[3][36]_srl4_n_0 ;
  wire \fifo_1_reg[3][37]_srl4_n_0 ;
  wire \fifo_1_reg[3][38]_srl4_n_0 ;
  wire \fifo_1_reg[3][39]_srl4_n_0 ;
  wire \fifo_1_reg[3][3]_srl4_n_0 ;
  wire \fifo_1_reg[3][40]_srl4_n_0 ;
  wire \fifo_1_reg[3][41]_srl4_n_0 ;
  wire \fifo_1_reg[3][42]_srl4_n_0 ;
  wire \fifo_1_reg[3][43]_srl4_n_0 ;
  wire \fifo_1_reg[3][44]_srl4_n_0 ;
  wire \fifo_1_reg[3][45]_srl4_n_0 ;
  wire \fifo_1_reg[3][46]_srl4_n_0 ;
  wire \fifo_1_reg[3][47]_srl4_n_0 ;
  wire \fifo_1_reg[3][48]_srl4_n_0 ;
  wire \fifo_1_reg[3][49]_srl4_n_0 ;
  wire \fifo_1_reg[3][4]_srl4_n_0 ;
  wire \fifo_1_reg[3][50]_srl4_n_0 ;
  wire \fifo_1_reg[3][51]_srl4_n_0 ;
  wire \fifo_1_reg[3][52]_srl4_n_0 ;
  wire \fifo_1_reg[3][53]_srl4_n_0 ;
  wire \fifo_1_reg[3][54]_srl4_n_0 ;
  wire \fifo_1_reg[3][55]_srl4_n_0 ;
  wire \fifo_1_reg[3][56]_srl4_n_0 ;
  wire \fifo_1_reg[3][57]_srl4_n_0 ;
  wire \fifo_1_reg[3][58]_srl4_n_0 ;
  wire \fifo_1_reg[3][59]_srl4_n_0 ;
  wire \fifo_1_reg[3][5]_srl4_n_0 ;
  wire \fifo_1_reg[3][60]_srl4_n_0 ;
  wire \fifo_1_reg[3][61]_srl4_n_0 ;
  wire \fifo_1_reg[3][62]_srl4_n_0 ;
  wire \fifo_1_reg[3][63]_srl4_n_0 ;
  wire \fifo_1_reg[3][64]_srl4_n_0 ;
  wire \fifo_1_reg[3][66]_srl4_n_0 ;
  wire \fifo_1_reg[3][6]_srl4_n_0 ;
  wire \fifo_1_reg[3][7]_srl4_n_0 ;
  wire \fifo_1_reg[3][8]_srl4_n_0 ;
  wire \fifo_1_reg[3][9]_srl4_n_0 ;
  wire [3:0]\fifo_2_reg[13]_0 ;
  wire [3:0]\fifo_2_reg[17]_0 ;
  wire \fifo_2_reg[18]_0 ;
  wire \fifo_2_reg[1]_0 ;
  wire [3:0]\fifo_2_reg[21]_0 ;
  wire \fifo_2_reg[33]_0 ;
  wire [3:0]\fifo_2_reg[61]_0 ;
  wire [2:0]\fifo_2_reg[64]_0 ;
  wire [64:0]\fifo_2_reg[66]_0 ;
  wire [3:0]\fifo_2_reg[9]_0 ;
  wire \fifo_2_reg_n_0_[33] ;
  wire \fifo_2_reg_n_0_[34] ;
  wire \fifo_2_reg_n_0_[35] ;
  wire \fifo_2_reg_n_0_[36] ;
  wire \fifo_2_reg_n_0_[37] ;
  wire \fifo_2_reg_n_0_[38] ;
  wire \fifo_2_reg_n_0_[39] ;
  wire \fifo_2_reg_n_0_[40] ;
  wire \fifo_2_reg_n_0_[41] ;
  wire \fifo_2_reg_n_0_[42] ;
  wire \fifo_2_reg_n_0_[43] ;
  wire \fifo_2_reg_n_0_[44] ;
  wire \fifo_2_reg_n_0_[45] ;
  wire \fifo_2_reg_n_0_[46] ;
  wire \fifo_2_reg_n_0_[47] ;
  wire \fifo_2_reg_n_0_[48] ;
  wire \fifo_2_reg_n_0_[49] ;
  wire \fifo_2_reg_n_0_[50] ;
  wire \fifo_2_reg_n_0_[51] ;
  wire \fifo_2_reg_n_0_[52] ;
  wire \fifo_2_reg_n_0_[53] ;
  wire \fifo_2_reg_n_0_[54] ;
  wire \fifo_2_reg_n_0_[55] ;
  wire \fifo_2_reg_n_0_[56] ;
  wire \fifo_2_reg_n_0_[57] ;
  wire \fifo_2_reg_n_0_[58] ;
  wire \fifo_2_reg_n_0_[59] ;
  wire \fifo_2_reg_n_0_[60] ;
  wire \fifo_2_reg_n_0_[61] ;
  wire \fifo_2_reg_n_0_[62] ;
  wire \fifo_2_reg_n_0_[63] ;
  wire \fifo_2_reg_n_0_[64] ;
  wire fifo_write;
  wire [2:0]fsm_cs;
  wire full_0;
  wire full_1_i_1_n_0;
  wire id_fifo_not_full;
  wire id_fifo_write;
  wire [31:0]in;
  wire not_full;
  wire not_full_1_i_1__1_n_0;
  wire [3:0]not_full_1_reg_0;
  wire [3:0]not_full_1_reg_1;
  wire [3:0]not_full_1_reg_2;
  wire [3:0]not_full_1_reg_3;
  wire [3:0]not_full_1_reg_4;
  wire [3:0]not_full_1_reg_5;
  wire rd_avail;
  wire [32:1]rd_data;
  wire recheck_id_reg_source0;
  wire recheck_id_reg_source_reg;
  wire recheck_id_reg_source_reg_0;
  wire [0:0]recheck_id_reg_source_reg_1;
  wire reqs_stored;
  wire reset_ah;
  wire [8:0]v_dma_size;
  wire \v_dma_size[13]_i_2_n_0 ;
  wire \v_dma_size[13]_i_3_n_0 ;
  wire \v_dma_size[13]_i_4_n_0 ;
  wire \v_dma_size[13]_i_5_n_0 ;
  wire \v_dma_size[17]_i_2_n_0 ;
  wire \v_dma_size[17]_i_3_n_0 ;
  wire \v_dma_size[17]_i_4_n_0 ;
  wire \v_dma_size[17]_i_5_n_0 ;
  wire \v_dma_size[1]_i_2_n_0 ;
  wire \v_dma_size[1]_i_3_n_0 ;
  wire \v_dma_size[1]_i_4_n_0 ;
  wire \v_dma_size[1]_i_5_n_0 ;
  wire \v_dma_size[21]_i_2_n_0 ;
  wire \v_dma_size[21]_i_3_n_0 ;
  wire \v_dma_size[21]_i_4_n_0 ;
  wire \v_dma_size[21]_i_5_n_0 ;
  wire \v_dma_size[25]_i_2_n_0 ;
  wire \v_dma_size[25]_i_3_n_0 ;
  wire \v_dma_size[25]_i_4_n_0 ;
  wire \v_dma_size[25]_i_5_n_0 ;
  wire \v_dma_size[29]_i_2_n_0 ;
  wire \v_dma_size[29]_i_3_n_0 ;
  wire \v_dma_size[29]_i_4_n_0 ;
  wire \v_dma_size[5]_i_2_n_0 ;
  wire \v_dma_size[5]_i_3_n_0 ;
  wire \v_dma_size[5]_i_4_n_0 ;
  wire \v_dma_size[5]_i_5_n_0 ;
  wire \v_dma_size[9]_i_2_n_0 ;
  wire \v_dma_size[9]_i_3_n_0 ;
  wire \v_dma_size[9]_i_4_n_0 ;
  wire \v_dma_size[9]_i_5_n_0 ;
  wire [31:0]v_dma_size_reg;
  wire \v_dma_size_reg[13]_i_1_n_0 ;
  wire \v_dma_size_reg[13]_i_1_n_1 ;
  wire \v_dma_size_reg[13]_i_1_n_2 ;
  wire \v_dma_size_reg[13]_i_1_n_3 ;
  wire \v_dma_size_reg[17]_i_1_n_0 ;
  wire \v_dma_size_reg[17]_i_1_n_1 ;
  wire \v_dma_size_reg[17]_i_1_n_2 ;
  wire \v_dma_size_reg[17]_i_1_n_3 ;
  wire \v_dma_size_reg[1]_i_1_n_0 ;
  wire \v_dma_size_reg[1]_i_1_n_1 ;
  wire \v_dma_size_reg[1]_i_1_n_2 ;
  wire \v_dma_size_reg[1]_i_1_n_3 ;
  wire \v_dma_size_reg[21]_i_1_n_0 ;
  wire \v_dma_size_reg[21]_i_1_n_1 ;
  wire \v_dma_size_reg[21]_i_1_n_2 ;
  wire \v_dma_size_reg[21]_i_1_n_3 ;
  wire \v_dma_size_reg[25]_i_1_n_0 ;
  wire \v_dma_size_reg[25]_i_1_n_1 ;
  wire \v_dma_size_reg[25]_i_1_n_2 ;
  wire \v_dma_size_reg[25]_i_1_n_3 ;
  wire \v_dma_size_reg[29]_i_1_n_2 ;
  wire \v_dma_size_reg[29]_i_1_n_3 ;
  wire \v_dma_size_reg[5]_i_1_n_0 ;
  wire \v_dma_size_reg[5]_i_1_n_1 ;
  wire \v_dma_size_reg[5]_i_1_n_2 ;
  wire \v_dma_size_reg[5]_i_1_n_3 ;
  wire \v_dma_size_reg[9]_i_1_n_0 ;
  wire \v_dma_size_reg[9]_i_1_n_1 ;
  wire \v_dma_size_reg[9]_i_1_n_2 ;
  wire \v_dma_size_reg[9]_i_1_n_3 ;
  wire vsm_VS_0_fetch_req;
  wire [3:2]\NLW_dma_addr_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dma_addr_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_v_dma_size_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_v_dma_size_reg[29]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFEEEAAAA)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_11 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[1]),
        .I2(rd_avail),
        .I3(id_fifo_not_full),
        .I4(fsm_cs[0]),
        .O(\FSM_sequential_b_fsm.fsm_cs_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_14 
       (.I0(rd_data[16]),
        .I1(rd_data[10]),
        .I2(rd_data[26]),
        .I3(rd_data[15]),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_15 
       (.I0(rd_data[32]),
        .I1(rd_data[23]),
        .I2(rd_data[31]),
        .I3(rd_data[1]),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_16 
       (.I0(rd_data[22]),
        .I1(rd_data[17]),
        .I2(rd_data[20]),
        .I3(rd_data[9]),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_17 
       (.I0(rd_data[8]),
        .I1(rd_data[7]),
        .I2(rd_data[14]),
        .I3(rd_data[4]),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_18 
       (.I0(rd_data[6]),
        .I1(rd_data[5]),
        .I2(rd_data[21]),
        .I3(rd_data[13]),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_4 
       (.I0(rd_data[18]),
        .I1(id_fifo_write),
        .I2(\FSM_sequential_b_fsm.fsm_cs[2]_i_7_n_0 ),
        .I3(\FSM_sequential_b_fsm.fsm_cs[2]_i_8_n_0 ),
        .I4(\FSM_sequential_b_fsm.fsm_cs[2]_i_9_n_0 ),
        .O(\fifo_2_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_7 
       (.I0(rd_data[24]),
        .I1(rd_data[27]),
        .I2(rd_data[25]),
        .I3(rd_data[28]),
        .I4(\FSM_sequential_b_fsm.fsm_cs[2]_i_14_n_0 ),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_8 
       (.I0(rd_data[2]),
        .I1(rd_data[29]),
        .I2(rd_data[11]),
        .I3(rd_data[30]),
        .I4(\FSM_sequential_b_fsm.fsm_cs[2]_i_15_n_0 ),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_9 
       (.I0(\FSM_sequential_b_fsm.fsm_cs[2]_i_16_n_0 ),
        .I1(\FSM_sequential_b_fsm.fsm_cs[2]_i_17_n_0 ),
        .I2(\FSM_sequential_b_fsm.fsm_cs[2]_i_18_n_0 ),
        .I3(rd_data[19]),
        .I4(rd_data[12]),
        .I5(rd_data[3]),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hA95556AA)) 
    \add_1[0]_i_1 
       (.I0(\add_1_reg_n_0_[0] ),
        .I1(vsm_VS_0_fetch_req),
        .I2(reqs_stored),
        .I3(not_full),
        .I4(\add_1[2]_i_2_n_0 ),
        .O(\add_1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBDDDDD44422222)) 
    \add_1[1]_i_1 
       (.I0(\add_1[2]_i_2_n_0 ),
        .I1(\add_1_reg_n_0_[0] ),
        .I2(vsm_VS_0_fetch_req),
        .I3(reqs_stored),
        .I4(not_full),
        .I5(\add_1_reg_n_0_[1] ),
        .O(\add_1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA6AA9AA)) 
    \add_1[2]_i_1__1 
       (.I0(\add_1_reg_n_0_[2] ),
        .I1(\add_1_reg_n_0_[0] ),
        .I2(fifo_write),
        .I3(\add_1[2]_i_2_n_0 ),
        .I4(\add_1_reg_n_0_[1] ),
        .O(\add_1[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \add_1[2]_i_2 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(rd_avail),
        .I4(\add_1_reg_n_0_[2] ),
        .O(\add_1[2]_i_2_n_0 ));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[0]_i_1_n_0 ),
        .Q(\add_1_reg_n_0_[0] ),
        .S(reset_ah));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[1]_i_1_n_0 ),
        .Q(\add_1_reg_n_0_[1] ),
        .S(reset_ah));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[2]_i_1__1_n_0 ),
        .Q(\add_1_reg_n_0_[2] ),
        .S(reset_ah));
  LUT3 #(
    .INIT(8'hC8)) 
    \b_find_req.gen_vsm_input_vectors[0].reqs_stored[0]_i_1 
       (.I0(vsm_VS_0_fetch_req),
        .I1(full_0),
        .I2(reqs_stored),
        .O(fetch_req_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[0]_i_2 
       (.I0(\fifo_2_reg_n_0_[33] ),
        .I1(id_fifo_write),
        .I2(in[0]),
        .O(\fifo_2_reg[33]_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[13]_i_2 
       (.I0(in[16]),
        .I1(\fifo_2_reg_n_0_[49] ),
        .I2(id_fifo_write),
        .O(\dma_addr[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[13]_i_3 
       (.I0(in[15]),
        .I1(\fifo_2_reg_n_0_[48] ),
        .I2(id_fifo_write),
        .O(\dma_addr[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[13]_i_4 
       (.I0(in[14]),
        .I1(\fifo_2_reg_n_0_[47] ),
        .I2(id_fifo_write),
        .O(\dma_addr[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[13]_i_5 
       (.I0(in[13]),
        .I1(\fifo_2_reg_n_0_[46] ),
        .I2(id_fifo_write),
        .O(\dma_addr[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[17]_i_2 
       (.I0(in[20]),
        .I1(\fifo_2_reg_n_0_[53] ),
        .I2(id_fifo_write),
        .O(\dma_addr[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[17]_i_3 
       (.I0(in[19]),
        .I1(\fifo_2_reg_n_0_[52] ),
        .I2(id_fifo_write),
        .O(\dma_addr[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[17]_i_4 
       (.I0(in[18]),
        .I1(\fifo_2_reg_n_0_[51] ),
        .I2(id_fifo_write),
        .O(\dma_addr[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[17]_i_5 
       (.I0(in[17]),
        .I1(\fifo_2_reg_n_0_[50] ),
        .I2(id_fifo_write),
        .O(\dma_addr[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[1]_i_3 
       (.I0(in[4]),
        .I1(\fifo_2_reg_n_0_[37] ),
        .I2(id_fifo_write),
        .O(\dma_addr[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[1]_i_4 
       (.I0(in[3]),
        .I1(\fifo_2_reg_n_0_[36] ),
        .I2(id_fifo_write),
        .O(\dma_addr[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[1]_i_5 
       (.I0(in[2]),
        .I1(\fifo_2_reg_n_0_[35] ),
        .I2(id_fifo_write),
        .O(\dma_addr[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[1]_i_6 
       (.I0(\fifo_2_reg_n_0_[34] ),
        .I1(id_fifo_write),
        .I2(in[1]),
        .O(\dma_addr[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[21]_i_2 
       (.I0(\fifo_2_reg_n_0_[57] ),
        .I1(id_fifo_write),
        .I2(in[24]),
        .O(\dma_addr[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[21]_i_3 
       (.I0(\fifo_2_reg_n_0_[56] ),
        .I1(id_fifo_write),
        .I2(in[23]),
        .O(\dma_addr[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[21]_i_4 
       (.I0(in[22]),
        .I1(\fifo_2_reg_n_0_[55] ),
        .I2(id_fifo_write),
        .O(\dma_addr[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[21]_i_5 
       (.I0(in[21]),
        .I1(\fifo_2_reg_n_0_[54] ),
        .I2(id_fifo_write),
        .O(\dma_addr[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[25]_i_2 
       (.I0(\fifo_2_reg_n_0_[61] ),
        .I1(id_fifo_write),
        .I2(in[28]),
        .O(\dma_addr[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[25]_i_3 
       (.I0(\fifo_2_reg_n_0_[60] ),
        .I1(id_fifo_write),
        .I2(in[27]),
        .O(\dma_addr[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[25]_i_4 
       (.I0(\fifo_2_reg_n_0_[59] ),
        .I1(id_fifo_write),
        .I2(in[26]),
        .O(\dma_addr[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[25]_i_5 
       (.I0(\fifo_2_reg_n_0_[58] ),
        .I1(id_fifo_write),
        .I2(in[25]),
        .O(\dma_addr[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[29]_i_2 
       (.I0(\fifo_2_reg_n_0_[64] ),
        .I1(id_fifo_write),
        .I2(in[31]),
        .O(\dma_addr[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[29]_i_3 
       (.I0(\fifo_2_reg_n_0_[63] ),
        .I1(id_fifo_write),
        .I2(in[30]),
        .O(\dma_addr[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dma_addr[29]_i_4 
       (.I0(\fifo_2_reg_n_0_[62] ),
        .I1(id_fifo_write),
        .I2(in[29]),
        .O(\dma_addr[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[5]_i_2 
       (.I0(in[8]),
        .I1(\fifo_2_reg_n_0_[41] ),
        .I2(id_fifo_write),
        .O(\dma_addr[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[5]_i_3 
       (.I0(in[7]),
        .I1(\fifo_2_reg_n_0_[40] ),
        .I2(id_fifo_write),
        .O(\dma_addr[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[5]_i_4 
       (.I0(in[6]),
        .I1(\fifo_2_reg_n_0_[39] ),
        .I2(id_fifo_write),
        .O(\dma_addr[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[5]_i_5 
       (.I0(in[5]),
        .I1(\fifo_2_reg_n_0_[38] ),
        .I2(id_fifo_write),
        .O(\dma_addr[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[9]_i_2 
       (.I0(in[12]),
        .I1(\fifo_2_reg_n_0_[45] ),
        .I2(id_fifo_write),
        .O(\dma_addr[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[9]_i_3 
       (.I0(in[11]),
        .I1(\fifo_2_reg_n_0_[44] ),
        .I2(id_fifo_write),
        .O(\dma_addr[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[9]_i_4 
       (.I0(in[10]),
        .I1(\fifo_2_reg_n_0_[43] ),
        .I2(id_fifo_write),
        .O(\dma_addr[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \dma_addr[9]_i_5 
       (.I0(in[9]),
        .I1(\fifo_2_reg_n_0_[42] ),
        .I2(id_fifo_write),
        .O(\dma_addr[9]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dma_addr_reg[13]_i_1 
       (.CI(\dma_addr_reg[9]_i_1_n_0 ),
        .CO({\dma_addr_reg[13]_i_1_n_0 ,\dma_addr_reg[13]_i_1_n_1 ,\dma_addr_reg[13]_i_1_n_2 ,\dma_addr_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,DI,DI,DI}),
        .O(not_full_1_reg_3),
        .S({\dma_addr[13]_i_2_n_0 ,\dma_addr[13]_i_3_n_0 ,\dma_addr[13]_i_4_n_0 ,\dma_addr[13]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dma_addr_reg[17]_i_1 
       (.CI(\dma_addr_reg[13]_i_1_n_0 ),
        .CO({\dma_addr_reg[17]_i_1_n_0 ,\dma_addr_reg[17]_i_1_n_1 ,\dma_addr_reg[17]_i_1_n_2 ,\dma_addr_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,DI,DI,DI}),
        .O(not_full_1_reg_4),
        .S({\dma_addr[17]_i_2_n_0 ,\dma_addr[17]_i_3_n_0 ,\dma_addr[17]_i_4_n_0 ,\dma_addr[17]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dma_addr_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\dma_addr_reg[1]_i_1_n_0 ,\dma_addr_reg[1]_i_1_n_1 ,\dma_addr_reg[1]_i_1_n_2 ,\dma_addr_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,DI,DI,1'b0}),
        .O(not_full_1_reg_0),
        .S({\dma_addr[1]_i_3_n_0 ,\dma_addr[1]_i_4_n_0 ,\dma_addr[1]_i_5_n_0 ,\dma_addr[1]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dma_addr_reg[21]_i_1 
       (.CI(\dma_addr_reg[17]_i_1_n_0 ),
        .CO({\dma_addr_reg[21]_i_1_n_0 ,\dma_addr_reg[21]_i_1_n_1 ,\dma_addr_reg[21]_i_1_n_2 ,\dma_addr_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,DI}),
        .O(not_full_1_reg_5),
        .S({\dma_addr[21]_i_2_n_0 ,\dma_addr[21]_i_3_n_0 ,\dma_addr[21]_i_4_n_0 ,\dma_addr[21]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dma_addr_reg[25]_i_1 
       (.CI(\dma_addr_reg[21]_i_1_n_0 ),
        .CO({\dma_addr_reg[25]_i_1_n_0 ,\dma_addr_reg[25]_i_1_n_1 ,\dma_addr_reg[25]_i_1_n_2 ,\dma_addr_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\fifo_2_reg[61]_0 ),
        .S({\dma_addr[25]_i_2_n_0 ,\dma_addr[25]_i_3_n_0 ,\dma_addr[25]_i_4_n_0 ,\dma_addr[25]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dma_addr_reg[29]_i_1 
       (.CI(\dma_addr_reg[25]_i_1_n_0 ),
        .CO({\NLW_dma_addr_reg[29]_i_1_CO_UNCONNECTED [3:2],\dma_addr_reg[29]_i_1_n_2 ,\dma_addr_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dma_addr_reg[29]_i_1_O_UNCONNECTED [3],\fifo_2_reg[64]_0 }),
        .S({1'b0,\dma_addr[29]_i_2_n_0 ,\dma_addr[29]_i_3_n_0 ,\dma_addr[29]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dma_addr_reg[5]_i_1 
       (.CI(\dma_addr_reg[1]_i_1_n_0 ),
        .CO({\dma_addr_reg[5]_i_1_n_0 ,\dma_addr_reg[5]_i_1_n_1 ,\dma_addr_reg[5]_i_1_n_2 ,\dma_addr_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,DI,DI,DI}),
        .O(not_full_1_reg_1),
        .S({\dma_addr[5]_i_2_n_0 ,\dma_addr[5]_i_3_n_0 ,\dma_addr[5]_i_4_n_0 ,\dma_addr[5]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \dma_addr_reg[9]_i_1 
       (.CI(\dma_addr_reg[5]_i_1_n_0 ),
        .CO({\dma_addr_reg[9]_i_1_n_0 ,\dma_addr_reg[9]_i_1_n_1 ,\dma_addr_reg[9]_i_1_n_2 ,\dma_addr_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,DI,DI,DI}),
        .O(not_full_1_reg_2),
        .S({\dma_addr[9]_i_2_n_0 ,\dma_addr[9]_i_3_n_0 ,\dma_addr[9]_i_4_n_0 ,\dma_addr[9]_i_5_n_0 }));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][10]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [9]),
        .Q(\fifo_1_reg[3][10]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][11]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [10]),
        .Q(\fifo_1_reg[3][11]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][12]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [11]),
        .Q(\fifo_1_reg[3][12]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][13]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [12]),
        .Q(\fifo_1_reg[3][13]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][14]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [13]),
        .Q(\fifo_1_reg[3][14]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][15]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [14]),
        .Q(\fifo_1_reg[3][15]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][16]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [15]),
        .Q(\fifo_1_reg[3][16]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][17]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [16]),
        .Q(\fifo_1_reg[3][17]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][18]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [17]),
        .Q(\fifo_1_reg[3][18]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][19]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [18]),
        .Q(\fifo_1_reg[3][19]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][1]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [0]),
        .Q(\fifo_1_reg[3][1]_srl4_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \fifo_1_reg[3][1]_srl4_i_1 
       (.I0(not_full),
        .I1(reqs_stored),
        .I2(vsm_VS_0_fetch_req),
        .O(fifo_write));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][20]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [19]),
        .Q(\fifo_1_reg[3][20]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][21]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [20]),
        .Q(\fifo_1_reg[3][21]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][22]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [21]),
        .Q(\fifo_1_reg[3][22]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][23]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [22]),
        .Q(\fifo_1_reg[3][23]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][24]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [23]),
        .Q(\fifo_1_reg[3][24]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][25]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [24]),
        .Q(\fifo_1_reg[3][25]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][26]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [25]),
        .Q(\fifo_1_reg[3][26]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][27]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [26]),
        .Q(\fifo_1_reg[3][27]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][28]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [27]),
        .Q(\fifo_1_reg[3][28]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][29]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [28]),
        .Q(\fifo_1_reg[3][29]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][2]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [1]),
        .Q(\fifo_1_reg[3][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][30]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [29]),
        .Q(\fifo_1_reg[3][30]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][31]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [30]),
        .Q(\fifo_1_reg[3][31]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][32]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [31]),
        .Q(\fifo_1_reg[3][32]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][33]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [32]),
        .Q(\fifo_1_reg[3][33]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][34]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [33]),
        .Q(\fifo_1_reg[3][34]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][35]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [34]),
        .Q(\fifo_1_reg[3][35]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][36]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [35]),
        .Q(\fifo_1_reg[3][36]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][37]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [36]),
        .Q(\fifo_1_reg[3][37]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][38]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [37]),
        .Q(\fifo_1_reg[3][38]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][39]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [38]),
        .Q(\fifo_1_reg[3][39]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][3]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [2]),
        .Q(\fifo_1_reg[3][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][40]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [39]),
        .Q(\fifo_1_reg[3][40]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][41]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [40]),
        .Q(\fifo_1_reg[3][41]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][42]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [41]),
        .Q(\fifo_1_reg[3][42]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][43]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [42]),
        .Q(\fifo_1_reg[3][43]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][44]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [43]),
        .Q(\fifo_1_reg[3][44]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][45]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [44]),
        .Q(\fifo_1_reg[3][45]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][46]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [45]),
        .Q(\fifo_1_reg[3][46]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][47]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [46]),
        .Q(\fifo_1_reg[3][47]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][48]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [47]),
        .Q(\fifo_1_reg[3][48]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][49]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [48]),
        .Q(\fifo_1_reg[3][49]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][4]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [3]),
        .Q(\fifo_1_reg[3][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][50]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [49]),
        .Q(\fifo_1_reg[3][50]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][51]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [50]),
        .Q(\fifo_1_reg[3][51]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][52]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [51]),
        .Q(\fifo_1_reg[3][52]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][53]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [52]),
        .Q(\fifo_1_reg[3][53]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][54]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [53]),
        .Q(\fifo_1_reg[3][54]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][55]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [54]),
        .Q(\fifo_1_reg[3][55]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][56]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [55]),
        .Q(\fifo_1_reg[3][56]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][57]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [56]),
        .Q(\fifo_1_reg[3][57]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][58]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [57]),
        .Q(\fifo_1_reg[3][58]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][59]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [58]),
        .Q(\fifo_1_reg[3][59]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][5]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [4]),
        .Q(\fifo_1_reg[3][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][60]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [59]),
        .Q(\fifo_1_reg[3][60]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][61]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [60]),
        .Q(\fifo_1_reg[3][61]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][62]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [61]),
        .Q(\fifo_1_reg[3][62]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][63]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [62]),
        .Q(\fifo_1_reg[3][63]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][64]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [63]),
        .Q(\fifo_1_reg[3][64]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][66]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [64]),
        .Q(\fifo_1_reg[3][66]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][6]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [5]),
        .Q(\fifo_1_reg[3][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][7]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [6]),
        .Q(\fifo_1_reg[3][7]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][8]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [7]),
        .Q(\fifo_1_reg[3][8]_srl4_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] " *) 
  (* srl_name = "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[3][9]_srl4 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(fifo_write),
        .CLK(clk),
        .D(\fifo_2_reg[66]_0 [8]),
        .Q(\fifo_1_reg[3][9]_srl4_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \fifo_1_reg[7][1]_srl8_i_1 
       (.I0(fsm_cs[2]),
        .I1(fsm_cs[0]),
        .I2(fsm_cs[1]),
        .I3(rd_avail),
        .I4(id_fifo_not_full),
        .O(id_fifo_write));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][10]_srl4_n_0 ),
        .Q(rd_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][11]_srl4_n_0 ),
        .Q(rd_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][12]_srl4_n_0 ),
        .Q(rd_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][13]_srl4_n_0 ),
        .Q(rd_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][14]_srl4_n_0 ),
        .Q(rd_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][15]_srl4_n_0 ),
        .Q(rd_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][16]_srl4_n_0 ),
        .Q(rd_data[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][17]_srl4_n_0 ),
        .Q(rd_data[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][18]_srl4_n_0 ),
        .Q(rd_data[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][19]_srl4_n_0 ),
        .Q(rd_data[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][1]_srl4_n_0 ),
        .Q(rd_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][20]_srl4_n_0 ),
        .Q(rd_data[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][21]_srl4_n_0 ),
        .Q(rd_data[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][22]_srl4_n_0 ),
        .Q(rd_data[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][23]_srl4_n_0 ),
        .Q(rd_data[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][24]_srl4_n_0 ),
        .Q(rd_data[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][25]_srl4_n_0 ),
        .Q(rd_data[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][26]_srl4_n_0 ),
        .Q(rd_data[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][27]_srl4_n_0 ),
        .Q(rd_data[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][28]_srl4_n_0 ),
        .Q(rd_data[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][29]_srl4_n_0 ),
        .Q(rd_data[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][2]_srl4_n_0 ),
        .Q(rd_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][30]_srl4_n_0 ),
        .Q(rd_data[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][31]_srl4_n_0 ),
        .Q(rd_data[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][32]_srl4_n_0 ),
        .Q(rd_data[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][33]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][34]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][35]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][36]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][37]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][38]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][39]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][3]_srl4_n_0 ),
        .Q(rd_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][40]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][41]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][42]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][43]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][44]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][45]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][46]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][47]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][48]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][49]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][4]_srl4_n_0 ),
        .Q(rd_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][50]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][51]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][52]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][53]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][54]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][55]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][56]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][57]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][58]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][59]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][5]_srl4_n_0 ),
        .Q(rd_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][60]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][61]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][62]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][63]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[64] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][64]_srl4_n_0 ),
        .Q(\fifo_2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[66] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][66]_srl4_n_0 ),
        .Q(Q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][6]_srl4_n_0 ),
        .Q(rd_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][7]_srl4_n_0 ),
        .Q(rd_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][8]_srl4_n_0 ),
        .Q(rd_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[3][9]_srl4_n_0 ),
        .Q(rd_data[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDDD0040)) 
    full_1_i_1
       (.I0(\add_1[2]_i_2_n_0 ),
        .I1(fifo_write),
        .I2(\add_1_reg_n_0_[1] ),
        .I3(\add_1_reg_n_0_[0] ),
        .I4(full_0),
        .O(full_1_i_1_n_0));
  (* register_duplication = "no" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_set = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    full_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(full_1_i_1_n_0),
        .Q(full_0),
        .R(reset_ah));
  LUT6 #(
    .INIT(64'hFFAAFFAAABAAFFAA)) 
    not_full_1_i_1__1
       (.I0(\add_1[2]_i_2_n_0 ),
        .I1(vsm_VS_0_fetch_req),
        .I2(reqs_stored),
        .I3(not_full),
        .I4(\add_1_reg_n_0_[1] ),
        .I5(\add_1_reg_n_0_[0] ),
        .O(not_full_1_i_1__1_n_0));
  (* register_duplication = "no" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    not_full_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(not_full_1_i_1__1_n_0),
        .Q(not_full),
        .S(reset_ah));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT1 #(
    .INIT(2'h1)) 
    rd_avail_2_i_1
       (.I0(\add_1_reg_n_0_[2] ),
        .O(GLB_if));
  (* use_clock_enable = "no" *) 
  (* use_sync_set = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_avail_2_reg
       (.C(clk),
        .CE(1'b1),
        .D(GLB_if),
        .Q(rd_avail),
        .R(reset_ah));
  LUT4 #(
    .INIT(16'h4000)) 
    recheck_id_reg_source_i_1
       (.I0(recheck_id_reg_source_reg),
        .I1(recheck_id_reg_source_reg_0),
        .I2(id_fifo_write),
        .I3(recheck_id_reg_source_reg_1),
        .O(recheck_id_reg_source0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upper_segment[0]_i_1 
       (.I0(rd_data[24]),
        .I1(id_fifo_write),
        .I2(v_dma_size[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upper_segment[1]_i_1 
       (.I0(rd_data[25]),
        .I1(id_fifo_write),
        .I2(v_dma_size[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upper_segment[2]_i_1 
       (.I0(rd_data[26]),
        .I1(id_fifo_write),
        .I2(v_dma_size[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upper_segment[3]_i_1 
       (.I0(rd_data[27]),
        .I1(id_fifo_write),
        .I2(v_dma_size[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upper_segment[4]_i_1 
       (.I0(rd_data[28]),
        .I1(id_fifo_write),
        .I2(v_dma_size[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upper_segment[5]_i_1 
       (.I0(rd_data[29]),
        .I1(id_fifo_write),
        .I2(v_dma_size[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upper_segment[6]_i_1 
       (.I0(rd_data[30]),
        .I1(id_fifo_write),
        .I2(v_dma_size[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upper_segment[7]_i_1 
       (.I0(rd_data[31]),
        .I1(id_fifo_write),
        .I2(v_dma_size[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \upper_segment[8]_i_1 
       (.I0(rd_data[32]),
        .I1(id_fifo_write),
        .I2(v_dma_size[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[0]_i_1 
       (.I0(rd_data[1]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[0]),
        .O(\fifo_2_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[13]_i_2 
       (.I0(rd_data[17]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[16]),
        .O(\v_dma_size[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[13]_i_3 
       (.I0(rd_data[16]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[15]),
        .O(\v_dma_size[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[13]_i_4 
       (.I0(rd_data[15]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[14]),
        .O(\v_dma_size[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[13]_i_5 
       (.I0(rd_data[14]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[13]),
        .O(\v_dma_size[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[17]_i_2 
       (.I0(rd_data[21]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[20]),
        .O(\v_dma_size[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[17]_i_3 
       (.I0(rd_data[20]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[19]),
        .O(\v_dma_size[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[17]_i_4 
       (.I0(rd_data[19]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[18]),
        .O(\v_dma_size[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[17]_i_5 
       (.I0(rd_data[18]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[17]),
        .O(\v_dma_size[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[1]_i_2 
       (.I0(rd_data[5]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[4]),
        .O(\v_dma_size[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[1]_i_3 
       (.I0(rd_data[4]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[3]),
        .O(\v_dma_size[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \v_dma_size[1]_i_4 
       (.I0(cmd_fifo_write),
        .I1(v_dma_size_reg[2]),
        .I2(id_fifo_write),
        .I3(rd_data[3]),
        .O(\v_dma_size[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[1]_i_5 
       (.I0(rd_data[2]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[1]),
        .O(\v_dma_size[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \v_dma_size[21]_i_2 
       (.I0(cmd_fifo_write),
        .I1(v_dma_size_reg[24]),
        .I2(id_fifo_write),
        .I3(rd_data[25]),
        .O(\v_dma_size[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \v_dma_size[21]_i_3 
       (.I0(cmd_fifo_write),
        .I1(v_dma_size_reg[23]),
        .I2(id_fifo_write),
        .I3(rd_data[24]),
        .O(\v_dma_size[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[21]_i_4 
       (.I0(rd_data[23]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[22]),
        .O(\v_dma_size[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[21]_i_5 
       (.I0(rd_data[22]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[21]),
        .O(\v_dma_size[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \v_dma_size[25]_i_2 
       (.I0(cmd_fifo_write),
        .I1(v_dma_size_reg[28]),
        .I2(id_fifo_write),
        .I3(rd_data[29]),
        .O(\v_dma_size[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \v_dma_size[25]_i_3 
       (.I0(cmd_fifo_write),
        .I1(v_dma_size_reg[27]),
        .I2(id_fifo_write),
        .I3(rd_data[28]),
        .O(\v_dma_size[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \v_dma_size[25]_i_4 
       (.I0(cmd_fifo_write),
        .I1(v_dma_size_reg[26]),
        .I2(id_fifo_write),
        .I3(rd_data[27]),
        .O(\v_dma_size[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \v_dma_size[25]_i_5 
       (.I0(cmd_fifo_write),
        .I1(v_dma_size_reg[25]),
        .I2(id_fifo_write),
        .I3(rd_data[26]),
        .O(\v_dma_size[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \v_dma_size[29]_i_2 
       (.I0(cmd_fifo_write),
        .I1(v_dma_size_reg[31]),
        .I2(id_fifo_write),
        .I3(rd_data[32]),
        .O(\v_dma_size[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \v_dma_size[29]_i_3 
       (.I0(cmd_fifo_write),
        .I1(v_dma_size_reg[30]),
        .I2(id_fifo_write),
        .I3(rd_data[31]),
        .O(\v_dma_size[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \v_dma_size[29]_i_4 
       (.I0(cmd_fifo_write),
        .I1(v_dma_size_reg[29]),
        .I2(id_fifo_write),
        .I3(rd_data[30]),
        .O(\v_dma_size[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[5]_i_2 
       (.I0(rd_data[9]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[8]),
        .O(\v_dma_size[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[5]_i_3 
       (.I0(rd_data[8]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[7]),
        .O(\v_dma_size[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[5]_i_4 
       (.I0(rd_data[7]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[6]),
        .O(\v_dma_size[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[5]_i_5 
       (.I0(rd_data[6]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[5]),
        .O(\v_dma_size[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[9]_i_2 
       (.I0(rd_data[13]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[12]),
        .O(\v_dma_size[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[9]_i_3 
       (.I0(rd_data[12]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[11]),
        .O(\v_dma_size[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[9]_i_4 
       (.I0(rd_data[11]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[10]),
        .O(\v_dma_size[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \v_dma_size[9]_i_5 
       (.I0(rd_data[10]),
        .I1(id_fifo_write),
        .I2(v_dma_size_reg[9]),
        .O(\v_dma_size[9]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \v_dma_size_reg[13]_i_1 
       (.CI(\v_dma_size_reg[9]_i_1_n_0 ),
        .CO({\v_dma_size_reg[13]_i_1_n_0 ,\v_dma_size_reg[13]_i_1_n_1 ,\v_dma_size_reg[13]_i_1_n_2 ,\v_dma_size_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\fifo_2_reg[17]_0 ),
        .S({\v_dma_size[13]_i_2_n_0 ,\v_dma_size[13]_i_3_n_0 ,\v_dma_size[13]_i_4_n_0 ,\v_dma_size[13]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \v_dma_size_reg[17]_i_1 
       (.CI(\v_dma_size_reg[13]_i_1_n_0 ),
        .CO({\v_dma_size_reg[17]_i_1_n_0 ,\v_dma_size_reg[17]_i_1_n_1 ,\v_dma_size_reg[17]_i_1_n_2 ,\v_dma_size_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\fifo_2_reg[21]_0 ),
        .S({\v_dma_size[17]_i_2_n_0 ,\v_dma_size[17]_i_3_n_0 ,\v_dma_size[17]_i_4_n_0 ,\v_dma_size[17]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \v_dma_size_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\v_dma_size_reg[1]_i_1_n_0 ,\v_dma_size_reg[1]_i_1_n_1 ,\v_dma_size_reg[1]_i_1_n_2 ,\v_dma_size_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmd_fifo_write,1'b0}),
        .O(O),
        .S({\v_dma_size[1]_i_2_n_0 ,\v_dma_size[1]_i_3_n_0 ,\v_dma_size[1]_i_4_n_0 ,\v_dma_size[1]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \v_dma_size_reg[21]_i_1 
       (.CI(\v_dma_size_reg[17]_i_1_n_0 ),
        .CO({\v_dma_size_reg[21]_i_1_n_0 ,\v_dma_size_reg[21]_i_1_n_1 ,\v_dma_size_reg[21]_i_1_n_2 ,\v_dma_size_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({cmd_fifo_write,cmd_fifo_write,1'b0,1'b0}),
        .O(\FSM_sequential_b_fsm.fsm_cs_reg[0] ),
        .S({\v_dma_size[21]_i_2_n_0 ,\v_dma_size[21]_i_3_n_0 ,\v_dma_size[21]_i_4_n_0 ,\v_dma_size[21]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \v_dma_size_reg[25]_i_1 
       (.CI(\v_dma_size_reg[21]_i_1_n_0 ),
        .CO({\v_dma_size_reg[25]_i_1_n_0 ,\v_dma_size_reg[25]_i_1_n_1 ,\v_dma_size_reg[25]_i_1_n_2 ,\v_dma_size_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({cmd_fifo_write,cmd_fifo_write,cmd_fifo_write,cmd_fifo_write}),
        .O(\FSM_sequential_b_fsm.fsm_cs_reg[0]_0 ),
        .S({\v_dma_size[25]_i_2_n_0 ,\v_dma_size[25]_i_3_n_0 ,\v_dma_size[25]_i_4_n_0 ,\v_dma_size[25]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \v_dma_size_reg[29]_i_1 
       (.CI(\v_dma_size_reg[25]_i_1_n_0 ),
        .CO({\NLW_v_dma_size_reg[29]_i_1_CO_UNCONNECTED [3:2],\v_dma_size_reg[29]_i_1_n_2 ,\v_dma_size_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmd_fifo_write,cmd_fifo_write}),
        .O({\NLW_v_dma_size_reg[29]_i_1_O_UNCONNECTED [3],\FSM_sequential_b_fsm.fsm_cs_reg[0]_1 }),
        .S({1'b0,\v_dma_size[29]_i_2_n_0 ,\v_dma_size[29]_i_3_n_0 ,\v_dma_size[29]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \v_dma_size_reg[5]_i_1 
       (.CI(\v_dma_size_reg[1]_i_1_n_0 ),
        .CO({\v_dma_size_reg[5]_i_1_n_0 ,\v_dma_size_reg[5]_i_1_n_1 ,\v_dma_size_reg[5]_i_1_n_2 ,\v_dma_size_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\fifo_2_reg[9]_0 ),
        .S({\v_dma_size[5]_i_2_n_0 ,\v_dma_size[5]_i_3_n_0 ,\v_dma_size[5]_i_4_n_0 ,\v_dma_size[5]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \v_dma_size_reg[9]_i_1 
       (.CI(\v_dma_size_reg[5]_i_1_n_0 ),
        .CO({\v_dma_size_reg[9]_i_1_n_0 ,\v_dma_size_reg[9]_i_1_n_1 ,\v_dma_size_reg[9]_i_1_n_2 ,\v_dma_size_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\fifo_2_reg[13]_0 ),
        .S({\v_dma_size[9]_i_2_n_0 ,\v_dma_size[9]_i_3_n_0 ,\v_dma_size[9]_i_4_n_0 ,\v_dma_size[9]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "glb_srl_fifo" *) 
module design_1_dfx_controller_0_0_glb_srl_fifo__parameterized1
   (id_fifo_not_full,
    aempty,
    DI,
    not_full_1_reg_0,
    \add_1_reg[3]_0 ,
    id_fifo_read,
    one_word_bs_detected_reg,
    two_word_bs_detected_reg,
    \fifo_2_reg[1]_0 ,
    \FSM_sequential_b_fsm.fsm_cs_reg[2] ,
    \FSM_sequential_b_fsm.fsm_cs_reg[0] ,
    \FSM_sequential_b_fsm.fsm_cs_reg[2]_0 ,
    id_fifo_write,
    Q,
    clk,
    reset_ah,
    rd_avail,
    fsm_cs,
    cmd_fifo_not_full,
    recheck_id_reg_source,
    \FSM_sequential_b_fsm.fsm_cs_reg[2]_1 ,
    two_word_bs_detected_reg_0,
    id_fifo_read_d2,
    one_word_bs_detected_reg_0,
    bad_config_error_i,
    \FSM_sequential_b_fsm.fsm_cs_reg[0]_0 ,
    upper_segment_is_zero,
    \FSM_sequential_b_fsm.fsm_cs_reg[0]_1 ,
    \FSM_sequential_b_fsm.fsm_cs_reg[0]_2 ,
    \FSM_sequential_b_fsm.fsm_cs_reg[0]_3 ,
    id_fifo_read_d1_reg,
    reset,
    two_word_bs_detected_reg_1,
    id_fifo_almost_empty_d1,
    id_fifo_read_d1,
    \rm_id_o_reg[0] ,
    \FSM_sequential_b_fsm.fsm_cs_reg[2]_2 ,
    \FSM_sequential_b_fsm.fsm_cs_reg[2]_3 ,
    \FSM_sequential_b_fsm.fsm_cs_reg[2]_4 );
  output id_fifo_not_full;
  output aempty;
  output [0:0]DI;
  output not_full_1_reg_0;
  output [0:0]\add_1_reg[3]_0 ;
  output id_fifo_read;
  output one_word_bs_detected_reg;
  output two_word_bs_detected_reg;
  output \fifo_2_reg[1]_0 ;
  output \FSM_sequential_b_fsm.fsm_cs_reg[2] ;
  output \FSM_sequential_b_fsm.fsm_cs_reg[0] ;
  output \FSM_sequential_b_fsm.fsm_cs_reg[2]_0 ;
  input id_fifo_write;
  input [0:0]Q;
  input clk;
  input reset_ah;
  input rd_avail;
  input [2:0]fsm_cs;
  input cmd_fifo_not_full;
  input recheck_id_reg_source;
  input \FSM_sequential_b_fsm.fsm_cs_reg[2]_1 ;
  input two_word_bs_detected_reg_0;
  input id_fifo_read_d2;
  input one_word_bs_detected_reg_0;
  input bad_config_error_i;
  input \FSM_sequential_b_fsm.fsm_cs_reg[0]_0 ;
  input upper_segment_is_zero;
  input \FSM_sequential_b_fsm.fsm_cs_reg[0]_1 ;
  input \FSM_sequential_b_fsm.fsm_cs_reg[0]_2 ;
  input \FSM_sequential_b_fsm.fsm_cs_reg[0]_3 ;
  input id_fifo_read_d1_reg;
  input reset;
  input two_word_bs_detected_reg_1;
  input id_fifo_almost_empty_d1;
  input id_fifo_read_d1;
  input [0:0]\rm_id_o_reg[0] ;
  input \FSM_sequential_b_fsm.fsm_cs_reg[2]_2 ;
  input \FSM_sequential_b_fsm.fsm_cs_reg[2]_3 ;
  input \FSM_sequential_b_fsm.fsm_cs_reg[2]_4 ;

  wire [0:0]DI;
  wire \FSM_sequential_b_fsm.fsm_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs[2]_i_6_n_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[0] ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[0]_2 ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[0]_3 ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[2] ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[2]_2 ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[2]_3 ;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[2]_4 ;
  wire GLB_if;
  wire [0:0]Q;
  wire \add_1[0]_i_1__1_n_0 ;
  wire \add_1[1]_i_1__0_n_0 ;
  wire \add_1[2]_i_1_n_0 ;
  wire \add_1[3]_i_1__0_n_0 ;
  wire \add_1[3]_i_2_n_0 ;
  wire [0:0]\add_1_reg[3]_0 ;
  wire \add_1_reg_n_0_[0] ;
  wire \add_1_reg_n_0_[1] ;
  wire \add_1_reg_n_0_[2] ;
  wire aempty;
  wire aempty_1_i_1_n_0;
  wire bad_config_error_i;
  wire clk;
  wire cmd_fifo_not_full;
  wire \fifo_1_reg[7][1]_srl8_n_0 ;
  wire \fifo_2_reg[1]_0 ;
  wire \fifo_2_reg_n_0_[1] ;
  wire [2:0]fsm_cs;
  wire id_fifo_almost_empty_d1;
  wire id_fifo_not_full;
  wire id_fifo_read;
  wire id_fifo_read_d1;
  wire id_fifo_read_d1_reg;
  wire id_fifo_read_d2;
  wire id_fifo_write;
  wire ids_avail;
  wire not_full_1_i_1_n_0;
  wire not_full_1_reg_0;
  wire one_word_bs_detected_i_2_n_0;
  wire one_word_bs_detected_i_3_n_0;
  wire one_word_bs_detected_reg;
  wire one_word_bs_detected_reg_0;
  wire rd_avail;
  wire recheck_id_reg_source;
  wire reset;
  wire reset_ah;
  wire \rm_id_o[0]_i_2_n_0 ;
  wire [0:0]\rm_id_o_reg[0] ;
  wire two_word_bs_detected_i_2_n_0;
  wire two_word_bs_detected_reg;
  wire two_word_bs_detected_reg_0;
  wire two_word_bs_detected_reg_1;
  wire upper_segment_is_zero;

  LUT6 #(
    .INIT(64'hBAFEFFFFAFEF0000)) 
    \FSM_sequential_b_fsm.fsm_cs[0]_i_1 
       (.I0(\FSM_sequential_b_fsm.fsm_cs_reg[2]_3 ),
        .I1(fsm_cs[2]),
        .I2(fsm_cs[1]),
        .I3(\FSM_sequential_b_fsm.fsm_cs[0]_i_2_n_0 ),
        .I4(\FSM_sequential_b_fsm.fsm_cs[2]_i_6_n_0 ),
        .I5(fsm_cs[0]),
        .O(\FSM_sequential_b_fsm.fsm_cs_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFB0000FFFBFFFB)) 
    \FSM_sequential_b_fsm.fsm_cs[0]_i_2 
       (.I0(\add_1_reg[3]_0 ),
        .I1(aempty),
        .I2(\FSM_sequential_b_fsm.fsm_cs_reg[2]_1 ),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .I5(reset),
        .O(\FSM_sequential_b_fsm.fsm_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00FFFF0F440000)) 
    \FSM_sequential_b_fsm.fsm_cs[1]_i_1 
       (.I0(\FSM_sequential_b_fsm.fsm_cs_reg[2]_3 ),
        .I1(fsm_cs[0]),
        .I2(\FSM_sequential_b_fsm.fsm_cs[1]_i_2_n_0 ),
        .I3(fsm_cs[2]),
        .I4(\FSM_sequential_b_fsm.fsm_cs[2]_i_6_n_0 ),
        .I5(fsm_cs[1]),
        .O(\FSM_sequential_b_fsm.fsm_cs_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFF00FBFB0000)) 
    \FSM_sequential_b_fsm.fsm_cs[1]_i_2 
       (.I0(\add_1_reg[3]_0 ),
        .I1(aempty),
        .I2(\FSM_sequential_b_fsm.fsm_cs_reg[2]_1 ),
        .I3(reset),
        .I4(fsm_cs[0]),
        .I5(fsm_cs[1]),
        .O(\FSM_sequential_b_fsm.fsm_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFFFFFBAA0000)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_1 
       (.I0(\FSM_sequential_b_fsm.fsm_cs_reg[2]_2 ),
        .I1(\FSM_sequential_b_fsm.fsm_cs[2]_i_3_n_0 ),
        .I2(\FSM_sequential_b_fsm.fsm_cs_reg[2]_3 ),
        .I3(\FSM_sequential_b_fsm.fsm_cs_reg[2]_4 ),
        .I4(\FSM_sequential_b_fsm.fsm_cs[2]_i_6_n_0 ),
        .I5(fsm_cs[2]),
        .O(\FSM_sequential_b_fsm.fsm_cs_reg[2] ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_3 
       (.I0(\FSM_sequential_b_fsm.fsm_cs_reg[2]_1 ),
        .I1(aempty),
        .I2(\add_1_reg[3]_0 ),
        .I3(fsm_cs[2]),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFF30AA20FF30)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_6 
       (.I0(\FSM_sequential_b_fsm.fsm_cs[2]_i_3_n_0 ),
        .I1(\FSM_sequential_b_fsm.fsm_cs_reg[0]_0 ),
        .I2(upper_segment_is_zero),
        .I3(\FSM_sequential_b_fsm.fsm_cs_reg[0]_1 ),
        .I4(\FSM_sequential_b_fsm.fsm_cs_reg[0]_2 ),
        .I5(\FSM_sequential_b_fsm.fsm_cs_reg[0]_3 ),
        .O(\FSM_sequential_b_fsm.fsm_cs[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_1[0]_i_1__1 
       (.I0(\add_1[3]_i_2_n_0 ),
        .I1(id_fifo_write),
        .I2(\add_1_reg_n_0_[0] ),
        .O(\add_1[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \add_1[1]_i_1__0 
       (.I0(\add_1[3]_i_2_n_0 ),
        .I1(\add_1_reg_n_0_[0] ),
        .I2(id_fifo_write),
        .I3(\add_1_reg_n_0_[1] ),
        .O(\add_1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hDFFB2004)) 
    \add_1[2]_i_1 
       (.I0(id_fifo_write),
        .I1(\add_1[3]_i_2_n_0 ),
        .I2(\add_1_reg_n_0_[0] ),
        .I3(\add_1_reg_n_0_[1] ),
        .I4(\add_1_reg_n_0_[2] ),
        .O(\add_1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAA9AA)) 
    \add_1[3]_i_1__0 
       (.I0(\add_1_reg[3]_0 ),
        .I1(\add_1_reg_n_0_[2] ),
        .I2(id_fifo_write),
        .I3(\add_1[3]_i_2_n_0 ),
        .I4(\add_1_reg_n_0_[0] ),
        .I5(\add_1_reg_n_0_[1] ),
        .O(\add_1[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0444040404040404)) 
    \add_1[3]_i_2 
       (.I0(\add_1_reg[3]_0 ),
        .I1(ids_avail),
        .I2(id_fifo_read_d1_reg),
        .I3(fsm_cs[2]),
        .I4(fsm_cs[1]),
        .I5(fsm_cs[0]),
        .O(\add_1[3]_i_2_n_0 ));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[0]_i_1__1_n_0 ),
        .Q(\add_1_reg_n_0_[0] ),
        .S(reset_ah));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[1]_i_1__0_n_0 ),
        .Q(\add_1_reg_n_0_[1] ),
        .S(reset_ah));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[2]_i_1_n_0 ),
        .Q(\add_1_reg_n_0_[2] ),
        .S(reset_ah));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[3]_i_1__0_n_0 ),
        .Q(\add_1_reg[3]_0 ),
        .S(reset_ah));
  LUT6 #(
    .INIT(64'hFFFFFFFB00020000)) 
    aempty_1_i_1
       (.I0(\add_1[3]_i_2_n_0 ),
        .I1(id_fifo_write),
        .I2(\add_1_reg_n_0_[1] ),
        .I3(\add_1_reg_n_0_[2] ),
        .I4(\add_1_reg_n_0_[0] ),
        .I5(aempty),
        .O(aempty_1_i_1_n_0));
  (* register_duplication = "no" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_1_i_1_n_0),
        .Q(aempty),
        .S(reset_ah));
  LUT6 #(
    .INIT(64'h0008000800F00000)) 
    \dma_addr[0]_i_1 
       (.I0(id_fifo_not_full),
        .I1(rd_avail),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[2]),
        .I4(cmd_fifo_not_full),
        .I5(fsm_cs[0]),
        .O(not_full_1_reg_0));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \dma_addr[1]_i_2 
       (.I0(id_fifo_not_full),
        .I1(rd_avail),
        .I2(fsm_cs[1]),
        .I3(fsm_cs[0]),
        .I4(fsm_cs[2]),
        .O(DI));
  (* srl_bus_name = "U0/\i_fetch0/i_id_fifo/fifo_1_reg[7] " *) 
  (* srl_name = "U0/\i_fetch0/i_id_fifo/fifo_1_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[7][1]_srl8 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(id_fifo_write),
        .CLK(clk),
        .D(Q),
        .Q(\fifo_1_reg[7][1]_srl8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[7][1]_srl8_n_0 ),
        .Q(\fifo_2_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h2A222222)) 
    id_fifo_read_d1_i_1
       (.I0(ids_avail),
        .I1(id_fifo_read_d1_reg),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[1]),
        .I4(fsm_cs[0]),
        .O(id_fifo_read));
  LUT6 #(
    .INIT(64'hFFBFFFFF0000FF00)) 
    not_full_1_i_1
       (.I0(\add_1_reg_n_0_[0] ),
        .I1(\add_1_reg_n_0_[1] ),
        .I2(\add_1_reg_n_0_[2] ),
        .I3(\add_1[3]_i_2_n_0 ),
        .I4(id_fifo_write),
        .I5(id_fifo_not_full),
        .O(not_full_1_i_1_n_0));
  (* register_duplication = "no" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    not_full_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(not_full_1_i_1_n_0),
        .Q(id_fifo_not_full),
        .S(reset_ah));
  LUT6 #(
    .INIT(64'h8C8C8C8C8CFF8C8C)) 
    one_word_bs_detected_i_1
       (.I0(one_word_bs_detected_i_2_n_0),
        .I1(one_word_bs_detected_reg_0),
        .I2(id_fifo_read_d2),
        .I3(one_word_bs_detected_i_3_n_0),
        .I4(two_word_bs_detected_reg_0),
        .I5(aempty),
        .O(one_word_bs_detected_reg));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFFAAEA)) 
    one_word_bs_detected_i_2
       (.I0(bad_config_error_i),
        .I1(\add_1_reg[3]_0 ),
        .I2(id_fifo_write),
        .I3(\FSM_sequential_b_fsm.fsm_cs_reg[2]_1 ),
        .I4(two_word_bs_detected_reg_0),
        .O(one_word_bs_detected_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hF700FFFF)) 
    one_word_bs_detected_i_3
       (.I0(fsm_cs[0]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(id_fifo_read_d1_reg),
        .I4(ids_avail),
        .O(one_word_bs_detected_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT1 #(
    .INIT(2'h1)) 
    rd_avail_2_i_1__0
       (.I0(\add_1_reg[3]_0 ),
        .O(GLB_if));
  (* use_clock_enable = "no" *) 
  (* use_sync_set = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_avail_2_reg
       (.C(clk),
        .CE(1'b1),
        .D(GLB_if),
        .Q(ids_avail),
        .R(reset_ah));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \rm_id_o[0]_i_1 
       (.I0(\fifo_2_reg_n_0_[1] ),
        .I1(\rm_id_o[0]_i_2_n_0 ),
        .I2(Q),
        .I3(two_word_bs_detected_reg_1),
        .I4(two_word_bs_detected_i_2_n_0),
        .I5(\rm_id_o_reg[0] ),
        .O(\fifo_2_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h1515FF3F)) 
    \rm_id_o[0]_i_2 
       (.I0(recheck_id_reg_source),
        .I1(\add_1_reg[3]_0 ),
        .I2(id_fifo_write),
        .I3(\FSM_sequential_b_fsm.fsm_cs_reg[2]_1 ),
        .I4(two_word_bs_detected_reg_0),
        .O(\rm_id_o[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    two_word_bs_detected_i_1
       (.I0(two_word_bs_detected_i_2_n_0),
        .I1(two_word_bs_detected_reg_1),
        .I2(id_fifo_almost_empty_d1),
        .I3(id_fifo_read_d1),
        .I4(two_word_bs_detected_reg_0),
        .O(two_word_bs_detected_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    two_word_bs_detected_i_2
       (.I0(id_fifo_read_d2),
        .I1(one_word_bs_detected_reg_0),
        .I2(one_word_bs_detected_i_2_n_0),
        .O(two_word_bs_detected_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "glb_srl_fifo" *) 
module design_1_dfx_controller_0_0_glb_srl_fifo__parameterized3
   (cmd_avail,
    cmd_fifo_not_full,
    cmd_fifo_write,
    DI,
    \FSM_sequential_b_fsm.fsm_cs_reg[1] ,
    upper_segment_is_zero,
    S,
    \FSM_sequential_b_fsm.fsm_cs_reg[1]_0 ,
    \fifo_2_reg[55]_0 ,
    reset_ah,
    clk,
    E,
    s_axis_mm2s_cmd_tready,
    fsm_cs,
    v_dma_size_reg,
    Q,
    in);
  output cmd_avail;
  output cmd_fifo_not_full;
  output cmd_fifo_write;
  output [0:0]DI;
  output \FSM_sequential_b_fsm.fsm_cs_reg[1] ;
  output upper_segment_is_zero;
  output [0:0]S;
  output [1:0]\FSM_sequential_b_fsm.fsm_cs_reg[1]_0 ;
  output [55:0]\fifo_2_reg[55]_0 ;
  input reset_ah;
  input clk;
  input [0:0]E;
  input s_axis_mm2s_cmd_tready;
  input [2:0]fsm_cs;
  input [24:0]v_dma_size_reg;
  input [8:0]Q;
  input [31:0]in;

  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_b_fsm.fsm_cs_reg[1] ;
  wire [1:0]\FSM_sequential_b_fsm.fsm_cs_reg[1]_0 ;
  wire GLB_if;
  wire [8:0]Q;
  wire [0:0]S;
  wire \add_1[0]_i_1__0_n_0 ;
  wire \add_1[1]_i_1__1_n_0 ;
  wire \add_1[2]_i_1__0_n_0 ;
  wire \add_1[3]_i_1_n_0 ;
  wire \add_1[4]_i_1_n_0 ;
  wire \add_1[4]_i_2_n_0 ;
  wire \add_1_reg_n_0_[0] ;
  wire \add_1_reg_n_0_[1] ;
  wire \add_1_reg_n_0_[2] ;
  wire \add_1_reg_n_0_[3] ;
  wire \add_1_reg_n_0_[4] ;
  wire clk;
  wire cmd_avail;
  wire cmd_fifo_not_full;
  wire cmd_fifo_write;
  wire \fifo_1_reg[15][0]_srl16_n_0 ;
  wire \fifo_1_reg[15][10]_srl16_n_0 ;
  wire \fifo_1_reg[15][11]_srl16_n_0 ;
  wire \fifo_1_reg[15][12]_srl16_n_0 ;
  wire \fifo_1_reg[15][13]_srl16_n_0 ;
  wire \fifo_1_reg[15][14]_srl16_n_0 ;
  wire \fifo_1_reg[15][15]_srl16_n_0 ;
  wire \fifo_1_reg[15][16]_srl16_n_0 ;
  wire \fifo_1_reg[15][17]_srl16_n_0 ;
  wire \fifo_1_reg[15][18]_srl16_n_0 ;
  wire \fifo_1_reg[15][19]_srl16_n_0 ;
  wire \fifo_1_reg[15][1]_srl16_n_0 ;
  wire \fifo_1_reg[15][20]_srl16_n_0 ;
  wire \fifo_1_reg[15][21]_srl16_n_0 ;
  wire \fifo_1_reg[15][22]_srl16_n_0 ;
  wire \fifo_1_reg[15][23]_srl16_i_2_n_0 ;
  wire \fifo_1_reg[15][23]_srl16_n_0 ;
  wire \fifo_1_reg[15][24]_srl16_n_0 ;
  wire \fifo_1_reg[15][25]_srl16_n_0 ;
  wire \fifo_1_reg[15][26]_srl16_n_0 ;
  wire \fifo_1_reg[15][27]_srl16_n_0 ;
  wire \fifo_1_reg[15][28]_srl16_n_0 ;
  wire \fifo_1_reg[15][29]_srl16_n_0 ;
  wire \fifo_1_reg[15][2]_srl16_n_0 ;
  wire \fifo_1_reg[15][30]_srl16_n_0 ;
  wire \fifo_1_reg[15][31]_srl16_n_0 ;
  wire \fifo_1_reg[15][32]_srl16_n_0 ;
  wire \fifo_1_reg[15][33]_srl16_n_0 ;
  wire \fifo_1_reg[15][34]_srl16_n_0 ;
  wire \fifo_1_reg[15][35]_srl16_n_0 ;
  wire \fifo_1_reg[15][36]_srl16_n_0 ;
  wire \fifo_1_reg[15][37]_srl16_n_0 ;
  wire \fifo_1_reg[15][38]_srl16_n_0 ;
  wire \fifo_1_reg[15][39]_srl16_n_0 ;
  wire \fifo_1_reg[15][3]_srl16_n_0 ;
  wire \fifo_1_reg[15][40]_srl16_n_0 ;
  wire \fifo_1_reg[15][41]_srl16_n_0 ;
  wire \fifo_1_reg[15][42]_srl16_n_0 ;
  wire \fifo_1_reg[15][43]_srl16_n_0 ;
  wire \fifo_1_reg[15][44]_srl16_n_0 ;
  wire \fifo_1_reg[15][45]_srl16_n_0 ;
  wire \fifo_1_reg[15][46]_srl16_n_0 ;
  wire \fifo_1_reg[15][47]_srl16_n_0 ;
  wire \fifo_1_reg[15][48]_srl16_n_0 ;
  wire \fifo_1_reg[15][49]_srl16_n_0 ;
  wire \fifo_1_reg[15][4]_srl16_n_0 ;
  wire \fifo_1_reg[15][50]_srl16_n_0 ;
  wire \fifo_1_reg[15][51]_srl16_n_0 ;
  wire \fifo_1_reg[15][52]_srl16_n_0 ;
  wire \fifo_1_reg[15][53]_srl16_n_0 ;
  wire \fifo_1_reg[15][54]_srl16_n_0 ;
  wire \fifo_1_reg[15][55]_srl16_n_0 ;
  wire \fifo_1_reg[15][5]_srl16_n_0 ;
  wire \fifo_1_reg[15][6]_srl16_n_0 ;
  wire \fifo_1_reg[15][7]_srl16_n_0 ;
  wire \fifo_1_reg[15][8]_srl16_n_0 ;
  wire \fifo_1_reg[15][9]_srl16_n_0 ;
  wire [55:0]\fifo_2_reg[55]_0 ;
  wire [2:0]fsm_cs;
  wire [31:0]in;
  wire not_full_1_i_1__0_n_0;
  wire not_full_1_i_2_n_0;
  wire not_full_1_i_3_n_0;
  wire reset_ah;
  wire s_axis_mm2s_cmd_tready;
  wire upper_segment_is_zero;
  wire [24:0]v_dma_size_reg;
  wire [22:0]vector_out;

  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_b_fsm.fsm_cs[2]_i_10 
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(cmd_fifo_not_full),
        .O(\FSM_sequential_b_fsm.fsm_cs_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \add_1[0]_i_1__0 
       (.I0(\add_1_reg_n_0_[0] ),
        .I1(cmd_avail),
        .I2(s_axis_mm2s_cmd_tready),
        .I3(\add_1_reg_n_0_[4] ),
        .I4(cmd_fifo_write),
        .O(\add_1[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6666A666AAAA9AAA)) 
    \add_1[1]_i_1__1 
       (.I0(\add_1_reg_n_0_[1] ),
        .I1(\add_1_reg_n_0_[0] ),
        .I2(cmd_avail),
        .I3(s_axis_mm2s_cmd_tready),
        .I4(\add_1_reg_n_0_[4] ),
        .I5(cmd_fifo_write),
        .O(\add_1[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h75FF8A00FFEF0010)) 
    \add_1[2]_i_1__0 
       (.I0(cmd_fifo_write),
        .I1(\add_1_reg_n_0_[4] ),
        .I2(E),
        .I3(\add_1_reg_n_0_[0] ),
        .I4(\add_1_reg_n_0_[2] ),
        .I5(\add_1_reg_n_0_[1] ),
        .O(\add_1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \add_1[3]_i_1 
       (.I0(\add_1_reg_n_0_[3] ),
        .I1(\add_1[4]_i_2_n_0 ),
        .I2(\add_1_reg_n_0_[2] ),
        .I3(\add_1_reg_n_0_[1] ),
        .O(\add_1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \add_1[4]_i_1 
       (.I0(\add_1_reg_n_0_[4] ),
        .I1(\add_1_reg_n_0_[3] ),
        .I2(\add_1[4]_i_2_n_0 ),
        .I3(\add_1_reg_n_0_[1] ),
        .I4(\add_1_reg_n_0_[2] ),
        .O(\add_1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A0000FFFFFFBF)) 
    \add_1[4]_i_2 
       (.I0(\add_1_reg_n_0_[0] ),
        .I1(cmd_avail),
        .I2(s_axis_mm2s_cmd_tready),
        .I3(\add_1_reg_n_0_[4] ),
        .I4(cmd_fifo_write),
        .I5(\add_1_reg_n_0_[1] ),
        .O(\add_1[4]_i_2_n_0 ));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[0]_i_1__0_n_0 ),
        .Q(\add_1_reg_n_0_[0] ),
        .S(reset_ah));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[1]_i_1__1_n_0 ),
        .Q(\add_1_reg_n_0_[1] ),
        .S(reset_ah));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[2]_i_1__0_n_0 ),
        .Q(\add_1_reg_n_0_[2] ),
        .S(reset_ah));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[3]_i_1_n_0 ),
        .Q(\add_1_reg_n_0_[3] ),
        .S(reset_ah));
  (* register_duplication = "no" *) 
  (* use_carry_chain = "yes" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    \add_1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\add_1[4]_i_1_n_0 ),
        .Q(\add_1_reg_n_0_[4] ),
        .S(reset_ah));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][0]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[0]),
        .Q(\fifo_1_reg[15][0]_srl16_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \fifo_1_reg[15][0]_srl16_i_1 
       (.I0(fsm_cs[0]),
        .I1(cmd_fifo_not_full),
        .I2(fsm_cs[2]),
        .I3(fsm_cs[1]),
        .O(cmd_fifo_write));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_1_reg[15][0]_srl16_i_2 
       (.I0(v_dma_size_reg[0]),
        .I1(upper_segment_is_zero),
        .O(vector_out[0]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][10]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[10]),
        .Q(\fifo_1_reg[15][10]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][10]_srl16_i_1 
       (.I0(v_dma_size_reg[10]),
        .I1(upper_segment_is_zero),
        .O(vector_out[10]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][11]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[11]),
        .Q(\fifo_1_reg[15][11]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][11]_srl16_i_1 
       (.I0(v_dma_size_reg[11]),
        .I1(upper_segment_is_zero),
        .O(vector_out[11]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][12]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[12]),
        .Q(\fifo_1_reg[15][12]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][12]_srl16_i_1 
       (.I0(v_dma_size_reg[12]),
        .I1(upper_segment_is_zero),
        .O(vector_out[12]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][13]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[13]),
        .Q(\fifo_1_reg[15][13]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][13]_srl16_i_1 
       (.I0(v_dma_size_reg[13]),
        .I1(upper_segment_is_zero),
        .O(vector_out[13]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][14]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[14]),
        .Q(\fifo_1_reg[15][14]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][14]_srl16_i_1 
       (.I0(v_dma_size_reg[14]),
        .I1(upper_segment_is_zero),
        .O(vector_out[14]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][15]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[15]),
        .Q(\fifo_1_reg[15][15]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][15]_srl16_i_1 
       (.I0(v_dma_size_reg[15]),
        .I1(upper_segment_is_zero),
        .O(vector_out[15]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][16]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[16]),
        .Q(\fifo_1_reg[15][16]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][16]_srl16_i_1 
       (.I0(v_dma_size_reg[16]),
        .I1(upper_segment_is_zero),
        .O(vector_out[16]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][17]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[17]),
        .Q(\fifo_1_reg[15][17]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][17]_srl16_i_1 
       (.I0(v_dma_size_reg[17]),
        .I1(upper_segment_is_zero),
        .O(vector_out[17]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][18]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[18]),
        .Q(\fifo_1_reg[15][18]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][18]_srl16_i_1 
       (.I0(v_dma_size_reg[18]),
        .I1(upper_segment_is_zero),
        .O(vector_out[18]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][19]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[19]),
        .Q(\fifo_1_reg[15][19]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][19]_srl16_i_1 
       (.I0(v_dma_size_reg[19]),
        .I1(upper_segment_is_zero),
        .O(vector_out[19]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][1]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[1]),
        .Q(\fifo_1_reg[15][1]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_1_reg[15][1]_srl16_i_1 
       (.I0(v_dma_size_reg[1]),
        .I1(upper_segment_is_zero),
        .O(vector_out[1]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][20]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[20]),
        .Q(\fifo_1_reg[15][20]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][20]_srl16_i_1 
       (.I0(v_dma_size_reg[20]),
        .I1(upper_segment_is_zero),
        .O(vector_out[20]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][21]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[21]),
        .Q(\fifo_1_reg[15][21]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][21]_srl16_i_1 
       (.I0(v_dma_size_reg[21]),
        .I1(upper_segment_is_zero),
        .O(vector_out[21]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][22]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[22]),
        .Q(\fifo_1_reg[15][22]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][22]_srl16_i_1 
       (.I0(v_dma_size_reg[22]),
        .I1(upper_segment_is_zero),
        .O(vector_out[22]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][23]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(upper_segment_is_zero),
        .Q(\fifo_1_reg[15][23]_srl16_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \fifo_1_reg[15][23]_srl16_i_1 
       (.I0(Q[5]),
        .I1(Q[8]),
        .I2(Q[1]),
        .I3(\fifo_1_reg[15][23]_srl16_i_2_n_0 ),
        .O(upper_segment_is_zero));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_1_reg[15][23]_srl16_i_2 
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[7]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\fifo_1_reg[15][23]_srl16_i_2_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][24]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[0]),
        .Q(\fifo_1_reg[15][24]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][25]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[1]),
        .Q(\fifo_1_reg[15][25]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][26]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[2]),
        .Q(\fifo_1_reg[15][26]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][27]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[3]),
        .Q(\fifo_1_reg[15][27]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][28]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[4]),
        .Q(\fifo_1_reg[15][28]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][29]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[5]),
        .Q(\fifo_1_reg[15][29]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][2]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[2]),
        .Q(\fifo_1_reg[15][2]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][2]_srl16_i_1 
       (.I0(v_dma_size_reg[2]),
        .I1(upper_segment_is_zero),
        .O(vector_out[2]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][30]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[6]),
        .Q(\fifo_1_reg[15][30]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][31]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[7]),
        .Q(\fifo_1_reg[15][31]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][32]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[8]),
        .Q(\fifo_1_reg[15][32]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][33]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[9]),
        .Q(\fifo_1_reg[15][33]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][34]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[10]),
        .Q(\fifo_1_reg[15][34]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][35]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[11]),
        .Q(\fifo_1_reg[15][35]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][36]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[12]),
        .Q(\fifo_1_reg[15][36]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][37]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[13]),
        .Q(\fifo_1_reg[15][37]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][38]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[14]),
        .Q(\fifo_1_reg[15][38]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][39]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[15]),
        .Q(\fifo_1_reg[15][39]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][3]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[3]),
        .Q(\fifo_1_reg[15][3]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][3]_srl16_i_1 
       (.I0(v_dma_size_reg[3]),
        .I1(upper_segment_is_zero),
        .O(vector_out[3]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][40]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[16]),
        .Q(\fifo_1_reg[15][40]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][41]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[17]),
        .Q(\fifo_1_reg[15][41]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][42]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[18]),
        .Q(\fifo_1_reg[15][42]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][43]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[19]),
        .Q(\fifo_1_reg[15][43]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][44]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[20]),
        .Q(\fifo_1_reg[15][44]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][45]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[21]),
        .Q(\fifo_1_reg[15][45]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][46]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[22]),
        .Q(\fifo_1_reg[15][46]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][47]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[23]),
        .Q(\fifo_1_reg[15][47]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][48]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][48]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[24]),
        .Q(\fifo_1_reg[15][48]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][49]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][49]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[25]),
        .Q(\fifo_1_reg[15][49]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][4]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[4]),
        .Q(\fifo_1_reg[15][4]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][4]_srl16_i_1 
       (.I0(v_dma_size_reg[4]),
        .I1(upper_segment_is_zero),
        .O(vector_out[4]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][50]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][50]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[26]),
        .Q(\fifo_1_reg[15][50]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][51]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][51]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[27]),
        .Q(\fifo_1_reg[15][51]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][52]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][52]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[28]),
        .Q(\fifo_1_reg[15][52]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][53]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][53]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[29]),
        .Q(\fifo_1_reg[15][53]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][54]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][54]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[30]),
        .Q(\fifo_1_reg[15][54]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][55]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][55]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(in[31]),
        .Q(\fifo_1_reg[15][55]_srl16_n_0 ));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][5]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[5]),
        .Q(\fifo_1_reg[15][5]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][5]_srl16_i_1 
       (.I0(v_dma_size_reg[5]),
        .I1(upper_segment_is_zero),
        .O(vector_out[5]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][6]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[6]),
        .Q(\fifo_1_reg[15][6]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][6]_srl16_i_1 
       (.I0(v_dma_size_reg[6]),
        .I1(upper_segment_is_zero),
        .O(vector_out[6]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][7]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[7]),
        .Q(\fifo_1_reg[15][7]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][7]_srl16_i_1 
       (.I0(v_dma_size_reg[7]),
        .I1(upper_segment_is_zero),
        .O(vector_out[7]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][8]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[8]),
        .Q(\fifo_1_reg[15][8]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][8]_srl16_i_1 
       (.I0(v_dma_size_reg[8]),
        .I1(upper_segment_is_zero),
        .O(vector_out[8]));
  (* srl_bus_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] " *) 
  (* srl_name = "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_1_reg[15][9]_srl16 
       (.A0(\add_1_reg_n_0_[0] ),
        .A1(\add_1_reg_n_0_[1] ),
        .A2(\add_1_reg_n_0_[2] ),
        .A3(\add_1_reg_n_0_[3] ),
        .CE(cmd_fifo_write),
        .CLK(clk),
        .D(vector_out[9]),
        .Q(\fifo_1_reg[15][9]_srl16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_1_reg[15][9]_srl16_i_1 
       (.I0(v_dma_size_reg[9]),
        .I1(upper_segment_is_zero),
        .O(vector_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][0]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][10]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][11]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][12]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][13]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][14]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][15]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][16]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][17]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][18]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][19]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][1]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][20]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][21]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][22]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][23]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][24]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][25]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][26]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][27]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][28]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][29]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][2]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][30]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][31]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][32]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][33]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][34]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][35]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][36]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][37]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][38]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][39]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][3]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][40]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][41]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][42]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][43]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][44]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][45]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][46]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][47]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][48]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][49]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][4]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][50]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][51]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][52]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][53]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][54]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][55]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][5]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][6]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][7]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][8]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\fifo_1_reg[15][9]_srl16_n_0 ),
        .Q(\fifo_2_reg[55]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00FF0000)) 
    not_full_1_i_1__0
       (.I0(\add_1_reg_n_0_[0] ),
        .I1(not_full_1_i_2_n_0),
        .I2(\add_1_reg_n_0_[3] ),
        .I3(cmd_fifo_write),
        .I4(not_full_1_i_3_n_0),
        .I5(cmd_fifo_not_full),
        .O(not_full_1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    not_full_1_i_2
       (.I0(\add_1_reg_n_0_[1] ),
        .I1(\add_1_reg_n_0_[2] ),
        .O(not_full_1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h08)) 
    not_full_1_i_3
       (.I0(cmd_avail),
        .I1(s_axis_mm2s_cmd_tready),
        .I2(\add_1_reg_n_0_[4] ),
        .O(not_full_1_i_3_n_0));
  (* register_duplication = "no" *) 
  (* use_clock_enable = "no" *) 
  (* use_sync_reset = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    not_full_1_reg
       (.C(clk),
        .CE(1'b1),
        .D(not_full_1_i_1__0_n_0),
        .Q(cmd_fifo_not_full),
        .S(reset_ah));
  LUT1 #(
    .INIT(2'h1)) 
    rd_avail_2_i_1__1
       (.I0(\add_1_reg_n_0_[4] ),
        .O(GLB_if));
  (* use_clock_enable = "no" *) 
  (* use_sync_set = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    rd_avail_2_reg
       (.C(clk),
        .CE(1'b1),
        .D(GLB_if),
        .Q(cmd_avail),
        .R(reset_ah));
  LUT4 #(
    .INIT(16'hFFDF)) 
    v_dma_size0_carry__4_i_1
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(cmd_fifo_not_full),
        .I3(fsm_cs[0]),
        .O(DI));
  LUT5 #(
    .INIT(32'hFFDF0020)) 
    v_dma_size0_carry__4_i_2
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(cmd_fifo_not_full),
        .I3(fsm_cs[0]),
        .I4(v_dma_size_reg[24]),
        .O(\FSM_sequential_b_fsm.fsm_cs_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hFFDF0020)) 
    v_dma_size0_carry__4_i_3
       (.I0(fsm_cs[1]),
        .I1(fsm_cs[2]),
        .I2(cmd_fifo_not_full),
        .I3(fsm_cs[0]),
        .I4(v_dma_size_reg[23]),
        .O(\FSM_sequential_b_fsm.fsm_cs_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'hAAAAA6AA)) 
    v_dma_size0_carry_i_1
       (.I0(v_dma_size_reg[2]),
        .I1(fsm_cs[1]),
        .I2(fsm_cs[2]),
        .I3(cmd_fifo_not_full),
        .I4(fsm_cs[0]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized13
   (\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ,
    E,
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_1 ,
    D,
    rm_reset_i4,
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 ,
    \reset_duration_reg[4] ,
    reg_write_complete_sw_trigger_reg_reg,
    \b_rm_info.reset_required_reg[0] ,
    reset_ah,
    rm_info_valid_vec,
    clk,
    rm_reset_i_reg,
    Q,
    \current_state_reg[1] ,
    \current_state_reg[3] ,
    reset,
    \current_state_reg[1]_0 ,
    \current_state_reg[1]_1 ,
    \current_state_reg[2] ,
    \current_state_reg[2]_0 ,
    \current_state_reg[0] ,
    \current_state_reg[0]_0 ,
    \current_state_reg[0]_1 ,
    \current_state_reg[3]_0 ,
    \current_state_reg[0]_2 ,
    \current_state_reg[0]_3 ,
    \current_state_reg[0]_4 ,
    \current_state_reg[3]_1 ,
    \current_state_reg[3]_2 ,
    \current_state[1]_i_5_0 ,
    \current_state[1]_i_5_1 ,
    \current_state[1]_i_5_2 ,
    \current_state_reg[3]_3 ,
    startup_required,
    \reset_duration_reg[4]_0 ,
    \current_state[0]_i_2_0 ,
    write_to_sw_trigger_reg_cmb,
    reg_write_complete_sw_trigger_reg,
    using_sw_trigger,
    sw_trigger_pending_reg,
    rm_reset_i_reg_0,
    rm_reset_i_reg_1,
    rm_reset_i_reg_2,
    vsm_VS_0_rm_reset,
    \current_state[3]_i_2_0 );
  output \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ;
  output [0:0]E;
  output [0:0]\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_1 ;
  output [3:0]D;
  output rm_reset_i4;
  output \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 ;
  output \reset_duration_reg[4] ;
  output reg_write_complete_sw_trigger_reg_reg;
  output \b_rm_info.reset_required_reg[0] ;
  input reset_ah;
  input rm_info_valid_vec;
  input clk;
  input rm_reset_i_reg;
  input [3:0]Q;
  input \current_state_reg[1] ;
  input \current_state_reg[3] ;
  input reset;
  input \current_state_reg[1]_0 ;
  input \current_state_reg[1]_1 ;
  input \current_state_reg[2] ;
  input \current_state_reg[2]_0 ;
  input \current_state_reg[0] ;
  input \current_state_reg[0]_0 ;
  input \current_state_reg[0]_1 ;
  input \current_state_reg[3]_0 ;
  input \current_state_reg[0]_2 ;
  input \current_state_reg[0]_3 ;
  input \current_state_reg[0]_4 ;
  input \current_state_reg[3]_1 ;
  input \current_state_reg[3]_2 ;
  input \current_state[1]_i_5_0 ;
  input \current_state[1]_i_5_1 ;
  input \current_state[1]_i_5_2 ;
  input \current_state_reg[3]_3 ;
  input startup_required;
  input [4:0]\reset_duration_reg[4]_0 ;
  input \current_state[0]_i_2_0 ;
  input write_to_sw_trigger_reg_cmb;
  input reg_write_complete_sw_trigger_reg;
  input using_sw_trigger;
  input sw_trigger_pending_reg;
  input rm_reset_i_reg_0;
  input [0:0]rm_reset_i_reg_1;
  input rm_reset_i_reg_2;
  input vsm_VS_0_rm_reset;
  input \current_state[3]_i_2_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \b_rm_info.reset_required_reg[0] ;
  wire clk;
  wire \current_state[0]_i_2_0 ;
  wire \current_state[0]_i_2_n_0 ;
  wire \current_state[0]_i_6_n_0 ;
  wire \current_state[0]_i_7_n_0 ;
  wire \current_state[1]_i_11_n_0 ;
  wire \current_state[1]_i_5_0 ;
  wire \current_state[1]_i_5_1 ;
  wire \current_state[1]_i_5_2 ;
  wire \current_state[1]_i_5_n_0 ;
  wire \current_state[2]_i_2_n_0 ;
  wire \current_state[3]_i_2_0 ;
  wire \current_state[3]_i_2_n_0 ;
  wire \current_state[3]_i_6_n_0 ;
  wire \current_state_reg[0] ;
  wire \current_state_reg[0]_0 ;
  wire \current_state_reg[0]_1 ;
  wire \current_state_reg[0]_2 ;
  wire \current_state_reg[0]_3 ;
  wire \current_state_reg[0]_4 ;
  wire \current_state_reg[1] ;
  wire \current_state_reg[1]_0 ;
  wire \current_state_reg[1]_1 ;
  wire \current_state_reg[2] ;
  wire \current_state_reg[2]_0 ;
  wire \current_state_reg[3] ;
  wire \current_state_reg[3]_0 ;
  wire \current_state_reg[3]_1 ;
  wire \current_state_reg[3]_2 ;
  wire \current_state_reg[3]_3 ;
  (* RTL_KEEP = "true" *) wire first_q;
  wire \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ;
  wire [0:0]\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_1 ;
  wire \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 ;
  wire reg_write_complete_sw_trigger_reg;
  wire reg_write_complete_sw_trigger_reg_reg;
  wire reset;
  wire reset_ah;
  wire \reset_duration_reg[4] ;
  wire [4:0]\reset_duration_reg[4]_0 ;
  wire rm_info_valid_vec;
  wire rm_reset_i4;
  wire rm_reset_i_i_4_n_0;
  wire rm_reset_i_i_7_n_0;
  wire rm_reset_i_reg;
  wire rm_reset_i_reg_0;
  wire [0:0]rm_reset_i_reg_1;
  wire rm_reset_i_reg_2;
  wire startup_required;
  wire sw_trigger_pending_reg;
  wire using_sw_trigger;
  wire vsm_VS_0_rm_reset;
  wire write_to_sw_trigger_reg_cmb;

  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \current_state[0]_i_1 
       (.I0(\current_state[0]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\current_state_reg[0] ),
        .I3(\current_state_reg[0]_0 ),
        .I4(\current_state_reg[0]_1 ),
        .I5(\current_state[0]_i_6_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h80A2C0F3C0F3F3F3)) 
    \current_state[0]_i_2 
       (.I0(\current_state_reg[3] ),
        .I1(Q[2]),
        .I2(\current_state[0]_i_7_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\current_state_reg[3]_0 ),
        .O(\current_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \current_state[0]_i_6 
       (.I0(\current_state_reg[0]_2 ),
        .I1(\current_state_reg[0]_3 ),
        .I2(\current_state_reg[0]_4 ),
        .I3(Q[2]),
        .I4(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I5(\current_state_reg[1] ),
        .O(\current_state[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h44444404)) 
    \current_state[0]_i_7 
       (.I0(Q[0]),
        .I1(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I2(Q[1]),
        .I3(startup_required),
        .I4(\current_state[0]_i_2_0 ),
        .O(\current_state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAEEEE)) 
    \current_state[1]_i_1 
       (.I0(\current_state_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I3(\current_state_reg[1] ),
        .I4(\current_state_reg[1]_1 ),
        .I5(\current_state[1]_i_5_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB0B0B0B0F0F0F000)) 
    \current_state[1]_i_11 
       (.I0(\current_state[1]_i_5_0 ),
        .I1(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I2(\current_state[1]_i_5_1 ),
        .I3(\current_state[1]_i_5_2 ),
        .I4(\current_state_reg[3]_0 ),
        .I5(Q[2]),
        .O(\current_state[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF450000)) 
    \current_state[1]_i_5 
       (.I0(Q[2]),
        .I1(\current_state_reg[3] ),
        .I2(\current_state_reg[3]_0 ),
        .I3(\current_state_reg[1] ),
        .I4(Q[3]),
        .I5(\current_state[1]_i_11_n_0 ),
        .O(\current_state[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B8BB)) 
    \current_state[2]_i_1 
       (.I0(\current_state[2]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\current_state_reg[2] ),
        .I3(\current_state_reg[2]_0 ),
        .I4(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0FF0D050)) 
    \current_state[2]_i_2 
       (.I0(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I1(startup_required),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\current_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8AAA8A8A8)) 
    \current_state[3]_i_1 
       (.I0(\current_state[3]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\current_state_reg[3]_1 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\current_state_reg[3]_2 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000FE)) 
    \current_state[3]_i_2 
       (.I0(\current_state_reg[3] ),
        .I1(\current_state_reg[1] ),
        .I2(\current_state_reg[3]_0 ),
        .I3(Q[2]),
        .I4(\current_state_reg[3]_3 ),
        .I5(\current_state[3]_i_6_n_0 ),
        .O(\current_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5B1B0000FFFFFFFF)) 
    \current_state[3]_i_6 
       (.I0(Q[0]),
        .I1(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I2(Q[1]),
        .I3(\current_state[3]_i_2_0 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\current_state[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    fetch_req_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .O(rm_reset_i4));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rm_info_valid_vec),
        .Q(first_q),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(first_q),
        .Q(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .R(reset_ah));
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \reset_duration[3]_i_2 
       (.I0(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I1(\reset_duration_reg[4]_0 [3]),
        .I2(\reset_duration_reg[4]_0 [1]),
        .I3(\reset_duration_reg[4]_0 [0]),
        .I4(\reset_duration_reg[4]_0 [2]),
        .O(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \reset_duration[4]_i_2 
       (.I0(\reset_duration_reg[4]_0 [4]),
        .I1(\reset_duration_reg[4]_0 [3]),
        .I2(\reset_duration_reg[4]_0 [0]),
        .I3(\reset_duration_reg[4]_0 [1]),
        .I4(\reset_duration_reg[4]_0 [2]),
        .I5(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .O(\reset_duration_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAFAAAB)) 
    \reset_duration[7]_i_1 
       (.I0(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(rm_info_valid_vec),
        .O(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_1 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \reset_duration_stored[7]_i_1 
       (.I0(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(rm_info_valid_vec),
        .O(E));
  LUT6 #(
    .INIT(64'hAF33AA33A033AA33)) 
    rm_reset_i_i_1
       (.I0(rm_reset_i_reg_0),
        .I1(rm_reset_i_reg_1),
        .I2(rm_reset_i_reg_2),
        .I3(reset),
        .I4(rm_reset_i_i_4_n_0),
        .I5(vsm_VS_0_rm_reset),
        .O(\b_rm_info.reset_required_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBAB)) 
    rm_reset_i_i_4
       (.I0(rm_reset_i_reg),
        .I1(rm_reset_i_i_7_n_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\current_state_reg[1] ),
        .I5(\current_state_reg[3] ),
        .O(rm_reset_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h048B048A00030002)) 
    rm_reset_i_i_7
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(reset),
        .I5(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .O(rm_reset_i_i_7_n_0));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    sw_trigger_pending_i_1
       (.I0(write_to_sw_trigger_reg_cmb),
        .I1(reg_write_complete_sw_trigger_reg),
        .I2(rm_reset_i4),
        .I3(using_sw_trigger),
        .I4(sw_trigger_pending_reg),
        .O(reg_write_complete_sw_trigger_reg_reg));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized13_23
   (\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ,
    D,
    reset_ah,
    rm_id_valid,
    clk,
    Q,
    \reset_duration_reg[7] ,
    ctrl_from_mem,
    \reset_duration_reg[7]_0 ,
    bs_info_valid_vec,
    \reset_duration_reg[5] ,
    \reset_duration_reg[6] ,
    \reset_duration_reg[3] ,
    \reset_duration_reg[4] ,
    \reset_duration_reg[5]_0 ,
    \reset_duration_reg[6]_0 ,
    \reset_duration_reg[6]_1 );
  output \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ;
  output [7:0]D;
  input reset_ah;
  input rm_id_valid;
  input clk;
  input [7:0]Q;
  input \reset_duration_reg[7] ;
  input [7:0]ctrl_from_mem;
  input [5:0]\reset_duration_reg[7]_0 ;
  input bs_info_valid_vec;
  input [1:0]\reset_duration_reg[5] ;
  input [3:0]\reset_duration_reg[6] ;
  input \reset_duration_reg[3] ;
  input \reset_duration_reg[4] ;
  input \reset_duration_reg[5]_0 ;
  input \reset_duration_reg[6]_0 ;
  input \reset_duration_reg[6]_1 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire bs_info_valid_vec;
  wire clk;
  wire [7:0]ctrl_from_mem;
  (* RTL_KEEP = "true" *) wire first_q;
  wire \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ;
  wire reset_ah;
  wire \reset_duration[2]_i_2_n_0 ;
  wire \reset_duration[5]_i_2_n_0 ;
  wire \reset_duration[6]_i_2_n_0 ;
  wire \reset_duration[7]_i_4_n_0 ;
  wire \reset_duration_reg[3] ;
  wire \reset_duration_reg[4] ;
  wire [1:0]\reset_duration_reg[5] ;
  wire \reset_duration_reg[5]_0 ;
  wire [3:0]\reset_duration_reg[6] ;
  wire \reset_duration_reg[6]_0 ;
  wire \reset_duration_reg[6]_1 ;
  wire \reset_duration_reg[7] ;
  wire [5:0]\reset_duration_reg[7]_0 ;
  wire rm_id_valid;

  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rm_id_valid),
        .Q(first_q),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(first_q),
        .Q(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .R(reset_ah));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \reset_duration[0]_i_1 
       (.I0(Q[0]),
        .I1(\reset_duration_reg[7] ),
        .I2(ctrl_from_mem[0]),
        .I3(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I4(\reset_duration_reg[7]_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B8BB)) 
    \reset_duration[1]_i_1 
       (.I0(Q[1]),
        .I1(\reset_duration_reg[7] ),
        .I2(ctrl_from_mem[1]),
        .I3(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I4(bs_info_valid_vec),
        .I5(\reset_duration_reg[5] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \reset_duration[2]_i_1 
       (.I0(Q[2]),
        .I1(\reset_duration_reg[6] [0]),
        .I2(\reset_duration_reg[6] [1]),
        .I3(\reset_duration_reg[6] [2]),
        .I4(\reset_duration_reg[6] [3]),
        .I5(\reset_duration[2]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h8BB8BB88BB88B88B)) 
    \reset_duration[2]_i_2 
       (.I0(ctrl_from_mem[2]),
        .I1(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I2(bs_info_valid_vec),
        .I3(\reset_duration_reg[7]_0 [2]),
        .I4(\reset_duration_reg[7]_0 [0]),
        .I5(\reset_duration_reg[7]_0 [1]),
        .O(\reset_duration[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reset_duration[3]_i_1 
       (.I0(Q[3]),
        .I1(\reset_duration_reg[7] ),
        .I2(ctrl_from_mem[3]),
        .I3(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I4(\reset_duration_reg[3] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reset_duration[4]_i_1 
       (.I0(Q[4]),
        .I1(\reset_duration_reg[7] ),
        .I2(ctrl_from_mem[4]),
        .I3(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I4(\reset_duration_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \reset_duration[5]_i_1 
       (.I0(Q[5]),
        .I1(\reset_duration_reg[6] [0]),
        .I2(\reset_duration_reg[6] [1]),
        .I3(\reset_duration_reg[6] [2]),
        .I4(\reset_duration_reg[6] [3]),
        .I5(\reset_duration[5]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBBBB8888B88BB88B)) 
    \reset_duration[5]_i_2 
       (.I0(ctrl_from_mem[5]),
        .I1(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I2(\reset_duration_reg[7]_0 [3]),
        .I3(\reset_duration_reg[5]_0 ),
        .I4(\reset_duration_reg[5] [1]),
        .I5(bs_info_valid_vec),
        .O(\reset_duration[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \reset_duration[6]_i_1 
       (.I0(Q[6]),
        .I1(\reset_duration_reg[6] [0]),
        .I2(\reset_duration_reg[6] [1]),
        .I3(\reset_duration_reg[6] [2]),
        .I4(\reset_duration_reg[6] [3]),
        .I5(\reset_duration[6]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8BBBB8888B88B8BB)) 
    \reset_duration[6]_i_2 
       (.I0(ctrl_from_mem[6]),
        .I1(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I2(\reset_duration_reg[6]_1 ),
        .I3(bs_info_valid_vec),
        .I4(\reset_duration_reg[7]_0 [4]),
        .I5(\reset_duration_reg[6]_0 ),
        .O(\reset_duration[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB888BBBB)) 
    \reset_duration[7]_i_2 
       (.I0(Q[7]),
        .I1(\reset_duration_reg[7] ),
        .I2(ctrl_from_mem[7]),
        .I3(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I4(\reset_duration[7]_i_4_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEEBBABFEAAFFABFE)) 
    \reset_duration[7]_i_4 
       (.I0(\opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0 ),
        .I1(\reset_duration_reg[7]_0 [4]),
        .I2(\reset_duration_reg[6]_0 ),
        .I3(\reset_duration_reg[7]_0 [5]),
        .I4(bs_info_valid_vec),
        .I5(\reset_duration_reg[6]_1 ),
        .O(\reset_duration[7]_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized3
   (vsm_VS_0_event_error,
    \current_state_reg[0] ,
    \current_state_reg[2] ,
    reset_ah,
    clk,
    \opt_has_pipe.first_q_reg[0]_0 ,
    cp_error_flag,
    p_3_in,
    cp0_vs_id,
    \opt_has_pipe.first_q_reg[0]_1 ,
    Q,
    p_4_in);
  output vsm_VS_0_event_error;
  output \current_state_reg[0] ;
  output \current_state_reg[2] ;
  input reset_ah;
  input clk;
  input \opt_has_pipe.first_q_reg[0]_0 ;
  input cp_error_flag;
  input p_3_in;
  input cp0_vs_id;
  input \opt_has_pipe.first_q_reg[0]_1 ;
  input [3:0]Q;
  input p_4_in;

  wire [3:0]Q;
  wire clk;
  wire cp0_vs_id;
  wire cp_error_flag;
  wire \current_state_reg[0] ;
  wire \current_state_reg[2] ;
  wire event_error_i;
  (* RTL_KEEP = "true" *) wire first_q;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire \opt_has_pipe.first_q_reg[0]_1 ;
  wire \opt_has_pipe.i_pipe[2].pipe_reg_n_0_[2][0] ;
  wire p_3_in;
  wire p_4_in;
  wire reset_ah;
  wire vsm_VS_0_event_error;

  LUT2 #(
    .INIT(4'h2)) 
    fetch_error_flag_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\current_state_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8A8AAA8)) 
    \opt_has_pipe.first_q[0]_i_1__1 
       (.I0(\current_state_reg[0] ),
        .I1(\opt_has_pipe.first_q_reg[0]_0 ),
        .I2(cp_error_flag),
        .I3(p_3_in),
        .I4(cp0_vs_id),
        .I5(\opt_has_pipe.first_q_reg[0]_1 ),
        .O(event_error_i));
  LUT6 #(
    .INIT(64'h2222002000000000)) 
    \opt_has_pipe.first_q[0]_i_2 
       (.I0(\current_state_reg[2] ),
        .I1(Q[0]),
        .I2(p_4_in),
        .I3(cp0_vs_id),
        .I4(\opt_has_pipe.first_q_reg[0]_0 ),
        .I5(Q[1]),
        .O(\current_state_reg[0] ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(event_error_i),
        .Q(first_q),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(first_q),
        .Q(\opt_has_pipe.i_pipe[2].pipe_reg_n_0_[2][0] ),
        .R(reset_ah));
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.i_pipe[3].pipe_reg[3][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\opt_has_pipe.i_pipe[2].pipe_reg_n_0_[2][0] ),
        .Q(vsm_VS_0_event_error),
        .R(reset_ah));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5
   (out,
    \b_trigger_table.reg_rdata_trigger_table_reg[0] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[30] ,
    \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ,
    \opt_has_pipe.first_q_reg[0]_0 ,
    \opt_has_pipe.first_q_reg[0]_1 ,
    \opt_has_pipe.first_q_reg[0]_2 ,
    \opt_has_pipe.first_q_reg[0]_3 ,
    reset_ah,
    \opt_has_pipe.first_q_reg[0]_4 ,
    clk,
    reg_rdata_trigger_table,
    \reg_rdata_reg[0] ,
    \reg_rdata_reg[0]_0 ,
    Q,
    \reg_rdata_reg[30] ,
    \reg_rdata_reg[30]_0 ,
    \reg_rdata_reg[30]_1 ,
    axi_write_complete,
    \reg_rdata_reg[8] ,
    \reg_rdata_reg[7] ,
    \reg_rdata_reg[6] ,
    reset);
  output out;
  output \b_trigger_table.reg_rdata_trigger_table_reg[0] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[30] ;
  output \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ;
  output \opt_has_pipe.first_q_reg[0]_0 ;
  output \opt_has_pipe.first_q_reg[0]_1 ;
  output \opt_has_pipe.first_q_reg[0]_2 ;
  output \opt_has_pipe.first_q_reg[0]_3 ;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0]_4 ;
  input clk;
  input reg_rdata_trigger_table;
  input \reg_rdata_reg[0] ;
  input \reg_rdata_reg[0]_0 ;
  input [3:0]Q;
  input \reg_rdata_reg[30] ;
  input \reg_rdata_reg[30]_0 ;
  input [3:0]\reg_rdata_reg[30]_1 ;
  input axi_write_complete;
  input \reg_rdata_reg[8] ;
  input \reg_rdata_reg[7] ;
  input \reg_rdata_reg[6] ;
  input reset;

  wire [3:0]Q;
  wire axi_write_complete;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[30] ;
  wire \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ;
  wire \b_trigger_table.reg_rdata_trigger_table_reg[0] ;
  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire \opt_has_pipe.first_q_reg[0]_1 ;
  wire \opt_has_pipe.first_q_reg[0]_2 ;
  wire \opt_has_pipe.first_q_reg[0]_3 ;
  wire \opt_has_pipe.first_q_reg[0]_4 ;
  wire \reg_rdata_reg[0] ;
  wire \reg_rdata_reg[0]_0 ;
  wire \reg_rdata_reg[30] ;
  wire \reg_rdata_reg[30]_0 ;
  wire [3:0]\reg_rdata_reg[30]_1 ;
  wire \reg_rdata_reg[6] ;
  wire \reg_rdata_reg[7] ;
  wire \reg_rdata_reg[8] ;
  wire reg_rdata_trigger_table;
  wire reset;
  wire reset_ah;

  assign out = first_q;
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\opt_has_pipe.first_q_reg[0]_4 ),
        .Q(first_q),
        .R(reset_ah));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \reg_rdata[0]_i_1 
       (.I0(reg_rdata_trigger_table),
        .I1(first_q),
        .I2(\reg_rdata_reg[0] ),
        .I3(\reg_rdata_reg[0]_0 ),
        .O(\b_trigger_table.reg_rdata_trigger_table_reg[0] ));
  LUT5 #(
    .INIT(32'h03020002)) 
    \reg_rdata[30]_i_1 
       (.I0(Q[3]),
        .I1(first_q),
        .I2(\reg_rdata_reg[30] ),
        .I3(\reg_rdata_reg[30]_0 ),
        .I4(\reg_rdata_reg[30]_1 [3]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[30] ));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_rdata[31]_i_1 
       (.I0(first_q),
        .I1(reset),
        .O(\opt_has_pipe.first_q_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h4545454444454444)) 
    \reg_rdata[6]_i_1 
       (.I0(first_q),
        .I1(\reg_rdata_reg[6] ),
        .I2(\reg_rdata_reg[30] ),
        .I3(\reg_rdata_reg[30]_0 ),
        .I4(Q[0]),
        .I5(\reg_rdata_reg[30]_1 [0]),
        .O(\opt_has_pipe.first_q_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h4545454444454444)) 
    \reg_rdata[7]_i_1 
       (.I0(first_q),
        .I1(\reg_rdata_reg[7] ),
        .I2(\reg_rdata_reg[30] ),
        .I3(\reg_rdata_reg[30]_0 ),
        .I4(Q[1]),
        .I5(\reg_rdata_reg[30]_1 [1]),
        .O(\opt_has_pipe.first_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h4545454444454444)) 
    \reg_rdata[8]_i_1 
       (.I0(first_q),
        .I1(\reg_rdata_reg[8] ),
        .I2(\reg_rdata_reg[30] ),
        .I3(\reg_rdata_reg[30]_0 ),
        .I4(Q[2]),
        .I5(\reg_rdata_reg[30]_1 [2]),
        .O(\opt_has_pipe.first_q_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s_axi_rresp_i[1]_i_5 
       (.I0(axi_write_complete),
        .I1(first_q),
        .O(\b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg ));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_14
   (out,
    \vsm_addr_reg[4] ,
    reset_ah,
    read_from_trigger_registers_cmb,
    clk,
    Q,
    axi_write_complete,
    \b_trigger_table.trigger2rm_table_reg_0_1_0_0 ,
    in_shutdown_d1);
  output out;
  output \vsm_addr_reg[4] ;
  input reset_ah;
  input read_from_trigger_registers_cmb;
  input clk;
  input [1:0]Q;
  input axi_write_complete;
  input \b_trigger_table.trigger2rm_table_reg_0_1_0_0 ;
  input in_shutdown_d1;

  wire [1:0]Q;
  wire axi_write_complete;
  wire \b_trigger_table.trigger2rm_table_reg_0_1_0_0 ;
  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire in_shutdown_d1;
  wire read_from_trigger_registers_cmb;
  wire reset_ah;
  wire \vsm_addr_reg[4] ;

  assign out = first_q;
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \b_trigger_table.trigger2rm_table_reg_0_1_0_0_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(first_q),
        .I3(axi_write_complete),
        .I4(\b_trigger_table.trigger2rm_table_reg_0_1_0_0 ),
        .I5(in_shutdown_d1),
        .O(\vsm_addr_reg[4] ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(read_from_trigger_registers_cmb),
        .Q(first_q),
        .R(reset_ah));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_15
   (\opt_has_pipe.first_q_reg[0]_0 ,
    reset_ah,
    \opt_has_pipe.first_q_reg[0]_1 ,
    clk,
    rm_id_from_mem_vec);
  output \opt_has_pipe.first_q_reg[0]_0 ;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0]_1 ;
  input clk;
  input rm_id_from_mem_vec;

  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire \opt_has_pipe.first_q_reg[0]_1 ;
  wire reset_ah;
  wire rm_id_from_mem_vec;

  LUT3 #(
    .INIT(8'h80)) 
    \b_trigger_table.reg_rdata_trigger_table[0]_i_1 
       (.I0(rm_id_from_mem_vec),
        .I1(first_q),
        .I2(\opt_has_pipe.first_q_reg[0]_1 ),
        .O(\opt_has_pipe.first_q_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\opt_has_pipe.first_q_reg[0]_1 ),
        .Q(first_q),
        .R(reset_ah));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_16
   (bad_config_error_i_reg,
    fetch_error_flag_reg,
    cp_error_flag_reg,
    rm_id_valid,
    reset_ah,
    clk,
    p_0_in,
    bad_config_error_flag_reg,
    fetch_error_flag_reg_0,
    fetch_error_flag_reg_1,
    Q,
    din,
    cp_error_flag,
    cp0_vs_id,
    p_3_in,
    cp_error_flag_reg_0,
    user_restarted_with_status,
    out);
  output bad_config_error_i_reg;
  output fetch_error_flag_reg;
  output cp_error_flag_reg;
  output rm_id_valid;
  input reset_ah;
  input clk;
  input p_0_in;
  input bad_config_error_flag_reg;
  input fetch_error_flag_reg_0;
  input fetch_error_flag_reg_1;
  input [3:0]Q;
  input [0:0]din;
  input cp_error_flag;
  input cp0_vs_id;
  input p_3_in;
  input cp_error_flag_reg_0;
  input user_restarted_with_status;
  input out;

  wire [3:0]Q;
  wire bad_config_error_flag_reg;
  wire bad_config_error_i_reg;
  wire clk;
  wire cp0_vs_id;
  wire cp_error_flag;
  wire cp_error_flag0;
  wire cp_error_flag_reg;
  wire cp_error_flag_reg_0;
  wire [0:0]din;
  wire fetch_error_flag_reg;
  wire fetch_error_flag_reg_0;
  wire fetch_error_flag_reg_1;
  (* RTL_KEEP = "true" *) wire first_q;
  wire out;
  wire p_0_in;
  wire p_3_in;
  wire reset_ah;
  wire rm_id_valid;
  wire start_fetching_all_except_rm_id;
  wire user_restarted_with_status;

  LUT3 #(
    .INIT(8'hBA)) 
    bad_config_error_flag_i_1
       (.I0(p_0_in),
        .I1(cp_error_flag0),
        .I2(bad_config_error_flag_reg),
        .O(bad_config_error_i_reg));
  LUT4 #(
    .INIT(16'h4F44)) 
    cp_error_flag_i_1
       (.I0(cp_error_flag0),
        .I1(cp_error_flag),
        .I2(cp0_vs_id),
        .I3(p_3_in),
        .O(cp_error_flag_reg));
  LUT6 #(
    .INIT(64'h44F4444444444444)) 
    fetch_error_flag_i_1
       (.I0(cp_error_flag0),
        .I1(fetch_error_flag_reg_0),
        .I2(fetch_error_flag_reg_1),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(din),
        .O(fetch_error_flag_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    fetch_error_flag_i_2
       (.I0(cp_error_flag_reg_0),
        .I1(rm_id_valid),
        .I2(user_restarted_with_status),
        .O(cp_error_flag0));
  LUT6 #(
    .INIT(64'h222200000C000000)) 
    \opt_has_pipe.first_q[0]_i_1__0 
       (.I0(first_q),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(rm_id_valid));
  LUT4 #(
    .INIT(16'h6000)) 
    \opt_has_pipe.first_q[0]_i_1__5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(start_fetching_all_except_rm_id));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(start_fetching_all_except_rm_id),
        .Q(first_q),
        .R(reset_ah));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_17
   (out,
    start_fetching_all,
    \vsm_wdata_reg[16] ,
    reset_ah,
    clk,
    Q,
    reg_wdata,
    rm_id_from_mem_vec,
    user_restarted_with_status068_out,
    in);
  output out;
  output start_fetching_all;
  output \vsm_wdata_reg[16] ;
  input reset_ah;
  input clk;
  input [3:0]Q;
  input [0:0]reg_wdata;
  input rm_id_from_mem_vec;
  input user_restarted_with_status068_out;
  input [0:0]in;

  wire [3:0]Q;
  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire [0:0]in;
  wire [0:0]reg_wdata;
  wire reset_ah;
  wire rm_id_from_mem_vec;
  wire start_fetching_all;
  wire user_restarted_with_status068_out;
  wire \vsm_wdata_reg[16] ;

  assign out = first_q;
  LUT4 #(
    .INIT(16'h0100)) 
    \opt_has_pipe.first_q[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(start_fetching_all));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(start_fetching_all),
        .Q(first_q),
        .R(reset_ah));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \rm_id[0]_i_1 
       (.I0(reg_wdata),
        .I1(rm_id_from_mem_vec),
        .I2(first_q),
        .I3(user_restarted_with_status068_out),
        .I4(in),
        .O(\vsm_wdata_reg[16] ));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_18
   (out,
    \status_error_field_reg[3] ,
    \status_reg[7] ,
    \rm_id_reg[0] ,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ,
    \opt_has_pipe.first_q_reg[0]_0 ,
    \status_encoded_field_reg[1] ,
    \status_encoded_field_reg[2] ,
    \status_error_field_reg[0] ,
    \status_error_field_reg[1] ,
    \status_error_field_reg[2] ,
    reset_ah,
    start_axi_read,
    clk,
    \reg_rdata_reg[6] ,
    \reg_rdata_reg[6]_0 ,
    \reg_rdata_reg[6]_1 ,
    Q,
    reg_rdata_rm_table_ctrl1_out,
    \reg_rdata_reg[7] ,
    in,
    \reg_rdata_reg[0] ,
    \reg_rdata_reg[0]_0 ,
    \s_axi_rresp_i_reg[1] ,
    \s_axi_rresp_i_reg[1]_0 ,
    \s_axi_rresp_i_reg[1]_1 ,
    \reg_rdata_reg[1] ,
    \reg_rdata_reg[2] ,
    \reg_rdata_reg[1]_0 ,
    \reg_rdata_reg[2]_0 ,
    \reg_rdata_reg[3] ,
    \reg_rdata_reg[3]_0 ,
    \reg_rdata_reg[4] ,
    \reg_rdata_reg[4]_0 ,
    \reg_rdata_reg[5] ,
    \reg_rdata_reg[5]_0 );
  output out;
  output \status_error_field_reg[3] ;
  output \status_reg[7] ;
  output \rm_id_reg[0] ;
  output \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  output \opt_has_pipe.first_q_reg[0]_0 ;
  output \status_encoded_field_reg[1] ;
  output \status_encoded_field_reg[2] ;
  output \status_error_field_reg[0] ;
  output \status_error_field_reg[1] ;
  output \status_error_field_reg[2] ;
  input reset_ah;
  input start_axi_read;
  input clk;
  input \reg_rdata_reg[6] ;
  input \reg_rdata_reg[6]_0 ;
  input \reg_rdata_reg[6]_1 ;
  input [2:0]Q;
  input [8:0]reg_rdata_rm_table_ctrl1_out;
  input \reg_rdata_reg[7] ;
  input [0:0]in;
  input \reg_rdata_reg[0] ;
  input \reg_rdata_reg[0]_0 ;
  input \s_axi_rresp_i_reg[1] ;
  input \s_axi_rresp_i_reg[1]_0 ;
  input \s_axi_rresp_i_reg[1]_1 ;
  input \reg_rdata_reg[1] ;
  input [1:0]\reg_rdata_reg[2] ;
  input \reg_rdata_reg[1]_0 ;
  input \reg_rdata_reg[2]_0 ;
  input \reg_rdata_reg[3] ;
  input \reg_rdata_reg[3]_0 ;
  input \reg_rdata_reg[4] ;
  input \reg_rdata_reg[4]_0 ;
  input \reg_rdata_reg[5] ;
  input \reg_rdata_reg[5]_0 ;

  wire [2:0]Q;
  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire [0:0]in;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire \reg_rdata_reg[0] ;
  wire \reg_rdata_reg[0]_0 ;
  wire \reg_rdata_reg[1] ;
  wire \reg_rdata_reg[1]_0 ;
  wire [1:0]\reg_rdata_reg[2] ;
  wire \reg_rdata_reg[2]_0 ;
  wire \reg_rdata_reg[3] ;
  wire \reg_rdata_reg[3]_0 ;
  wire \reg_rdata_reg[4] ;
  wire \reg_rdata_reg[4]_0 ;
  wire \reg_rdata_reg[5] ;
  wire \reg_rdata_reg[5]_0 ;
  wire \reg_rdata_reg[6] ;
  wire \reg_rdata_reg[6]_0 ;
  wire \reg_rdata_reg[6]_1 ;
  wire \reg_rdata_reg[7] ;
  wire [8:0]reg_rdata_rm_table_ctrl1_out;
  wire reset_ah;
  wire \rm_id_reg[0] ;
  wire \s_axi_rresp_i_reg[1] ;
  wire \s_axi_rresp_i_reg[1]_0 ;
  wire \s_axi_rresp_i_reg[1]_1 ;
  wire start_axi_read;
  wire \status_encoded_field_reg[1] ;
  wire \status_encoded_field_reg[2] ;
  wire \status_error_field_reg[0] ;
  wire \status_error_field_reg[1] ;
  wire \status_error_field_reg[2] ;
  wire \status_error_field_reg[3] ;
  wire \status_reg[7] ;

  assign out = first_q;
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(start_axi_read),
        .Q(first_q),
        .R(reset_ah));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    \reg_rdata[0]_i_3 
       (.I0(reg_rdata_rm_table_ctrl1_out[0]),
        .I1(Q[0]),
        .I2(\reg_rdata_reg[0] ),
        .I3(first_q),
        .I4(\reg_rdata_reg[0]_0 ),
        .O(\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ));
  LUT6 #(
    .INIT(64'hF4444444FFFFFFFF)) 
    \reg_rdata[1]_i_1 
       (.I0(\reg_rdata_reg[1] ),
        .I1(\reg_rdata_reg[2] [0]),
        .I2(reg_rdata_rm_table_ctrl1_out[1]),
        .I3(first_q),
        .I4(Q[0]),
        .I5(\reg_rdata_reg[1]_0 ),
        .O(\status_encoded_field_reg[1] ));
  LUT6 #(
    .INIT(64'hF4444444FFFFFFFF)) 
    \reg_rdata[2]_i_1 
       (.I0(\reg_rdata_reg[1] ),
        .I1(\reg_rdata_reg[2] [1]),
        .I2(reg_rdata_rm_table_ctrl1_out[2]),
        .I3(first_q),
        .I4(Q[0]),
        .I5(\reg_rdata_reg[2]_0 ),
        .O(\status_encoded_field_reg[2] ));
  LUT6 #(
    .INIT(64'hF2222222FFFFFFFF)) 
    \reg_rdata[3]_i_1 
       (.I0(\reg_rdata_reg[3] ),
        .I1(\reg_rdata_reg[1] ),
        .I2(reg_rdata_rm_table_ctrl1_out[3]),
        .I3(first_q),
        .I4(Q[0]),
        .I5(\reg_rdata_reg[3]_0 ),
        .O(\status_error_field_reg[0] ));
  LUT6 #(
    .INIT(64'hF2222222FFFFFFFF)) 
    \reg_rdata[4]_i_1 
       (.I0(\reg_rdata_reg[4] ),
        .I1(\reg_rdata_reg[1] ),
        .I2(reg_rdata_rm_table_ctrl1_out[4]),
        .I3(first_q),
        .I4(Q[0]),
        .I5(\reg_rdata_reg[4]_0 ),
        .O(\status_error_field_reg[1] ));
  LUT6 #(
    .INIT(64'hF4444444FFFFFFFF)) 
    \reg_rdata[5]_i_1 
       (.I0(\reg_rdata_reg[1] ),
        .I1(\reg_rdata_reg[5] ),
        .I2(reg_rdata_rm_table_ctrl1_out[5]),
        .I3(first_q),
        .I4(Q[0]),
        .I5(\reg_rdata_reg[5]_0 ),
        .O(\status_error_field_reg[2] ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \reg_rdata[6]_i_2 
       (.I0(\reg_rdata_reg[6] ),
        .I1(\reg_rdata_reg[6]_0 ),
        .I2(\reg_rdata_reg[6]_1 ),
        .I3(Q[0]),
        .I4(first_q),
        .I5(reg_rdata_rm_table_ctrl1_out[6]),
        .O(\status_error_field_reg[3] ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \reg_rdata[7]_i_2 
       (.I0(\reg_rdata_reg[7] ),
        .I1(\reg_rdata_reg[6]_0 ),
        .I2(\reg_rdata_reg[6]_1 ),
        .I3(Q[0]),
        .I4(first_q),
        .I5(reg_rdata_rm_table_ctrl1_out[7]),
        .O(\status_reg[7] ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \reg_rdata[8]_i_2 
       (.I0(in),
        .I1(\reg_rdata_reg[6]_0 ),
        .I2(\reg_rdata_reg[6]_1 ),
        .I3(Q[0]),
        .I4(first_q),
        .I5(reg_rdata_rm_table_ctrl1_out[8]),
        .O(\rm_id_reg[0] ));
  LUT6 #(
    .INIT(64'hFEFFFEFFF0FFF0F0)) 
    \s_axi_rresp_i[1]_i_3 
       (.I0(first_q),
        .I1(\s_axi_rresp_i_reg[1] ),
        .I2(\s_axi_rresp_i_reg[1]_0 ),
        .I3(\s_axi_rresp_i_reg[1]_1 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\opt_has_pipe.first_q_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_19
   (out,
    reg_rdata_rm_table_ctrl,
    \opt_has_pipe.first_q_reg[0]_0 ,
    reset_ah,
    rm_id_valid,
    clk,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1 ,
    Q,
    bs_addresses_from_mem,
    \b_rm_info.reg_rdata_rm_table_address_reg[0] ,
    \b_rm_info.reg_rdata_rm_table_address_reg[0]_0 );
  output out;
  output reg_rdata_rm_table_ctrl;
  output \opt_has_pipe.first_q_reg[0]_0 ;
  input reset_ah;
  input rm_id_valid;
  input clk;
  input \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  input \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ;
  input \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1 ;
  input [0:0]Q;
  input bs_addresses_from_mem;
  input \b_rm_info.reg_rdata_rm_table_address_reg[0] ;
  input \b_rm_info.reg_rdata_rm_table_address_reg[0]_0 ;

  wire [0:0]Q;
  wire \b_rm_info.reg_rdata_rm_table_address_reg[0] ;
  wire \b_rm_info.reg_rdata_rm_table_address_reg[0]_0 ;
  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ;
  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1 ;
  wire bs_addresses_from_mem;
  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire reg_rdata_rm_table_ctrl;
  wire reset_ah;
  wire rm_id_valid;

  assign out = first_q;
  LUT6 #(
    .INIT(64'hCFFFCFEF00000020)) 
    \b_rm_info.reg_rdata_rm_table_address[0]_i_1 
       (.I0(bs_addresses_from_mem),
        .I1(first_q),
        .I2(\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ),
        .I3(\b_rm_info.reg_rdata_rm_table_address_reg[0] ),
        .I4(Q),
        .I5(\b_rm_info.reg_rdata_rm_table_address_reg[0]_0 ),
        .O(\opt_has_pipe.first_q_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h44440444)) 
    \b_rm_info.reg_rdata_rm_table_ctrl[12]_i_2 
       (.I0(first_q),
        .I1(\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ),
        .I2(\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ),
        .I3(\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1 ),
        .I4(Q),
        .O(reg_rdata_rm_table_ctrl));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rm_id_valid),
        .Q(first_q),
        .R(reset_ah));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_20
   (out,
    \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ,
    \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_0 ,
    reset_ah,
    read_from_rm_info_registers_cmb,
    clk,
    \b_rm_info.bs_addr_reg[0] ,
    \b_rm_info.bs_addr_reg[0]_0 ,
    Q,
    \b_rm_info.bs_addr_reg[0]_1 );
  output out;
  output \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ;
  output \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_0 ;
  input reset_ah;
  input read_from_rm_info_registers_cmb;
  input clk;
  input \b_rm_info.bs_addr_reg[0] ;
  input \b_rm_info.bs_addr_reg[0]_0 ;
  input [1:0]Q;
  input \b_rm_info.bs_addr_reg[0]_1 ;

  wire [1:0]Q;
  wire \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ;
  wire \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_0 ;
  wire \b_rm_info.bs_addr_reg[0] ;
  wire \b_rm_info.bs_addr_reg[0]_0 ;
  wire \b_rm_info.bs_addr_reg[0]_1 ;
  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire read_from_rm_info_registers_cmb;
  wire reset_ah;

  assign out = first_q;
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \b_rm_info.rm_address_table_reg_0_1_0_0_i_1 
       (.I0(\b_rm_info.bs_addr_reg[0] ),
        .I1(\b_rm_info.bs_addr_reg[0]_0 ),
        .I2(first_q),
        .I3(\b_rm_info.bs_addr_reg[0]_1 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_1 
       (.I0(\b_rm_info.bs_addr_reg[0] ),
        .I1(\b_rm_info.bs_addr_reg[0]_0 ),
        .I2(first_q),
        .I3(Q[0]),
        .I4(\b_rm_info.bs_addr_reg[0]_1 ),
        .I5(Q[1]),
        .O(\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(read_from_rm_info_registers_cmb),
        .Q(first_q),
        .R(reset_ah));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_21
   (out,
    in_shutdown_reg,
    \opt_has_pipe.first_q_reg[0]_0 ,
    reset_ah,
    \opt_has_pipe.first_q_reg[0]_1 ,
    clk,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ,
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 );
  output out;
  output in_shutdown_reg;
  output \opt_has_pipe.first_q_reg[0]_0 ;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0]_1 ;
  input clk;
  input \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  input \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ;

  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ;
  wire \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ;
  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire in_shutdown_reg;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire \opt_has_pipe.first_q_reg[0]_1 ;
  wire reset_ah;

  assign out = first_q;
  LUT2 #(
    .INIT(4'h7)) 
    \b_rm_info.reg_rdata_rm_table_address[0]_i_2 
       (.I0(\opt_has_pipe.first_q_reg[0]_1 ),
        .I1(first_q),
        .O(in_shutdown_reg));
  LUT4 #(
    .INIT(16'h0070)) 
    \b_rm_info.reg_rdata_rm_table_ctrl[12]_i_1 
       (.I0(first_q),
        .I1(\opt_has_pipe.first_q_reg[0]_1 ),
        .I2(\b_rm_info.reg_rdata_rm_table_ctrl_reg[0] ),
        .I3(\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0 ),
        .O(\opt_has_pipe.first_q_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\opt_has_pipe.first_q_reg[0]_1 ),
        .Q(first_q),
        .R(reset_ah));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_22
   (out,
    reset_ah,
    \opt_has_pipe.first_q_reg[0]_0 ,
    clk);
  output out;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0]_0 ;
  input clk;

  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire reset_ah;

  assign out = first_q;
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\opt_has_pipe.first_q_reg[0]_0 ),
        .Q(first_q),
        .R(reset_ah));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_24
   (out,
    \b_bs_info.reg_rdata_bs_table_size_reg[0] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[1] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[2] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[3] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[4] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[5] ,
    \b_bs_info.reg_rdata_bs_table_address_reg[31] ,
    reg_write_complete_ctrl_reg_reg,
    reset_0,
    \b_bs_info.reg_rdata_bs_table_size_reg[13] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[14] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[15] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[16] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[17] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[18] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[19] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[20] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[21] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[22] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[23] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[24] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[25] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[26] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[27] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[28] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[29] ,
    reset_ah,
    \opt_has_pipe.first_q_reg[0]_0 ,
    clk,
    Q,
    \reg_rdata_reg[29] ,
    \reg_rdata_reg[31] ,
    \reg_rdata_reg[29]_0 ,
    reg_write_complete_ctrl_reg,
    reg_tready_d1_i_2,
    reg_write_complete_sw_trigger_reg,
    reg_tready_d1_i_2_0,
    \reg_rdata_reg[29]_1 ,
    axi_write_complete,
    reset);
  output out;
  output \b_bs_info.reg_rdata_bs_table_size_reg[0] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[1] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[2] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[3] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[4] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[5] ;
  output \b_bs_info.reg_rdata_bs_table_address_reg[31] ;
  output reg_write_complete_ctrl_reg_reg;
  output reset_0;
  output \b_bs_info.reg_rdata_bs_table_size_reg[13] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[14] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[15] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[16] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[17] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[18] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[19] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[20] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[21] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[22] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[23] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[24] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[25] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[26] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[27] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[28] ;
  output \b_bs_info.reg_rdata_bs_table_size_reg[29] ;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0]_0 ;
  input clk;
  input [23:0]Q;
  input [1:0]\reg_rdata_reg[29] ;
  input [23:0]\reg_rdata_reg[31] ;
  input \reg_rdata_reg[29]_0 ;
  input reg_write_complete_ctrl_reg;
  input reg_tready_d1_i_2;
  input reg_write_complete_sw_trigger_reg;
  input reg_tready_d1_i_2_0;
  input \reg_rdata_reg[29]_1 ;
  input axi_write_complete;
  input reset;

  wire [23:0]Q;
  wire axi_write_complete;
  wire \b_bs_info.reg_rdata_bs_table_address_reg[31] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[0] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[13] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[14] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[15] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[16] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[17] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[18] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[19] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[1] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[20] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[21] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[22] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[23] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[24] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[25] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[26] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[27] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[28] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[29] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[2] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[3] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[4] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[5] ;
  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire [1:0]\reg_rdata_reg[29] ;
  wire \reg_rdata_reg[29]_0 ;
  wire \reg_rdata_reg[29]_1 ;
  wire [23:0]\reg_rdata_reg[31] ;
  wire reg_tready_d1_i_2;
  wire reg_tready_d1_i_2_0;
  wire reg_tready_d1_i_4_n_0;
  wire reg_write_complete_ctrl_reg;
  wire reg_write_complete_ctrl_reg_reg;
  wire reg_write_complete_sw_trigger_reg;
  wire reset;
  wire reset_0;
  wire reset_ah;

  assign out = first_q;
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\opt_has_pipe.first_q_reg[0]_0 ),
        .Q(first_q),
        .R(reset_ah));
  LUT6 #(
    .INIT(64'h00000000AC00A000)) 
    \reg_rdata[0]_i_4 
       (.I0(Q[0]),
        .I1(\reg_rdata_reg[29] [0]),
        .I2(\reg_rdata_reg[29] [1]),
        .I3(first_q),
        .I4(\reg_rdata_reg[31] [0]),
        .I5(\reg_rdata_reg[29]_0 ),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[0] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[13]_i_1 
       (.I0(Q[6]),
        .I1(\reg_rdata_reg[31] [6]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[13] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[14]_i_1 
       (.I0(Q[7]),
        .I1(\reg_rdata_reg[31] [7]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[14] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[15]_i_1 
       (.I0(Q[8]),
        .I1(\reg_rdata_reg[31] [8]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[15] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[16]_i_1 
       (.I0(Q[9]),
        .I1(\reg_rdata_reg[31] [9]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[16] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[17]_i_1 
       (.I0(Q[10]),
        .I1(\reg_rdata_reg[31] [10]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[17] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[18]_i_1 
       (.I0(Q[11]),
        .I1(\reg_rdata_reg[31] [11]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[18] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[19]_i_1 
       (.I0(Q[12]),
        .I1(\reg_rdata_reg[31] [12]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF53FF5FFF)) 
    \reg_rdata[1]_i_2 
       (.I0(Q[1]),
        .I1(\reg_rdata_reg[29] [0]),
        .I2(\reg_rdata_reg[29] [1]),
        .I3(first_q),
        .I4(\reg_rdata_reg[31] [1]),
        .I5(\reg_rdata_reg[29]_0 ),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[1] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[20]_i_1 
       (.I0(Q[13]),
        .I1(\reg_rdata_reg[31] [13]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[20] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[21]_i_1 
       (.I0(Q[14]),
        .I1(\reg_rdata_reg[31] [14]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[21] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[22]_i_1 
       (.I0(Q[15]),
        .I1(\reg_rdata_reg[31] [15]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[22] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[23]_i_1 
       (.I0(Q[16]),
        .I1(\reg_rdata_reg[31] [16]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[23] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[24]_i_1 
       (.I0(Q[17]),
        .I1(\reg_rdata_reg[31] [17]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[24] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[25]_i_1 
       (.I0(Q[18]),
        .I1(\reg_rdata_reg[31] [18]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[25] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[26]_i_1 
       (.I0(Q[19]),
        .I1(\reg_rdata_reg[31] [19]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[26] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[27]_i_1 
       (.I0(Q[20]),
        .I1(\reg_rdata_reg[31] [20]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[27] ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[28]_i_1 
       (.I0(Q[21]),
        .I1(\reg_rdata_reg[31] [21]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[28] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA02AA)) 
    \reg_rdata[29]_i_1 
       (.I0(reset),
        .I1(\reg_rdata_reg[29] [0]),
        .I2(\reg_rdata_reg[29] [1]),
        .I3(first_q),
        .I4(\reg_rdata_reg[29]_0 ),
        .I5(\reg_rdata_reg[29]_1 ),
        .O(reset_0));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \reg_rdata[29]_i_2 
       (.I0(Q[22]),
        .I1(\reg_rdata_reg[31] [22]),
        .I2(first_q),
        .I3(\reg_rdata_reg[29] [1]),
        .I4(\reg_rdata_reg[29] [0]),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[29] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF53FF5FFF)) 
    \reg_rdata[2]_i_2 
       (.I0(Q[2]),
        .I1(\reg_rdata_reg[29] [0]),
        .I2(\reg_rdata_reg[29] [1]),
        .I3(first_q),
        .I4(\reg_rdata_reg[31] [2]),
        .I5(\reg_rdata_reg[29]_0 ),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFF07FFFFFFF7FF)) 
    \reg_rdata[31]_i_4 
       (.I0(\reg_rdata_reg[31] [23]),
        .I1(\reg_rdata_reg[29] [0]),
        .I2(\reg_rdata_reg[29] [1]),
        .I3(first_q),
        .I4(\reg_rdata_reg[29]_0 ),
        .I5(Q[23]),
        .O(\b_bs_info.reg_rdata_bs_table_address_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF53FF5FFF)) 
    \reg_rdata[3]_i_2 
       (.I0(Q[3]),
        .I1(\reg_rdata_reg[29] [0]),
        .I2(\reg_rdata_reg[29] [1]),
        .I3(first_q),
        .I4(\reg_rdata_reg[31] [3]),
        .I5(\reg_rdata_reg[29]_0 ),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF53FF5FFF)) 
    \reg_rdata[4]_i_2 
       (.I0(Q[4]),
        .I1(\reg_rdata_reg[29] [0]),
        .I2(\reg_rdata_reg[29] [1]),
        .I3(first_q),
        .I4(\reg_rdata_reg[31] [4]),
        .I5(\reg_rdata_reg[29]_0 ),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF53FF5FFF)) 
    \reg_rdata[5]_i_3 
       (.I0(Q[5]),
        .I1(\reg_rdata_reg[29] [0]),
        .I2(\reg_rdata_reg[29] [1]),
        .I3(first_q),
        .I4(\reg_rdata_reg[31] [5]),
        .I5(\reg_rdata_reg[29]_0 ),
        .O(\b_bs_info.reg_rdata_bs_table_size_reg[5] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    reg_tready_d1_i_3
       (.I0(reg_write_complete_ctrl_reg),
        .I1(reg_tready_d1_i_2),
        .I2(reg_write_complete_sw_trigger_reg),
        .I3(reg_tready_d1_i_2_0),
        .I4(reg_tready_d1_i_4_n_0),
        .O(reg_write_complete_ctrl_reg_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    reg_tready_d1_i_4
       (.I0(first_q),
        .I1(\reg_rdata_reg[29]_0 ),
        .I2(\reg_rdata_reg[29]_1 ),
        .I3(axi_write_complete),
        .O(reg_tready_d1_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_25
   (E,
    reset_ah,
    rm_info_valid_vec,
    clk);
  output [0:0]E;
  input reset_ah;
  input rm_info_valid_vec;
  input clk;

  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire reset_ah;
  wire rm_info_valid_vec;

  assign E[0] = first_q;
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rm_info_valid_vec),
        .Q(first_q),
        .R(reset_ah));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_26
   (out,
    \opt_has_pipe.first_q_reg[0]_0 ,
    \vsm_addr_reg[3] ,
    reset_ah,
    read_from_bs_info_registers_cmb,
    clk,
    \b_bs_info.reg_rdata_bs_table_address_reg[0] ,
    \b_bs_info.reg_rdata_bs_table_size_reg[0] ,
    E,
    Q);
  output out;
  output \opt_has_pipe.first_q_reg[0]_0 ;
  output \vsm_addr_reg[3] ;
  input reset_ah;
  input read_from_bs_info_registers_cmb;
  input clk;
  input \b_bs_info.reg_rdata_bs_table_address_reg[0] ;
  input \b_bs_info.reg_rdata_bs_table_size_reg[0] ;
  input [0:0]E;
  input [1:0]Q;

  wire [0:0]E;
  wire [1:0]Q;
  wire \b_bs_info.reg_rdata_bs_table_address_reg[0] ;
  wire \b_bs_info.reg_rdata_bs_table_size_reg[0] ;
  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire read_from_bs_info_registers_cmb;
  wire reset_ah;
  wire \vsm_addr_reg[3] ;

  assign out = first_q;
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \b_bs_info.bs_address_table_reg_0_1_0_0_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\b_bs_info.reg_rdata_bs_table_address_reg[0] ),
        .I3(first_q),
        .I4(\b_bs_info.reg_rdata_bs_table_size_reg[0] ),
        .I5(E),
        .O(\vsm_addr_reg[3] ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \b_bs_info.bs_size_table_reg_0_1_0_0_i_1 
       (.I0(\b_bs_info.reg_rdata_bs_table_address_reg[0] ),
        .I1(first_q),
        .I2(\b_bs_info.reg_rdata_bs_table_size_reg[0] ),
        .I3(E),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\opt_has_pipe.first_q_reg[0]_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(read_from_bs_info_registers_cmb),
        .Q(first_q),
        .R(reset_ah));
endmodule

(* ORIG_REF_NAME = "xbip_pipe_v3_0_6_viv" *) 
module design_1_dfx_controller_0_0_xbip_pipe_v3_0_6_viv__parameterized5_27
   (SR,
    reset_ah,
    \opt_has_pipe.first_q_reg[0]_0 ,
    clk,
    out,
    E);
  output [0:0]SR;
  input reset_ah;
  input \opt_has_pipe.first_q_reg[0]_0 ;
  input clk;
  input out;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  (* RTL_KEEP = "true" *) wire first_q;
  wire \opt_has_pipe.first_q_reg[0]_0 ;
  wire out;
  wire reset_ah;

  LUT4 #(
    .INIT(16'h0070)) 
    \b_bs_info.reg_rdata_bs_table_size[31]_i_1 
       (.I0(first_q),
        .I1(\opt_has_pipe.first_q_reg[0]_0 ),
        .I2(out),
        .I3(E),
        .O(SR));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \opt_has_pipe.first_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\opt_has_pipe.first_q_reg[0]_0 ),
        .Q(first_q),
        .R(reset_ah));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
