0.7
2020.2
Nov 18 2020
09:47:47
D:/work_FPGA/20240521_sv_training/20240521_sv_training.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/work_FPGA/20240521_sv_training/20240521_sv_training.srcs/sim_1/new/tb_reg.sv,1716295585,systemVerilog,,,,$unit_tb_reg_sv;register_inif;tb_reg,,uvm,,,,,,
D:/work_FPGA/20240521_sv_training/20240521_sv_training.srcs/sources_1/new/register.v,1716287325,verilog,,,,register,,uvm,,,,,,
