# First-in-First-out-FIFO-rtl-to-gds-vlsi-design
This project is a deep dive into the world of Digital VLSI Design. Instead of just writing code that stays on a computer, Iâ€™ve taken a FIFO (First-In-First-Out) buffer through the entire industrial pipeline to create a layout ready for a chip factory (GDSII).
