<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml sr_top.twx sr_top.ncd -o sr_top.twr sr_top.pcf -ucf
sr_top.ucf

</twCmdLine><twDesign>sr_top.ncd</twDesign><twDesignPath>sr_top.ncd</twDesignPath><twPCF>sr_top.pcf</twPCF><twPcfPath>sr_top.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-03-26, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clkDiv/mmcm_adv_inst/CLKIN1" logResource="clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y4.CLKIN1" clockNet="clkDiv/clkin1"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clkDiv/mmcm_adv_inst/CLKIN1" logResource="clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y4.CLKIN1" clockNet="clkDiv/clkin1"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.572" period="10.000" constraintValue="10.000" deviceLimit="1.428" freqLimit="700.280" physResource="clkDiv/mmcm_adv_inst/CLKIN1" logResource="clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y4.CLKIN1" clockNet="clkDiv/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clkDiv_clkout1 = PERIOD TIMEGRP &quot;clkDiv_clkout1&quot; TS_clk / 0.125 HIGH 6.3%;</twConstName><twItemCnt>26</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.603</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point addra_0 (SLICE_X44Y99.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>77.759</twSlack><twSrc BELType="FF">addra_2</twSrc><twDest BELType="FF">addra_0</twDest><twTotPathDel>2.129</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>addra_2</twSrc><twDest BELType='FF'>addra_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>addra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>GND_1_o_GND_1_o_equal_5_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>GND_1_o_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_0</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>1.138</twRouteDel><twTotDel>2.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>77.832</twSlack><twSrc BELType="FF">addra_0</twSrc><twDest BELType="FF">addra_0</twDest><twTotPathDel>2.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>addra_0</twSrc><twDest BELType='FF'>addra_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>addra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>GND_1_o_GND_1_o_equal_5_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>GND_1_o_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_0</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>1.152</twRouteDel><twTotDel>2.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>78.045</twSlack><twSrc BELType="FF">addra_1</twSrc><twDest BELType="FF">addra_0</twDest><twTotPathDel>1.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>addra_1</twSrc><twDest BELType='FF'>addra_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>addra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>GND_1_o_GND_1_o_equal_5_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>GND_1_o_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_0</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>0.939</twRouteDel><twTotDel>1.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point addra_1 (SLICE_X44Y99.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>77.759</twSlack><twSrc BELType="FF">addra_2</twSrc><twDest BELType="FF">addra_1</twDest><twTotPathDel>2.129</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>addra_2</twSrc><twDest BELType='FF'>addra_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>addra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>GND_1_o_GND_1_o_equal_5_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>GND_1_o_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_1</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>1.138</twRouteDel><twTotDel>2.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>77.832</twSlack><twSrc BELType="FF">addra_0</twSrc><twDest BELType="FF">addra_1</twDest><twTotPathDel>2.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>addra_0</twSrc><twDest BELType='FF'>addra_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>addra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>GND_1_o_GND_1_o_equal_5_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>GND_1_o_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_1</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>1.152</twRouteDel><twTotDel>2.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>78.045</twSlack><twSrc BELType="FF">addra_1</twSrc><twDest BELType="FF">addra_1</twDest><twTotPathDel>1.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>addra_1</twSrc><twDest BELType='FF'>addra_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>addra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>GND_1_o_GND_1_o_equal_5_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>GND_1_o_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_1</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>0.939</twRouteDel><twTotDel>1.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point addra_3 (SLICE_X44Y99.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>77.759</twSlack><twSrc BELType="FF">addra_2</twSrc><twDest BELType="FF">addra_3</twDest><twTotPathDel>2.129</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>addra_2</twSrc><twDest BELType='FF'>addra_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>addra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>GND_1_o_GND_1_o_equal_5_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>GND_1_o_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_3</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>1.138</twRouteDel><twTotDel>2.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>77.832</twSlack><twSrc BELType="FF">addra_0</twSrc><twDest BELType="FF">addra_3</twDest><twTotPathDel>2.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>addra_0</twSrc><twDest BELType='FF'>addra_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>addra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>GND_1_o_GND_1_o_equal_5_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>GND_1_o_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_3</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>1.152</twRouteDel><twTotDel>2.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>78.045</twSlack><twSrc BELType="FF">addra_1</twSrc><twDest BELType="FF">addra_3</twDest><twTotPathDel>1.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>addra_1</twSrc><twDest BELType='FF'>addra_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>addra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>GND_1_o_GND_1_o_equal_5_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>GND_1_o_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_3</twBEL></twPathDel><twLogDel>0.904</twLogDel><twRouteDel>0.939</twRouteDel><twTotDel>1.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkDiv_clkout1 = PERIOD TIMEGRP &quot;clkDiv_clkout1&quot; TS_clk / 0.125 HIGH 6.3%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point addra_3 (SLICE_X44Y99.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="FF">addra_3</twSrc><twDest BELType="FF">addra_3</twDest><twTotPathDel>0.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>addra_3</twSrc><twDest BELType='FF'>addra_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.C5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>addra&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>Mcount_addra_xor&lt;3&gt;11</twBEL><twBEL>addra_3</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point addra_0 (SLICE_X44Y99.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.126</twSlack><twSrc BELType="FF">addra_0</twSrc><twDest BELType="FF">addra_0</twDest><twTotPathDel>0.126</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>addra_0</twSrc><twDest BELType='FF'>addra_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>addra&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>Mcount_addra_xor&lt;0&gt;11_INV_0</twBEL><twBEL>addra_0</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.087</twRouteDel><twTotDel>0.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point addra_2 (SLICE_X44Y99.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">addra_1</twSrc><twDest BELType="FF">addra_2</twDest><twTotPathDel>0.128</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>addra_1</twSrc><twDest BELType='FF'>addra_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.112</twDelInfo><twComp>addra&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.099</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>Mcount_addra_xor&lt;2&gt;11</twBEL><twBEL>addra_2</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.112</twRouteDel><twTotDel>0.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">clk_8</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_clkDiv_clkout1 = PERIOD TIMEGRP &quot;clkDiv_clkout1&quot; TS_clk / 0.125 HIGH 6.3%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINHIGHPULSE" name="Trpw" slack="73.397" period="80.000" constraintValue="5.040" deviceLimit="0.416" physResource="addra&lt;3&gt;/SR" logResource="addra_2/SR" locationPin="SLICE_X44Y99.SR" clockNet="GND_1_o_GND_1_o_equal_5_o"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="73.397" period="80.000" constraintValue="5.040" deviceLimit="0.416" physResource="sr_1/sr_temp_6_C_6/SR" logResource="sr_1/sr_temp_6_C_6/SR" locationPin="SLICE_X44Y104.SR" clockNet="sr_1/rst_sr_in[7]_AND_4_o"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Trpw" slack="73.397" period="80.000" constraintValue="5.040" deviceLimit="0.416" physResource="sr_1/sr_temp_5_P_5/SR" logResource="sr_1/sr_temp_5_P_5/SR" locationPin="SLICE_X45Y102.SR" clockNet="sr_1/rst_sr_in[6]_AND_5_o"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clkDiv_clkout0 = PERIOD TIMEGRP &quot;clkDiv_clkout0&quot; TS_clk HIGH 50%;</twConstName><twItemCnt>1714</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1169</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.904</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_0_P_0 (SLICE_X53Y97.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.096</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">sr_1/sr_temp_0_P_0</twDest><twTotPathDel>4.703</twTotPathDel><twClkSkew dest = "1.002" src = "1.123">0.121</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>sr_1/sr_temp_0_P_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/falling</twComp><twBEL>sr_1/rst_sr_in[1]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>sr_1/rst_sr_in[1]_AND_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>sr_1/sr_temp_0_P_0</twComp><twBEL>sr_1/sr_temp_0_P_0</twBEL></twPathDel><twLogDel>2.690</twLogDel><twRouteDel>2.013</twRouteDel><twTotDel>4.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_0_C_0 (SLICE_X53Y96.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.231</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">sr_1/sr_temp_0_C_0</twDest><twTotPathDel>4.570</twTotPathDel><twClkSkew dest = "1.004" src = "1.123">0.119</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>sr_1/sr_temp_0_C_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/falling</twComp><twBEL>sr_1/rst_sr_in[1]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>sr_1/rst_sr_in[1]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>sr_1/sr_temp_0_C_0</twComp><twBEL>sr_1/sr_temp_0_C_0</twBEL></twPathDel><twLogDel>2.436</twLogDel><twRouteDel>2.134</twRouteDel><twTotDel>4.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_6_P_6 (SLICE_X45Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.245</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">sr_1/sr_temp_6_P_6</twDest><twTotPathDel>4.535</twTotPathDel><twClkSkew dest = "0.987" src = "1.127">0.140</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.142" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>sr_1/sr_temp_6_P_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO25</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>dina_2&lt;3&gt;</twComp><twBEL>sr_1/rst_sr_in[7]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>sr_1/rst_sr_in[7]_AND_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>sr_1/sr_temp_6_P_6</twComp><twBEL>sr_1/sr_temp_6_P_6</twBEL></twPathDel><twLogDel>2.673</twLogDel><twRouteDel>1.862</twRouteDel><twTotDel>4.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkDiv_clkout0 = PERIOD TIMEGRP &quot;clkDiv_clkout0&quot; TS_clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_CLK_REG (SLICE_X40Y97.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">addra_3</twSrc><twDest BELType="FF">vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_CLK_REG</twDest><twTotPathDel>0.300</twTotPathDel><twClkSkew dest = "1.130" src = "1.062">-0.068</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>addra_3</twSrc><twDest BELType='FF'>vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_CLK_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_8</twSrcClk><twPathDel><twSite>SLICE_X44Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>addra&lt;3&gt;</twComp><twBEL>addra_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y97.D3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>addra&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.100</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/clocked</twComp><twBEL>addra&lt;3&gt;_rt</twBEL><twBEL>vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_CLK_REG</twBEL></twPathDel><twLogDel>0.015</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk</twDestClk><twPctLog>5.0</twPctLog><twPctRoute>95.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point bram_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X2Y39.DIBDI0), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">dina_2_4</twSrc><twDest BELType="RAM">bram_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.394</twTotPathDel><twClkSkew dest = "1.238" src = "1.079">-0.159</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dina_2_4</twSrc><twDest BELType='RAM'>bram_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_8_sh</twSrcClk><twPathDel><twSite>SLICE_X55Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>dina_2_4</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y39.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.494</twDelInfo><twComp>dina_2&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y39.CLKBWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>bram_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.494</twRouteDel><twTotDel>0.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>-25.4</twPctLog><twPctRoute>125.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_2/U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_f_edge/U_DOUT0 (SLICE_X45Y99.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">dina_2_4</twSrc><twDest BELType="FF">vio_2/U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_f_edge/U_DOUT0</twDest><twTotPathDel>0.299</twTotPathDel><twClkSkew dest = "1.135" src = "1.079">-0.056</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dina_2_4</twSrc><twDest BELType='FF'>vio_2/U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_f_edge/U_DOUT0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_8_sh</twSrcClk><twPathDel><twSite>SLICE_X55Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>dina_2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y99.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>dina_2&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[25].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>dina_2&lt;4&gt;_rt</twBEL><twBEL>vio_2/U0/I_VIO/GEN_SYNC_IN[26].SYNC_IN_CELL/sync_f_edge/U_DOUT0</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.299</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk</twDestClk><twPctLog>5.4</twPctLog><twPctRoute>94.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="53"><twPinLimitBanner>Component Switching Limit Checks: TS_clkDiv_clkout0 = PERIOD TIMEGRP &quot;clkDiv_clkout0&quot; TS_clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="bram_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK" logResource="bram_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y39.CLKARDCLK" clockNet="clk"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA" slack="7.500" period="10.000" constraintValue="10.000" deviceLimit="2.500" freqLimit="400.000" physResource="bram_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="bram_4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y39.CLKBWRCLK" clockNet="clk"/><twPinLimit anchorID="56" type="MINPERIOD" name="Trper_CLKB" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X2Y21.CLKBWRCLKL" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="57" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clkDiv_clkout2 = PERIOD TIMEGRP &quot;clkDiv_clkout2&quot; TS_clk / 0.125 PHASE 20 ns         HIGH 6.3%;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>18.432</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_2_7 (SLICE_X55Y98.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.696</twSlack><twSrc BELType="FF">register_7</twSrc><twDest BELType="FF">dina_2_7</twDest><twTotPathDel>1.938</twTotPathDel><twClkSkew dest = "2.452" src = "2.586">0.134</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>register_7</twSrc><twDest BELType='FF'>dina_2_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>register&lt;7&gt;</twComp><twBEL>register_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y98.DX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.567</twDelInfo><twComp>register&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>dina_2_7</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.567</twRouteDel><twTotDel>1.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_8_sh</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_2_6 (SLICE_X55Y98.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.746</twSlack><twSrc BELType="FF">register_6</twSrc><twDest BELType="FF">dina_2_6</twDest><twTotPathDel>1.888</twTotPathDel><twClkSkew dest = "2.452" src = "2.586">0.134</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>register_6</twSrc><twDest BELType='FF'>dina_2_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>register&lt;7&gt;</twComp><twBEL>register_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y98.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>register&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y98.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>dina_2_6</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.517</twRouteDel><twTotDel>1.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_8_sh</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_2_2 (SLICE_X45Y97.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.928</twSlack><twSrc BELType="FF">register_2</twSrc><twDest BELType="FF">dina_2_2</twDest><twTotPathDel>1.682</twTotPathDel><twClkSkew dest = "2.428" src = "2.586">0.158</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>register_2</twSrc><twDest BELType='FF'>dina_2_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X51Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>register&lt;3&gt;</twComp><twBEL>register_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>register&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>dina_2&lt;3&gt;</twComp><twBEL>dina_2_2</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.311</twRouteDel><twTotDel>1.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_8_sh</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkDiv_clkout2 = PERIOD TIMEGRP &quot;clkDiv_clkout2&quot; TS_clk / 0.125 PHASE 20 ns
        HIGH 6.3%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_2_4 (SLICE_X55Y98.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">register_4</twSrc><twDest BELType="FF">dina_2_4</twDest><twTotPathDel>0.317</twTotPathDel><twClkSkew dest = "1.153" src = "1.070">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>register_4</twSrc><twDest BELType='FF'>dina_2_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>register&lt;7&gt;</twComp><twBEL>register_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>register&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>dina_2_4</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_8_sh</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_2_5 (SLICE_X55Y98.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.057</twSlack><twSrc BELType="FF">register_5</twSrc><twDest BELType="FF">dina_2_5</twDest><twTotPathDel>0.372</twTotPathDel><twClkSkew dest = "1.153" src = "1.070">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>register_5</twSrc><twDest BELType='FF'>dina_2_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>register&lt;7&gt;</twComp><twBEL>register_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y98.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.350</twDelInfo><twComp>register&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>dina_2&lt;7&gt;</twComp><twBEL>dina_2_5</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_8_sh</twDestClk><twPctLog>5.9</twPctLog><twPctRoute>94.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_2_3 (SLICE_X45Y97.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.136</twSlack><twSrc BELType="FF">register_3</twSrc><twDest BELType="FF">dina_2_3</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew dest = "1.138" src = "1.070">-0.068</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.212" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>register_3</twSrc><twDest BELType='FF'>dina_2_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>register&lt;3&gt;</twComp><twBEL>register_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.DX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>register&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>dina_2&lt;3&gt;</twComp><twBEL>dina_2_3</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.414</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_8_sh</twDestClk><twPctLog>5.0</twPctLog><twPctRoute>95.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_clkDiv_clkout2 = PERIOD TIMEGRP &quot;clkDiv_clkout2&quot; TS_clk / 0.125 PHASE 20 ns
        HIGH 6.3%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINHIGHPULSE" name="Tch" slack="74.222" period="80.000" constraintValue="5.040" deviceLimit="0.364" physResource="dina_2&lt;3&gt;/CLK" logResource="dina_2_0/CK" locationPin="SLICE_X45Y97.CLK" clockNet="clk_8_sh"/><twPinLimit anchorID="72" type="MINHIGHPULSE" name="Tch" slack="74.222" period="80.000" constraintValue="5.040" deviceLimit="0.364" physResource="dina_2&lt;3&gt;/CLK" logResource="dina_2_1/CK" locationPin="SLICE_X45Y97.CLK" clockNet="clk_8_sh"/><twPinLimit anchorID="73" type="MINHIGHPULSE" name="Tch" slack="74.222" period="80.000" constraintValue="5.040" deviceLimit="0.364" physResource="dina_2&lt;3&gt;/CLK" logResource="dina_2_2/CK" locationPin="SLICE_X45Y97.CLK" clockNet="clk_8_sh"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_1sr_temp_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_7_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.557</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_7_LDC (SLICE_X44Y108.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>74.443</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_7_LDC</twDest><twTotPathDel>5.557</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_1/sr_temp_7_P_7</twComp><twBEL>sr_1/rst_sr_in[0]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.675</twDelInfo><twComp>sr_1/rst_sr_in[0]_AND_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_1/sr_temp_7_LDC</twComp><twBEL>sr_1/sr_temp_7_LDC</twBEL></twPathDel><twLogDel>2.395</twLogDel><twRouteDel>3.162</twRouteDel><twTotDel>5.557</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[0]_AND_1_o</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>78.065</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_7_LDC</twDest><twTotPathDel>1.935</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_7_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_1/sr_temp_7_P_7</twComp><twBEL>sr_1/rst_sr_in[0]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.675</twDelInfo><twComp>sr_1/rst_sr_in[0]_AND_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_1/sr_temp_7_LDC</twComp><twBEL>sr_1/sr_temp_7_LDC</twBEL></twPathDel><twLogDel>-3.716</twLogDel><twRouteDel>5.651</twRouteDel><twTotDel>1.935</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[0]_AND_1_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_7_LDC (SLICE_X44Y108.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>75.760</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_7_LDC</twDest><twTotPathDel>4.240</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>sr_1/sr_temp_7_P_7</twComp><twBEL>sr_1/rst_sr_in[0]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>sr_1/rst_sr_in[0]_AND_1_o</twComp></twPathDel><twLogDel>2.264</twLogDel><twRouteDel>1.976</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathFromToDelay"><twSlack>79.382</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_7_LDC</twDest><twTotPathDel>0.618</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_7_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>sr_1/sr_temp_7_P_7</twComp><twBEL>sr_1/rst_sr_in[0]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>sr_1/rst_sr_in[0]_AND_1_o</twComp></twPathDel><twLogDel>-3.847</twLogDel><twRouteDel>4.465</twRouteDel><twTotDel>0.618</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_1sr_temp_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_7_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_7_LDC (SLICE_X44Y108.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="83"><twSlack>0.451</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_7_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_1/sr_temp_7_P_7</twComp><twBEL>sr_1/rst_sr_in[0]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sr_1/rst_sr_in[0]_AND_2_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y108.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_1/sr_temp_7_LDC</twComp><twBEL>sr_1/sr_temp_7_LDC</twBEL></twPathDel><twLogDel>-1.822</twLogDel><twRouteDel>2.273</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[0]_AND_1_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="84"><twSlack>1.935</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_1/sr_temp_7_P_7</twComp><twBEL>sr_1/rst_sr_in[0]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sr_1/rst_sr_in[0]_AND_2_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y108.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_1/sr_temp_7_LDC</twComp><twBEL>sr_1/sr_temp_7_LDC</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>1.393</twRouteDel><twTotDel>1.935</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[0]_AND_1_o</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_7_LDC (SLICE_X44Y108.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="85"><twSlack>-0.031</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_7_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>sr_1/sr_temp_7_P_7</twComp><twBEL>sr_1/rst_sr_in[0]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>sr_1/rst_sr_in[0]_AND_1_o</twComp></twPathDel><twLogDel>-1.832</twLogDel><twRouteDel>1.801</twRouteDel><twTotDel>-0.031</twTotDel></twDetPath></twRacePath><twRacePath anchorID="86"><twSlack>1.449</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>douta&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>sr_1/sr_temp_7_P_7</twComp><twBEL>sr_1/rst_sr_in[0]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>sr_1/rst_sr_in[0]_AND_1_o</twComp></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>1.449</twTotDel><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="87" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_1sr_temp_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_0_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.754</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_0_LDC (SLICE_X53Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>74.246</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_0_LDC</twDest><twTotPathDel>5.754</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/falling</twComp><twBEL>sr_1/rst_sr_in[1]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.651</twDelInfo><twComp>sr_1/rst_sr_in[1]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>sr_1/sr_temp_0_LDC</twComp><twBEL>sr_1/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>2.438</twLogDel><twRouteDel>3.316</twRouteDel><twTotDel>5.754</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[1]_AND_15_o</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>78.128</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_0_LDC</twDest><twTotPathDel>1.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/falling</twComp><twBEL>sr_1/rst_sr_in[1]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.651</twDelInfo><twComp>sr_1/rst_sr_in[1]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>sr_1/sr_temp_0_LDC</twComp><twBEL>sr_1/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>-3.673</twLogDel><twRouteDel>5.545</twRouteDel><twTotDel>1.872</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[1]_AND_15_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_0_LDC (SLICE_X53Y95.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>75.597</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_0_LDC</twDest><twTotPathDel>4.403</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/falling</twComp><twBEL>sr_1/rst_sr_in[1]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>sr_1/rst_sr_in[1]_AND_15_o</twComp></twPathDel><twLogDel>2.269</twLogDel><twRouteDel>2.134</twRouteDel><twTotDel>4.403</twTotDel><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>79.479</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_0_LDC</twDest><twTotPathDel>0.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/falling</twComp><twBEL>sr_1/rst_sr_in[1]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>sr_1/rst_sr_in[1]_AND_15_o</twComp></twPathDel><twLogDel>-3.842</twLogDel><twRouteDel>4.363</twRouteDel><twTotDel>0.521</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_1sr_temp_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_0_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_0_LDC (SLICE_X53Y95.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="96"><twSlack>0.599</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/falling</twComp><twBEL>sr_1/rst_sr_in[1]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>sr_1/rst_sr_in[1]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>sr_1/sr_temp_0_LDC</twComp><twBEL>sr_1/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>-1.801</twLogDel><twRouteDel>2.400</twRouteDel><twTotDel>0.599</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[1]_AND_15_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="97"><twSlack>2.159</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/falling</twComp><twBEL>sr_1/rst_sr_in[1]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>sr_1/rst_sr_in[1]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>sr_1/sr_temp_0_LDC</twComp><twBEL>sr_1/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>1.596</twRouteDel><twTotDel>2.159</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[1]_AND_15_o</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_0_LDC (SLICE_X53Y95.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="98"><twSlack>-0.082</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/falling</twComp><twBEL>sr_1/rst_sr_in[1]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.188</twDelInfo><twComp>sr_1/rst_sr_in[1]_AND_15_o</twComp></twPathDel><twLogDel>-1.835</twLogDel><twRouteDel>1.753</twRouteDel><twTotDel>-0.082</twTotDel></twDetPath></twRacePath><twRacePath anchorID="99"><twSlack>1.478</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y95.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[23].SYNC_IN_CELL/falling</twComp><twBEL>sr_1/rst_sr_in[1]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.188</twDelInfo><twComp>sr_1/rst_sr_in[1]_AND_15_o</twComp></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>0.949</twRouteDel><twTotDel>1.478</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="100" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_1sr_temp_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_1_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.982</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_1_LDC (SLICE_X54Y97.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathFromToDelay"><twSlack>76.018</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_1_LDC</twDest><twTotPathDel>3.982</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>douta&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[2]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sr_1/rst_sr_in[2]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_1/sr_temp_1_LDC</twComp><twBEL>sr_1/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>2.395</twLogDel><twRouteDel>1.587</twRouteDel><twTotDel>3.982</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[2]_AND_13_o</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathFromToDelay"><twSlack>79.025</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_1_LDC</twDest><twTotPathDel>0.975</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_1_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[2]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>sr_1/rst_sr_in[2]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_1/sr_temp_1_LDC</twComp><twBEL>sr_1/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>-3.716</twLogDel><twRouteDel>4.691</twRouteDel><twTotDel>0.975</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[2]_AND_13_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_1_LDC (SLICE_X54Y97.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>76.040</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_1_LDC</twDest><twTotPathDel>3.960</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>douta&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[2]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>sr_1/rst_sr_in[2]_AND_13_o</twComp></twPathDel><twLogDel>2.278</twLogDel><twRouteDel>1.682</twRouteDel><twTotDel>3.960</twTotDel><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathFromToDelay"><twSlack>79.054</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_1_LDC</twDest><twTotPathDel>0.946</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_1_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[2]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>sr_1/rst_sr_in[2]_AND_13_o</twComp></twPathDel><twLogDel>-3.840</twLogDel><twRouteDel>4.786</twRouteDel><twTotDel>0.946</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_1sr_temp_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_1_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_1_LDC (SLICE_X54Y97.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="109"><twSlack>0.076</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_1_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[2]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>sr_1/rst_sr_in[2]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_1/sr_temp_1_LDC</twComp><twBEL>sr_1/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>-1.822</twLogDel><twRouteDel>1.898</twRouteDel><twTotDel>0.076</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[2]_AND_13_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="110"><twSlack>1.276</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>douta&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[2]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>sr_1/rst_sr_in[2]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_1/sr_temp_1_LDC</twComp><twBEL>sr_1/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>0.734</twRouteDel><twTotDel>1.276</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[2]_AND_13_o</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_1_LDC (SLICE_X54Y97.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="111"><twSlack>0.117</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_1_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.083</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[2]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>sr_1/rst_sr_in[2]_AND_13_o</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>1.944</twRouteDel><twTotDel>0.117</twTotDel></twDetPath></twRacePath><twRacePath anchorID="112"><twSlack>1.313</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>douta&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[2]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>sr_1/rst_sr_in[2]_AND_13_o</twComp></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>0.780</twRouteDel><twTotDel>1.313</twTotDel><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="113" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_1sr_temp_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_2_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.054</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_2_LDC (SLICE_X56Y97.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>74.946</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_2_LDC</twDest><twTotPathDel>5.054</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO9</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>douta&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[3]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>sr_1/rst_sr_in[3]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_1/sr_temp_2_LDC</twComp><twBEL>sr_1/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>2.395</twLogDel><twRouteDel>2.659</twRouteDel><twTotDel>5.054</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[3]_AND_11_o</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>78.523</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_2_LDC</twDest><twTotPathDel>1.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_2_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[3]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>sr_1/rst_sr_in[3]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_1/sr_temp_2_LDC</twComp><twBEL>sr_1/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>-3.716</twLogDel><twRouteDel>5.193</twRouteDel><twTotDel>1.477</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[3]_AND_11_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_2_LDC (SLICE_X56Y97.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>75.976</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_2_LDC</twDest><twTotPathDel>4.024</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO9</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>douta&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[3]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>sr_1/rst_sr_in[3]_AND_11_o</twComp></twPathDel><twLogDel>2.269</twLogDel><twRouteDel>1.755</twRouteDel><twTotDel>4.024</twTotDel><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>79.553</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_2_LDC</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_2_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[3]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>sr_1/rst_sr_in[3]_AND_11_o</twComp></twPathDel><twLogDel>-3.842</twLogDel><twRouteDel>4.289</twRouteDel><twTotDel>0.447</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_1sr_temp_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_2_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_2_LDC (SLICE_X56Y97.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="122"><twSlack>0.347</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_2_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[3]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>sr_1/rst_sr_in[3]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_1/sr_temp_2_LDC</twComp><twBEL>sr_1/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>-1.822</twLogDel><twRouteDel>2.169</twRouteDel><twTotDel>0.347</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[3]_AND_11_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="123"><twSlack>1.782</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO9</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>douta&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[3]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>sr_1/rst_sr_in[3]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_1/sr_temp_2_LDC</twComp><twBEL>sr_1/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>1.240</twRouteDel><twTotDel>1.782</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[3]_AND_11_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_2_LDC (SLICE_X56Y97.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="124"><twSlack>-0.068</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_2_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[3]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.315</twDelInfo><twComp>sr_1/rst_sr_in[3]_AND_11_o</twComp></twPathDel><twLogDel>-1.831</twLogDel><twRouteDel>1.763</twRouteDel><twTotDel>-0.068</twTotDel></twDetPath></twRacePath><twRacePath anchorID="125"><twSlack>1.363</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO9</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>douta&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[3]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.315</twDelInfo><twComp>sr_1/rst_sr_in[3]_AND_11_o</twComp></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>0.834</twRouteDel><twTotDel>1.363</twTotDel><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="126" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_1sr_temp_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_3_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.442</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_3_LDC (SLICE_X59Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>75.558</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_3_LDC</twDest><twTotPathDel>4.442</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO16</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_1/sr_temp_3_P_3</twComp><twBEL>sr_1/rst_sr_in[4]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>sr_1/rst_sr_in[4]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>sr_1/sr_temp_3_LDC</twComp><twBEL>sr_1/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>2.438</twLogDel><twRouteDel>2.004</twRouteDel><twTotDel>4.442</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[4]_AND_9_o</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathFromToDelay"><twSlack>78.880</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_3_LDC</twDest><twTotPathDel>1.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_3_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_1/sr_temp_3_P_3</twComp><twBEL>sr_1/rst_sr_in[4]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>sr_1/rst_sr_in[4]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>sr_1/sr_temp_3_LDC</twComp><twBEL>sr_1/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>-3.673</twLogDel><twRouteDel>4.793</twRouteDel><twTotDel>1.120</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[4]_AND_9_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_3_LDC (SLICE_X59Y96.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathFromToDelay"><twSlack>75.694</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_3_LDC</twDest><twTotPathDel>4.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO16</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>sr_1/sr_temp_3_P_3</twComp><twBEL>sr_1/rst_sr_in[4]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>sr_1/rst_sr_in[4]_AND_9_o</twComp></twPathDel><twLogDel>2.278</twLogDel><twRouteDel>2.028</twRouteDel><twTotDel>4.306</twTotDel><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathFromToDelay"><twSlack>79.016</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_3_LDC</twDest><twTotPathDel>0.984</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_3_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.678</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>sr_1/sr_temp_3_P_3</twComp><twBEL>sr_1/rst_sr_in[4]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>sr_1/rst_sr_in[4]_AND_9_o</twComp></twPathDel><twLogDel>-3.833</twLogDel><twRouteDel>4.817</twRouteDel><twTotDel>0.984</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_1sr_temp_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_3_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_3_LDC (SLICE_X59Y96.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="135"><twSlack>0.149</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_3_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_1/sr_temp_3_P_3</twComp><twBEL>sr_1/rst_sr_in[4]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>sr_1/rst_sr_in[4]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>sr_1/sr_temp_3_LDC</twComp><twBEL>sr_1/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>-1.801</twLogDel><twRouteDel>1.950</twRouteDel><twTotDel>0.149</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[4]_AND_9_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="136"><twSlack>1.487</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO16</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_1/sr_temp_3_P_3</twComp><twBEL>sr_1/rst_sr_in[4]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>sr_1/rst_sr_in[4]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>sr_1/sr_temp_3_LDC</twComp><twBEL>sr_1/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.924</twRouteDel><twTotDel>1.487</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[4]_AND_9_o</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_3_LDC (SLICE_X59Y96.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="137"><twSlack>0.147</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_3_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y97.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.083</twDelInfo><twComp>sr_1/sr_temp_3_P_3</twComp><twBEL>sr_1/rst_sr_in[4]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.249</twDelInfo><twComp>sr_1/rst_sr_in[4]_AND_9_o</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>1.974</twRouteDel><twTotDel>0.147</twTotDel></twDetPath></twRacePath><twRacePath anchorID="138"><twSlack>1.481</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO16</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>douta&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>sr_1/sr_temp_3_P_3</twComp><twBEL>sr_1/rst_sr_in[4]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.249</twDelInfo><twComp>sr_1/rst_sr_in[4]_AND_9_o</twComp></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>0.948</twRouteDel><twTotDel>1.481</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="139" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_1sr_temp_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_4_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.449</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_4_LDC (SLICE_X50Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>75.551</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_4_LDC</twDest><twTotPathDel>4.449</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO17</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>douta&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out</twComp><twBEL>sr_1/rst_sr_in[5]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>sr_1/rst_sr_in[5]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_1/sr_temp_4_LDC</twComp><twBEL>sr_1/sr_temp_4_LDC</twBEL></twPathDel><twLogDel>2.395</twLogDel><twRouteDel>2.054</twRouteDel><twTotDel>4.449</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[5]_AND_7_o</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>78.686</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_4_LDC</twDest><twTotPathDel>1.314</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_4_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out</twComp><twBEL>sr_1/rst_sr_in[5]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>sr_1/rst_sr_in[5]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_1/sr_temp_4_LDC</twComp><twBEL>sr_1/sr_temp_4_LDC</twBEL></twPathDel><twLogDel>-3.716</twLogDel><twRouteDel>5.030</twRouteDel><twTotDel>1.314</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[5]_AND_7_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_4_LDC (SLICE_X50Y96.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>76.215</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_4_LDC</twDest><twTotPathDel>3.785</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO17</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>douta&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out</twComp><twBEL>sr_1/rst_sr_in[5]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>sr_1/rst_sr_in[5]_AND_7_o</twComp></twPathDel><twLogDel>2.269</twLogDel><twRouteDel>1.516</twRouteDel><twTotDel>3.785</twTotDel><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>79.357</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_4_LDC</twDest><twTotPathDel>0.643</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_4_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out</twComp><twBEL>sr_1/rst_sr_in[5]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>sr_1/rst_sr_in[5]_AND_7_o</twComp></twPathDel><twLogDel>-3.849</twLogDel><twRouteDel>4.492</twRouteDel><twTotDel>0.643</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_1sr_temp_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_4_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_4_LDC (SLICE_X50Y96.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="148"><twSlack>0.198</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_4_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out</twComp><twBEL>sr_1/rst_sr_in[5]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>sr_1/rst_sr_in[5]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_1/sr_temp_4_LDC</twComp><twBEL>sr_1/sr_temp_4_LDC</twBEL></twPathDel><twLogDel>-1.822</twLogDel><twRouteDel>2.020</twRouteDel><twTotDel>0.198</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[5]_AND_7_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="149"><twSlack>1.462</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO17</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>douta&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out</twComp><twBEL>sr_1/rst_sr_in[5]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>sr_1/rst_sr_in[5]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_1/sr_temp_4_LDC</twComp><twBEL>sr_1/sr_temp_4_LDC</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>0.920</twRouteDel><twTotDel>1.462</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[5]_AND_7_o</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_4_LDC (SLICE_X50Y96.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="150"><twSlack>-0.011</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_4_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out</twComp><twBEL>sr_1/rst_sr_in[5]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.192</twDelInfo><twComp>sr_1/rst_sr_in[5]_AND_7_o</twComp></twPathDel><twLogDel>-1.830</twLogDel><twRouteDel>1.819</twRouteDel><twTotDel>-0.011</twTotDel></twDetPath></twRacePath><twRacePath anchorID="151"><twSlack>1.248</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO17</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>douta&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out</twComp><twBEL>sr_1/rst_sr_in[5]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.192</twDelInfo><twComp>sr_1/rst_sr_in[5]_AND_7_o</twComp></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>0.719</twRouteDel><twTotDel>1.248</twTotDel><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="152" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_1sr_temp_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_5_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.167</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_5_LDC (SLICE_X51Y97.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathFromToDelay"><twSlack>75.833</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_5_LDC</twDest><twTotPathDel>4.167</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>douta&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[6]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sr_1/rst_sr_in[6]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>sr_1/sr_temp_5_LDC</twComp><twBEL>sr_1/sr_temp_5_LDC</twBEL></twPathDel><twLogDel>2.438</twLogDel><twRouteDel>1.729</twRouteDel><twTotDel>4.167</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[6]_AND_5_o</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathFromToDelay"><twSlack>79.190</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_5_LDC</twDest><twTotPathDel>0.810</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_5_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[6]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sr_1/rst_sr_in[6]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y97.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>sr_1/sr_temp_5_LDC</twComp><twBEL>sr_1/sr_temp_5_LDC</twBEL></twPathDel><twLogDel>-3.673</twLogDel><twRouteDel>4.483</twRouteDel><twTotDel>0.810</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[6]_AND_5_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_5_LDC (SLICE_X51Y97.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathFromToDelay"><twSlack>75.977</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_5_LDC</twDest><twTotPathDel>4.023</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>douta&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[6]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>sr_1/rst_sr_in[6]_AND_5_o</twComp></twPathDel><twLogDel>2.269</twLogDel><twRouteDel>1.754</twRouteDel><twTotDel>4.023</twTotDel><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathFromToDelay"><twSlack>79.340</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_5_LDC</twDest><twTotPathDel>0.660</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_5_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[6]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>sr_1/rst_sr_in[6]_AND_5_o</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>4.508</twRouteDel><twTotDel>0.660</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_1sr_temp_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_5_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_5_LDC (SLICE_X51Y97.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="161"><twSlack>0.004</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_5_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[6]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>sr_1/rst_sr_in[6]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>sr_1/sr_temp_5_LDC</twComp><twBEL>sr_1/sr_temp_5_LDC</twBEL></twPathDel><twLogDel>-1.801</twLogDel><twRouteDel>1.805</twRouteDel><twTotDel>0.004</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[6]_AND_5_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="162"><twSlack>1.344</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>douta&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[6]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>sr_1/rst_sr_in[6]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y97.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>sr_1/sr_temp_5_LDC</twComp><twBEL>sr_1/sr_temp_5_LDC</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>1.344</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[6]_AND_5_o</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_5_LDC (SLICE_X51Y97.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="163"><twSlack>-0.004</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_5_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[6]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>sr_1/rst_sr_in[6]_AND_5_o</twComp></twPathDel><twLogDel>-1.829</twLogDel><twRouteDel>1.825</twRouteDel><twTotDel>-0.004</twTotDel></twDetPath></twRacePath><twRacePath anchorID="164"><twSlack>1.331</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y97.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>douta&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y97.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>vio_2/U0/I_VIO/GEN_SYNC_IN[29].SYNC_IN_CELL/fd3_out</twComp><twBEL>sr_1/rst_sr_in[6]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>sr_1/rst_sr_in[6]_AND_5_o</twComp></twPathDel><twLogDel>0.530</twLogDel><twRouteDel>0.801</twRouteDel><twTotDel>1.331</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="165" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_1sr_temp_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_6_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.953</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_6_LDC (SLICE_X44Y94.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathFromToDelay"><twSlack>76.047</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_6_LDC</twDest><twTotPathDel>3.953</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO25</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>dina_2&lt;3&gt;</twComp><twBEL>sr_1/rst_sr_in[7]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>sr_1/rst_sr_in[7]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_1/sr_temp_6_LDC</twComp><twBEL>sr_1/sr_temp_6_LDC</twBEL></twPathDel><twLogDel>2.395</twLogDel><twRouteDel>1.558</twRouteDel><twTotDel>3.953</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[7]_AND_3_o</twDestClk><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>79.094</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_6_LDC</twDest><twTotPathDel>0.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_6_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.554</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>dina_2&lt;3&gt;</twComp><twBEL>sr_1/rst_sr_in[7]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>sr_1/rst_sr_in[7]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_1/sr_temp_6_LDC</twComp><twBEL>sr_1/sr_temp_6_LDC</twBEL></twPathDel><twLogDel>-3.716</twLogDel><twRouteDel>4.622</twRouteDel><twTotDel>0.906</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[7]_AND_3_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_6_LDC (SLICE_X44Y94.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>76.322</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_6_LDC</twDest><twTotPathDel>3.678</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO25</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>dina_2&lt;3&gt;</twComp><twBEL>sr_1/rst_sr_in[7]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>sr_1/rst_sr_in[7]_AND_3_o</twComp></twPathDel><twLogDel>2.252</twLogDel><twRouteDel>1.426</twRouteDel><twTotDel>3.678</twTotDel><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>79.357</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_6_LDC</twDest><twTotPathDel>0.643</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>80.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_6_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.554</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>dina_2&lt;3&gt;</twComp><twBEL>sr_1/rst_sr_in[7]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>sr_1/rst_sr_in[7]_AND_3_o</twComp></twPathDel><twLogDel>-3.847</twLogDel><twRouteDel>4.490</twRouteDel><twTotDel>0.643</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_1sr_temp_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_6_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_6_LDC (SLICE_X44Y94.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="174"><twSlack>0.034</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_6_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>dina_2&lt;3&gt;</twComp><twBEL>sr_1/rst_sr_in[7]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>sr_1/rst_sr_in[7]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_1/sr_temp_6_LDC</twComp><twBEL>sr_1/sr_temp_6_LDC</twBEL></twPathDel><twLogDel>-1.822</twLogDel><twRouteDel>1.856</twRouteDel><twTotDel>0.034</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[7]_AND_3_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="175"><twSlack>1.240</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO25</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>dina_2&lt;3&gt;</twComp><twBEL>sr_1/rst_sr_in[7]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>sr_1/rst_sr_in[7]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_1/sr_temp_6_LDC</twComp><twBEL>sr_1/sr_temp_6_LDC</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>0.698</twRouteDel><twTotDel>1.240</twTotDel><twDestClk twEdge ="twFalling">sr_1/rst_sr_in[7]_AND_3_o</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_1/sr_temp_6_LDC (SLICE_X44Y94.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="176"><twSlack>-0.024</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_1/sr_temp_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_6_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>clk_8</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>dina_2&lt;3&gt;</twComp><twBEL>sr_1/rst_sr_in[7]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>sr_1/rst_sr_in[7]_AND_3_o</twComp></twPathDel><twLogDel>-1.837</twLogDel><twRouteDel>1.813</twRouteDel><twTotDel>-0.024</twTotDel></twDetPath></twRacePath><twRacePath anchorID="177"><twSlack>1.187</twSlack><twSrc BELType="RAM">bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="LATCH">sr_1/sr_temp_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='LATCH'>sr_1/sr_temp_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y38.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y38.DO25</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y97.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>dina_2&lt;3&gt;</twComp><twBEL>sr_1/rst_sr_in[7]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>sr_1/rst_sr_in[7]_AND_3_o</twComp></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.655</twRouteDel><twTotDel>1.187</twTotDel><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="178"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="4.904" errors="0" errorRollup="0" items="0" itemsRollup="1780"/><twConstRollup name="TS_clkDiv_clkout1" fullName="TS_clkDiv_clkout1 = PERIOD TIMEGRP &quot;clkDiv_clkout1&quot; TS_clk / 0.125 HIGH 6.3%;" type="child" depth="1" requirement="80.000" prefType="period" actual="6.603" actualRollup="5.754" errors="0" errorRollup="0" items="26" itemsRollup="32"/><twConstRollup name="TS_TO_sr_1sr_temp_7_LDC" fullName="TS_TO_sr_1sr_temp_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_7_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="80.000" prefType="maxdelay" actual="5.557" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_1sr_temp_0_LDC" fullName="TS_TO_sr_1sr_temp_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_0_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="80.000" prefType="maxdelay" actual="5.754" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_1sr_temp_1_LDC" fullName="TS_TO_sr_1sr_temp_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_1_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="80.000" prefType="maxdelay" actual="3.982" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_1sr_temp_2_LDC" fullName="TS_TO_sr_1sr_temp_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_2_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="80.000" prefType="maxdelay" actual="5.054" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_1sr_temp_3_LDC" fullName="TS_TO_sr_1sr_temp_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_3_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="80.000" prefType="maxdelay" actual="4.442" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_1sr_temp_4_LDC" fullName="TS_TO_sr_1sr_temp_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_4_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="80.000" prefType="maxdelay" actual="4.449" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_1sr_temp_5_LDC" fullName="TS_TO_sr_1sr_temp_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_5_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="80.000" prefType="maxdelay" actual="4.167" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_1sr_temp_6_LDC" fullName="TS_TO_sr_1sr_temp_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_1sr_temp_6_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="80.000" prefType="maxdelay" actual="3.953" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_clkDiv_clkout0" fullName="TS_clkDiv_clkout0 = PERIOD TIMEGRP &quot;clkDiv_clkout0&quot; TS_clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="4.904" actualRollup="N/A" errors="0" errorRollup="0" items="1714" itemsRollup="0"/><twConstRollup name="TS_clkDiv_clkout2" fullName="TS_clkDiv_clkout2 = PERIOD TIMEGRP &quot;clkDiv_clkout2&quot; TS_clk / 0.125 PHASE 20 ns         HIGH 6.3%;" type="child" depth="1" requirement="80.000" prefType="period" actual="18.432" actualRollup="N/A" errors="0" errorRollup="0" items="8" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="179">0</twUnmetConstCnt><twDataSheet anchorID="180" twNameLen="15"><twClk2SUList anchorID="181" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>4.904</twRiseRise><twRiseFall>5.754</twRiseFall><twFallFall>1.591</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="182"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1780</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1687</twConnCnt></twConstCov><twStats anchorID="183"><twMinPer>18.432</twMinPer><twFootnote number="1" /><twMaxFreq>54.253</twMaxFreq><twMaxFromToDel>5.754</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jan 05 14:55:48 2016 </twTimestamp></twFoot><twClientInfo anchorID="184"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 504 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
