<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>E-Notes Website</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="thirdyear-section">
        <div  class="thirdyear-h1-heading"> 
            <div class="heading-logo"></div>
            <div class="thirdyear-heading">
               <h1>SARDAR PATEL UNIVERSITY BALAGHAT.</h1>
               <h2>B.Tech. 6th.semester Syllabus.</h2>
               <h2>Advanced Computer Architecture.</h2>
            </div>
        </div>
        <div class="section-unit">
            <h2>Unit 1: Flynn's Classification:</h2><br>
            <h3>Flynn’s Classification, System Attributes to Performance, Parallel computer models
                Multiprocessors and multicomputer, Multi-vector and SIMD Computers. Data and resource
                dependences, Hardware and software parallelism, Program partitioning and scheduling, Grain
                size and latency, Control flow, data flow and Demand driven mechanisms. Static interconnection
                networks, Dynamic interconnection Networks: Bus Systems, Crossbar Switch,
                Multiport Memory, Multi-stage and Combining Networks.
            </h3>
        </div>
        <div class="section-unit">
            <h2>Unit II: Set Architecture & Memory Organization:</h2><br>
            <h3>Instruction set architecture, CISC Scalar Processors, RISC Scalar Processors, VLIW architecture,
                Memory Hierarchy, Inclusion, Coherence and Locality, Memory capacity planning. Interleaved
                memory organization- memory interleaving, pipelined memory access, Bandwidth and Fault
                Tolerance. Backplane Bus System: Backplane bus specification, Addressing and timing
                protocols, Arbitration transaction and interrupt.
            </h3>
        </div>
        <div class="section-unit">
            <h2>Unit III: Pipeline:</h2><br>
            <h3>Linear pipeline processor, Nonlinear pipeline processor, Instruction pipeline design, Mechanisms
                for instruction pipelining, pipeline hazards, Dynamic instruction scheduling – score boarding and
                Tomosulo’s algorithm, Branch handling techniques, Arithmetic Pipeline Design, Static
                arithmetic pipeline, Multifunctional arithmetic pipelines. Superscalar pipeline design, Super
                pipeline processor design.
            </h3>
        </div>
        <div class="section-unit">
            <h2>Unit IV: Vector Processing:</h2><br>
            <h3>Cache coherence, Snoopy protocols, Directory based protocols. Message routing schemes in
                multicomputer network, deadlock and virtual channel. Vector Processing Principles, Vector
                Instruction types, Vector-access memory schemes. Vector supercomputer architecture, SIMD
                organization: distributed memory model and shared memory model.Principles of Multithreading:
                Multithreading Issues and Solutions, Multiple-Context Processors.
            </h3>
        </div>
        <div class="section-unit">
            <h2>Unit V: Parallel Programming:</h2><br>
            <h3>Parallel Programming Models, Shared-Variable Model, Message-Passing Model, Data-Parallel
                Model, Object-Oriented Model, Functional and Logic Models, Parallel Languages and
                Compilers, Language Features for Parallelism, Parallel Programming Environment, Software
                Tools and Environments.
            </h3>
        </div>
        <div class="notes-pdf">
            <a href="acanotes.pdf" class="notes-pdf-link">Notes</a>
        </div>
    </div>
</body>
</html>