<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Bharath</title>
    <link rel="stylesheet" type="text/css" href="./css/index.css">
    <script src="https://kit.fontawesome.com/88048a48e8.js" crossorigin="anonymous"></script>
</head>
<body>
    <p>
        <span class="name"><span class="naam">H Bharath Bhat</span><br><a href="tel:+917892104186">+917892104186</a><br>
        <a href="mailto:bharathbhat2805@gmail.com">bharathbhat2805@gmail.com</a></span>
        <span class="name" ><img src="./images/dp_edit.jpg"></span>
    </p><hr>
    
    <span> <a href="#intro">About Me</a> | <a href="#experience">Experience</a> | <a href="#education">Education</a> |  
        <a href="#projects">Projects</a> | <a href="#contactme">Contact Me</a></span>
    <hr>
    <p id="intro">Namasthe, <br> 
        Myself Bharath from Bengaluru, Bharat. I'm currently pursuing my Bachelor of Engineering in Electronics and Communication from JSS Academy of Technical Education, 
        Bengaluru affliated under VTU, Belagavi.<br>
    </p>
    <hr>
    <p id="Experience">
        <span class="heading">Experience</span><br><br>
        <span class="institute">Indian Institute of Science, Bengaluru</span><br> 
        <a href="https://www.csa.iisc.ac.in/~skmandal/bharat.html"><span class="role">Reasearch Intern <i class="fa-solid fa-arrow-up-right-from-square"></i></a></span> Â· <span class="time">November 2023 - April 2024</span> <br>
        <ul>
            <li>
                Worked under the guidance of <b>Prof. Sumit Kumar Mandal</b> on <b>Energy-Efficient Hardware Accelerators for
                Machine Learning Algorithms</b> in the <b>Future Computing Systems (FIST)</b> group within the Computer Science
                and Automation Department, IISc, Bengaluru.
            </li>
            <li>
                My work also includes contributions to literature on <a href="https://ieeexplore.ieee.org/abstract/document/10596278"><b>Communication-aware Heterogeneous 2.5D Systems for
                Energy-efficient LLM Execution at Edge</b> <i class="fa-solid fa-arrow-up-right-from-square"></i></a> published at the <b>IEEE Journal on Emerging and Selected Topics in
                Circuits and Systems</b>.
            </li>
        </ul>
    </p>
    <hr>

    <p id="education">
        <span class="heading">Education</span>
        <table>
            <tbody>
                <tr><td></td></tr>
                <tr><td><span class="course">JSS Academy of Technical Education, Bengaluru</span><br>
                <span class="role">Visvesvaraya Technological University (VTU)</span><br>
                <span>B.E in Electronics and Communication Engineering</span></td></tr>
                
                <tr><td><span class="course">Mahesh PU College, Bengaluru</span><br>
                <span class="role">Karnataka State Pre-University Board</span></td></tr>

                <tr><td><span class="course">Vidyaniketan Public School</span><br>
                <span class="role">Central Board of Secondary Education</span></td></tr>
            </tbody>
        </table>
    </p>
    <hr>

    <p id="projects">
        <span class="heading">Projects</span><br><br>
        <span class="institute">Hardware Implementation of Minimally Biased Multipliers</span><br> 
        <span class="samay">June 2024</span><br>
        <ul>
            <li>
                This project involves Hardware Implementation of Minimally Biased Multipliers for Approximate Integer Multiplication using Verilog.
            </li>
            <li>
                This project also involves synthesis of the algorithm using tsmc90 technology library on Cadence Genus Tool to analyze area, power and speed.
            </li>
            <li>
                <i class="fa-brands fa-github"></i><a href="https://github.com/hbharathbhat/minimally_biased_multipliers.git"> github.com/hbharathbhat/minimally_biased_multipliers.git <i class="fa-solid fa-arrow-up-right-from-square"></i></a>
            </li>
        </ul>
        <br>
       
        
        <span class="institute">Tech Fusion Cruiser</span><br> 
        <span class="samay">January 2024</span><br>
        <ul>
            <li>
                This project was developed on ARIES V3.0 Development Board as a part of Inter-branch workshop conducted at JSS Academy of Technical Education, Bengaluru.
            </li>
            <li>
                <i class="fa-brands fa-github"></i><a href="https://github.com/bhatbharath/cdac_vega_tech_fusion_cruiser.git"> github.com/bhatbharath/cdac_vega_tech_fusion_cruiser.git <i class="fa-solid fa-arrow-up-right-from-square"></i></a>
            </li>
        </ul><br>

        <span class="institute">Hardware Implementation of Systolic Array</span><br> 
        <span class="samay">August 2023</span><br>
        <ul>
            <li>
                This project involves Hardware Implementation of nxn Systolic Array integrated with Softmax Model using Verilog, which was later synthesized using Cadence Design Tool .
            </li>
            <!-- <li>
                This project also involves synthesis of the algorithm using tsmc90 technology library on Cadence Genus Tool to analyze area, power and speed.
            </li> -->
        </ul><br>

        <span class="institute">Collection of RTL Codes</span><br> 
        <span class="samay">June 2023</span><br>
        <ul>
            <li>
                This hobby project includes a collection of RTL codes, featuring components such as flip-flops, adders, latches, multiplexers, encoders, ALUs, counters, RAMs, ROMs, and more
            </li>
            <li>
                <i class="fa-brands fa-github"></i><a href="https://github.com/hbharathbhat/rtl_codes.git"> github.com/hbharathbhat/rtl_codes.git <i class="fa-solid fa-arrow-up-right-from-square"></i></a>
            </li>
        </ul>
    </p>
    <hr>
    <p>
        <span class="heading">Major Course Works</span>
        <ul>
            <li>Digital Design with Verilog, IIT Guwahati</li>
            <li>Introduction to Programming in C, IIT Kanpur</li>
            <li>Hardware Modeling using Verilog, IIT Kharagpur</li>
            <li>C Programming Bootcamp, Udemy</li>
        </ul>
    </p>
    <hr>
    <p id="contactme" >
        <span class="heading">Contact Me</span><br><br>
        <a href="mailto: bharathbhat2805@gmail.com"><i class="fa-solid fa-envelope"></i> Email</a> | 
        <a href="https://github.com/hbharathbhat"><i class="fa-brands fa-github"></i> Github</a> | 
        <a href="https://linkedin.com/"><i class="fa-brands fa-linkedin"></i> LinkedIn</a> | 
        <a href="https://wa.me/917892104186?text=Namaste%F0%9F%99%8F%F0%9F%8F%BD"><i class="fa-brands fa-whatsapp"></i> Whatsapp</a> | 
        <a href="https://www.instagram.com/hbharathbhat/"><i class="fa-brands fa-instagram"></i> Instagram</a> | 
        <a href="https://hbharathbhat.github.io/portfolio/"><i class="fa-solid fa-user"></i> Portfolio</a>
    </p>
    
</body>
</html>