// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "pooling2d_large_cl_nopad_pad_me.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic pooling2d_large_cl_nopad_pad_me::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic pooling2d_large_cl_nopad_pad_me::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state1 = "1";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state2 = "10";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state3 = "100";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state4 = "1000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state5 = "10000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state6 = "100000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state7 = "1000000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state8 = "10000000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state9 = "100000000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state10 = "1000000000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state11 = "10000000000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state12 = "100000000000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state13 = "1000000000000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state14 = "10000000000000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state15 = "100000000000000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state16 = "1000000000000000";
const sc_lv<17> pooling2d_large_cl_nopad_pad_me::ap_ST_fsm_state17 = "10000000000000000";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_2 = "10";
const sc_lv<1> pooling2d_large_cl_nopad_pad_me::ap_const_lv1_0 = "0";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_B = "1011";
const sc_lv<1> pooling2d_large_cl_nopad_pad_me::ap_const_lv1_1 = "1";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_1 = "1";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_4 = "100";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_5 = "101";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_6 = "110";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_7 = "111";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_8 = "1000";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_A = "1010";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_C = "1100";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_D = "1101";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_10 = "10000";
const sc_lv<8> pooling2d_large_cl_nopad_pad_me::ap_const_lv8_0 = "00000000";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_3 = "11";
const sc_lv<7> pooling2d_large_cl_nopad_pad_me::ap_const_lv7_0 = "0000000";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_9 = "1001";
const sc_lv<3> pooling2d_large_cl_nopad_pad_me::ap_const_lv3_0 = "000";
const sc_lv<3> pooling2d_large_cl_nopad_pad_me::ap_const_lv3_1 = "1";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_F = "1111";
const sc_lv<64> pooling2d_large_cl_nopad_pad_me::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<32> pooling2d_large_cl_nopad_pad_me::ap_const_lv32_E = "1110";
const sc_lv<8> pooling2d_large_cl_nopad_pad_me::ap_const_lv8_A9 = "10101001";
const sc_lv<8> pooling2d_large_cl_nopad_pad_me::ap_const_lv8_1 = "1";
const sc_lv<7> pooling2d_large_cl_nopad_pad_me::ap_const_lv7_40 = "1000000";
const sc_lv<7> pooling2d_large_cl_nopad_pad_me::ap_const_lv7_1 = "1";
const sc_lv<3> pooling2d_large_cl_nopad_pad_me::ap_const_lv3_4 = "100";
const sc_lv<6> pooling2d_large_cl_nopad_pad_me::ap_const_lv6_0 = "000000";
const bool pooling2d_large_cl_nopad_pad_me::ap_const_boolean_1 = true;

pooling2d_large_cl_nopad_pad_me::pooling2d_large_cl_nopad_pad_me(sc_module_name name) : sc_module(name), mVcdFile(0) {
    layer_in_V_6_U = new pooling2d_large_cl_nopad_pad_me_layer_in_V_6("layer_in_V_6_U");
    layer_in_V_6_U->clk(ap_clk);
    layer_in_V_6_U->reset(ap_rst);
    layer_in_V_6_U->address0(layer_in_V_6_address0);
    layer_in_V_6_U->ce0(layer_in_V_6_ce0);
    layer_in_V_6_U->we0(layer_in_V_6_we0);
    layer_in_V_6_U->d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_d0);
    layer_in_V_6_U->q0(layer_in_V_6_q0);
    tmpdata_V_U = new cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinPgM("tmpdata_V_U");
    tmpdata_V_U->clk(ap_clk);
    tmpdata_V_U->reset(ap_rst);
    tmpdata_V_U->address0(tmpdata_V_address0);
    tmpdata_V_U->ce0(tmpdata_V_ce0);
    tmpdata_V_U->we0(tmpdata_V_we0);
    tmpdata_V_U->d0(tmp_V_12_reg_763);
    tmpdata_V_U->q0(tmpdata_V_q0);
    pool_V_U = new pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8Shg("pool_V_U");
    pool_V_U->clk(ap_clk);
    pool_V_U->reset(ap_rst);
    pool_V_U->address0(pool_V_address0);
    pool_V_U->ce0(pool_V_ce0);
    pool_V_U->we0(pool_V_we0);
    pool_V_U->d0(layer_in_V_6_load_reg_852);
    pool_V_U->q0(pool_V_q0);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352 = new cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s("grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352");
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->ap_clk(ap_clk);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->ap_rst(ap_rst);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_done);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_idle);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_ready);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_data_V_address0);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_data_V_ce0);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->data_V_q0(tmpdata_V_q0);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_address0);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_ce0);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_we0);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_d0);
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352->output_V_q0(layer_in_V_6_q0);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln508_fu_688_p2);
    sensitive << ( zext_ln500_reg_804 );
    sensitive << ( shl_ln_fu_680_p3 );

    SC_METHOD(thread_add_ln530_fu_635_p2);
    sensitive << ( pY_1_load_reg_788 );

    SC_METHOD(thread_add_ln532_fu_646_p2);
    sensitive << ( sY_1_load_reg_778 );

    SC_METHOD(thread_add_ln535_fu_595_p2);
    sensitive << ( pX_1_load_reg_794 );

    SC_METHOD(thread_add_ln537_fu_606_p2);
    sensitive << ( sX_1_load_reg_768 );

    SC_METHOD(thread_and_ln498_3_fu_562_p2);
    sensitive << ( icmp_ln498_5_fu_540_p2 );
    sensitive << ( icmp_ln498_6_fu_550_p2 );

    SC_METHOD(thread_and_ln498_4_fu_568_p2);
    sensitive << ( and_ln498_3_fu_562_p2 );
    sensitive << ( and_ln498_fu_556_p2 );

    SC_METHOD(thread_and_ln498_fu_556_p2);
    sensitive << ( icmp_ln498_fu_520_p2 );
    sensitive << ( icmp_ln498_4_fu_530_p2 );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state14);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state15);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state16);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state17);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state12);
    sensitive << ( res_V_V_full_n );
    sensitive << ( icmp_ln512_fu_702_p2 );

    SC_METHOD(thread_ap_block_state3);
    sensitive << ( data_V_V_empty_n );
    sensitive << ( icmp_ln489_fu_499_p2 );

    SC_METHOD(thread_ap_block_state3_ignore_call0);
    sensitive << ( data_V_V_empty_n );
    sensitive << ( icmp_ln489_fu_499_p2 );

    SC_METHOD(thread_ap_condition_1099);
    sensitive << ( and_ln498_4_reg_800 );
    sensitive << ( icmp_ln522_fu_590_p2 );
    sensitive << ( icmp_ln500_fu_578_p2 );

    SC_METHOD(thread_ap_condition_166);
    sensitive << ( and_ln498_4_reg_800 );
    sensitive << ( icmp_ln522_fu_590_p2 );
    sensitive << ( icmp_ln500_fu_578_p2 );

    SC_METHOD(thread_ap_condition_177);
    sensitive << ( and_ln498_4_reg_800 );
    sensitive << ( icmp_ln522_fu_590_p2 );
    sensitive << ( icmp_ln500_fu_578_p2 );
    sensitive << ( icmp_ln526_fu_630_p2 );

    SC_METHOD(thread_ap_condition_316);
    sensitive << ( and_ln498_4_reg_800 );
    sensitive << ( icmp_ln522_fu_590_p2 );
    sensitive << ( icmp_ln500_fu_578_p2 );
    sensitive << ( icmp_ln526_fu_630_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln484_fu_487_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_data_V_V_blk_n);
    sensitive << ( data_V_V_empty_n );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln489_fu_499_p2 );

    SC_METHOD(thread_data_V_V_read);
    sensitive << ( data_V_V_empty_n );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln489_fu_499_p2 );

    SC_METHOD(thread_grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start);
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start_reg );

    SC_METHOD(thread_i0_fu_505_p2);
    sensitive << ( i0_0_reg_284 );

    SC_METHOD(thread_i1_fu_584_p2);
    sensitive << ( i1_0_reg_296 );

    SC_METHOD(thread_i2_fu_670_p2);
    sensitive << ( i2_0_reg_307 );

    SC_METHOD(thread_i_fu_713_p2);
    sensitive << ( i_0_reg_330 );

    SC_METHOD(thread_i_ih_fu_493_p2);
    sensitive << ( i_ih_0_reg_273 );

    SC_METHOD(thread_icmp_ln1494_fu_719_p2);
    sensitive << ( pool_V_load_reg_875 );
    sensitive << ( ap_CS_fsm_state14 );
    sensitive << ( tmp_V_reg_319 );

    SC_METHOD(thread_icmp_ln484_fu_487_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_ih_0_reg_273 );

    SC_METHOD(thread_icmp_ln489_fu_499_p2);
    sensitive << ( data_V_V_empty_n );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln489_fu_499_p2 );
    sensitive << ( i0_0_reg_284 );

    SC_METHOD(thread_icmp_ln498_4_fu_530_p2);
    sensitive << ( sY_1 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_done );

    SC_METHOD(thread_icmp_ln498_5_fu_540_p2);
    sensitive << ( pY_1 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_done );

    SC_METHOD(thread_icmp_ln498_6_fu_550_p2);
    sensitive << ( pX_1 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_done );

    SC_METHOD(thread_icmp_ln498_fu_520_p2);
    sensitive << ( sX_1 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_done );

    SC_METHOD(thread_icmp_ln500_fu_578_p2);
    sensitive << ( and_ln498_4_reg_800 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( i1_0_reg_296 );

    SC_METHOD(thread_icmp_ln506_fu_664_p2);
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( i2_0_reg_307 );

    SC_METHOD(thread_icmp_ln512_fu_702_p2);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( icmp_ln512_fu_702_p2 );
    sensitive << ( i_0_reg_330 );

    SC_METHOD(thread_icmp_ln522_fu_590_p2);
    sensitive << ( pX_1_load_reg_794 );
    sensitive << ( and_ln498_4_reg_800 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( icmp_ln500_fu_578_p2 );

    SC_METHOD(thread_icmp_ln526_fu_630_p2);
    sensitive << ( pY_1_load_reg_788 );
    sensitive << ( and_ln498_4_reg_800 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( icmp_ln522_fu_590_p2 );
    sensitive << ( icmp_ln500_fu_578_p2 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln484_fu_487_p2 );

    SC_METHOD(thread_layer_in_V_6_address0);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_address0 );
    sensitive << ( zext_ln508_2_fu_693_p1 );

    SC_METHOD(thread_layer_in_V_6_ce0);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state8 );
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_ce0 );

    SC_METHOD(thread_layer_in_V_6_we0);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_we0 );

    SC_METHOD(thread_pool_V_address0);
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( zext_ln508_fu_697_p1 );
    sensitive << ( zext_ln513_fu_708_p1 );

    SC_METHOD(thread_pool_V_ce0);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( icmp_ln512_fu_702_p2 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_pool_V_we0);
    sensitive << ( ap_CS_fsm_state10 );

    SC_METHOD(thread_pool_res_V_2_fu_724_p3);
    sensitive << ( pool_V_load_reg_875 );
    sensitive << ( tmp_V_reg_319 );
    sensitive << ( icmp_ln1494_fu_719_p2 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_res_V_V_blk_n);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( icmp_ln512_fu_702_p2 );

    SC_METHOD(thread_res_V_V_din);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( icmp_ln512_fu_702_p2 );
    sensitive << ( tmp_V_reg_319 );

    SC_METHOD(thread_res_V_V_write);
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( icmp_ln512_fu_702_p2 );

    SC_METHOD(thread_select_ln532_fu_651_p3);
    sensitive << ( icmp_ln498_4_reg_783 );
    sensitive << ( add_ln532_fu_646_p2 );

    SC_METHOD(thread_select_ln537_fu_611_p3);
    sensitive << ( icmp_ln498_reg_773 );
    sensitive << ( add_ln537_fu_606_p2 );

    SC_METHOD(thread_shl_ln_fu_680_p3);
    sensitive << ( trunc_ln508_fu_676_p1 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmpdata_V_address0);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_data_V_address0 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( zext_ln492_fu_511_p1 );

    SC_METHOD(thread_tmpdata_V_ce0);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_data_V_ce0 );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_tmpdata_V_we0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_trunc_ln508_fu_676_p1);
    sensitive << ( i2_0_reg_307 );

    SC_METHOD(thread_zext_ln492_fu_511_p1);
    sensitive << ( i0_0_reg_284 );

    SC_METHOD(thread_zext_ln500_fu_574_p1);
    sensitive << ( i1_0_reg_296 );

    SC_METHOD(thread_zext_ln508_2_fu_693_p1);
    sensitive << ( add_ln508_reg_842 );

    SC_METHOD(thread_zext_ln508_fu_697_p1);
    sensitive << ( i2_0_reg_307 );

    SC_METHOD(thread_zext_ln513_fu_708_p1);
    sensitive << ( i_0_reg_330 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( data_V_V_empty_n );
    sensitive << ( res_V_V_full_n );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln489_fu_499_p2 );
    sensitive << ( ap_CS_fsm_state12 );
    sensitive << ( icmp_ln512_fu_702_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_done );
    sensitive << ( and_ln498_4_reg_800 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( icmp_ln522_fu_590_p2 );
    sensitive << ( icmp_ln500_fu_578_p2 );
    sensitive << ( icmp_ln526_fu_630_p2 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( icmp_ln506_fu_664_p2 );
    sensitive << ( icmp_ln484_fu_487_p2 );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "00000000000000001";
    sX_1 = "00000000000000000000000000000000";
    sY_1 = "00000000000000000000000000000000";
    pY_1 = "00000000000000000000000000000000";
    pX_1 = "00000000000000000000000000000000";
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "pooling2d_large_cl_nopad_pad_me_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, data_V_V_dout, "(port)data_V_V_dout");
    sc_trace(mVcdFile, data_V_V_empty_n, "(port)data_V_V_empty_n");
    sc_trace(mVcdFile, data_V_V_read, "(port)data_V_V_read");
    sc_trace(mVcdFile, res_V_V_din, "(port)res_V_V_din");
    sc_trace(mVcdFile, res_V_V_full_n, "(port)res_V_V_full_n");
    sc_trace(mVcdFile, res_V_V_write, "(port)res_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, layer_in_V_6_address0, "layer_in_V_6_address0");
    sc_trace(mVcdFile, layer_in_V_6_ce0, "layer_in_V_6_ce0");
    sc_trace(mVcdFile, layer_in_V_6_we0, "layer_in_V_6_we0");
    sc_trace(mVcdFile, layer_in_V_6_q0, "layer_in_V_6_q0");
    sc_trace(mVcdFile, sX_1, "sX_1");
    sc_trace(mVcdFile, sY_1, "sY_1");
    sc_trace(mVcdFile, pY_1, "pY_1");
    sc_trace(mVcdFile, pX_1, "pX_1");
    sc_trace(mVcdFile, data_V_V_blk_n, "data_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, icmp_ln489_fu_499_p2, "icmp_ln489_fu_499_p2");
    sc_trace(mVcdFile, res_V_V_blk_n, "res_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, icmp_ln512_fu_702_p2, "icmp_ln512_fu_702_p2");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, i_ih_fu_493_p2, "i_ih_fu_493_p2");
    sc_trace(mVcdFile, i_ih_reg_750, "i_ih_reg_750");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, i0_fu_505_p2, "i0_fu_505_p2");
    sc_trace(mVcdFile, i0_reg_758, "i0_reg_758");
    sc_trace(mVcdFile, ap_block_state3, "ap_block_state3");
    sc_trace(mVcdFile, tmp_V_12_reg_763, "tmp_V_12_reg_763");
    sc_trace(mVcdFile, sX_1_load_reg_768, "sX_1_load_reg_768");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_ready, "grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_ready");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_done, "grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_done");
    sc_trace(mVcdFile, icmp_ln498_fu_520_p2, "icmp_ln498_fu_520_p2");
    sc_trace(mVcdFile, icmp_ln498_reg_773, "icmp_ln498_reg_773");
    sc_trace(mVcdFile, sY_1_load_reg_778, "sY_1_load_reg_778");
    sc_trace(mVcdFile, icmp_ln498_4_fu_530_p2, "icmp_ln498_4_fu_530_p2");
    sc_trace(mVcdFile, icmp_ln498_4_reg_783, "icmp_ln498_4_reg_783");
    sc_trace(mVcdFile, pY_1_load_reg_788, "pY_1_load_reg_788");
    sc_trace(mVcdFile, pX_1_load_reg_794, "pX_1_load_reg_794");
    sc_trace(mVcdFile, and_ln498_4_fu_568_p2, "and_ln498_4_fu_568_p2");
    sc_trace(mVcdFile, and_ln498_4_reg_800, "and_ln498_4_reg_800");
    sc_trace(mVcdFile, zext_ln500_fu_574_p1, "zext_ln500_fu_574_p1");
    sc_trace(mVcdFile, zext_ln500_reg_804, "zext_ln500_reg_804");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, i1_fu_584_p2, "i1_fu_584_p2");
    sc_trace(mVcdFile, i1_reg_812, "i1_reg_812");
    sc_trace(mVcdFile, icmp_ln522_fu_590_p2, "icmp_ln522_fu_590_p2");
    sc_trace(mVcdFile, icmp_ln522_reg_817, "icmp_ln522_reg_817");
    sc_trace(mVcdFile, icmp_ln500_fu_578_p2, "icmp_ln500_fu_578_p2");
    sc_trace(mVcdFile, select_ln537_fu_611_p3, "select_ln537_fu_611_p3");
    sc_trace(mVcdFile, select_ln537_reg_821, "select_ln537_reg_821");
    sc_trace(mVcdFile, select_ln532_fu_651_p3, "select_ln532_fu_651_p3");
    sc_trace(mVcdFile, select_ln532_reg_829, "select_ln532_reg_829");
    sc_trace(mVcdFile, icmp_ln526_fu_630_p2, "icmp_ln526_fu_630_p2");
    sc_trace(mVcdFile, i2_fu_670_p2, "i2_fu_670_p2");
    sc_trace(mVcdFile, i2_reg_837, "i2_reg_837");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, add_ln508_fu_688_p2, "add_ln508_fu_688_p2");
    sc_trace(mVcdFile, add_ln508_reg_842, "add_ln508_reg_842");
    sc_trace(mVcdFile, icmp_ln506_fu_664_p2, "icmp_ln506_fu_664_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, layer_in_V_6_load_reg_852, "layer_in_V_6_load_reg_852");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, pool_V_q0, "pool_V_q0");
    sc_trace(mVcdFile, ap_CS_fsm_state11, "ap_CS_fsm_state11");
    sc_trace(mVcdFile, ap_block_state12, "ap_block_state12");
    sc_trace(mVcdFile, i_fu_713_p2, "i_fu_713_p2");
    sc_trace(mVcdFile, i_reg_870, "i_reg_870");
    sc_trace(mVcdFile, pool_V_load_reg_875, "pool_V_load_reg_875");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, pool_res_V_2_fu_724_p3, "pool_res_V_2_fu_724_p3");
    sc_trace(mVcdFile, ap_CS_fsm_state14, "ap_CS_fsm_state14");
    sc_trace(mVcdFile, tmpdata_V_address0, "tmpdata_V_address0");
    sc_trace(mVcdFile, tmpdata_V_ce0, "tmpdata_V_ce0");
    sc_trace(mVcdFile, tmpdata_V_we0, "tmpdata_V_we0");
    sc_trace(mVcdFile, tmpdata_V_q0, "tmpdata_V_q0");
    sc_trace(mVcdFile, pool_V_address0, "pool_V_address0");
    sc_trace(mVcdFile, pool_V_ce0, "pool_V_ce0");
    sc_trace(mVcdFile, pool_V_we0, "pool_V_we0");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start, "grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_idle, "grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_idle");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_data_V_address0, "grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_data_V_address0");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_data_V_ce0, "grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_data_V_ce0");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_address0, "grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_address0");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_ce0, "grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_ce0");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_we0, "grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_we0");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_d0, "grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_d0");
    sc_trace(mVcdFile, i_ih_0_reg_273, "i_ih_0_reg_273");
    sc_trace(mVcdFile, ap_CS_fsm_state17, "ap_CS_fsm_state17");
    sc_trace(mVcdFile, i0_0_reg_284, "i0_0_reg_284");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, icmp_ln484_fu_487_p2, "icmp_ln484_fu_487_p2");
    sc_trace(mVcdFile, i1_0_reg_296, "i1_0_reg_296");
    sc_trace(mVcdFile, i2_0_reg_307, "i2_0_reg_307");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, tmp_V_reg_319, "tmp_V_reg_319");
    sc_trace(mVcdFile, i_0_reg_330, "i_0_reg_330");
    sc_trace(mVcdFile, storemerge_reg_341, "storemerge_reg_341");
    sc_trace(mVcdFile, ap_CS_fsm_state16, "ap_CS_fsm_state16");
    sc_trace(mVcdFile, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start_reg, "grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start_reg");
    sc_trace(mVcdFile, ap_block_state3_ignore_call0, "ap_block_state3_ignore_call0");
    sc_trace(mVcdFile, zext_ln492_fu_511_p1, "zext_ln492_fu_511_p1");
    sc_trace(mVcdFile, zext_ln508_2_fu_693_p1, "zext_ln508_2_fu_693_p1");
    sc_trace(mVcdFile, zext_ln508_fu_697_p1, "zext_ln508_fu_697_p1");
    sc_trace(mVcdFile, zext_ln513_fu_708_p1, "zext_ln513_fu_708_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state15, "ap_CS_fsm_state15");
    sc_trace(mVcdFile, add_ln530_fu_635_p2, "add_ln530_fu_635_p2");
    sc_trace(mVcdFile, add_ln535_fu_595_p2, "add_ln535_fu_595_p2");
    sc_trace(mVcdFile, icmp_ln498_5_fu_540_p2, "icmp_ln498_5_fu_540_p2");
    sc_trace(mVcdFile, icmp_ln498_6_fu_550_p2, "icmp_ln498_6_fu_550_p2");
    sc_trace(mVcdFile, and_ln498_3_fu_562_p2, "and_ln498_3_fu_562_p2");
    sc_trace(mVcdFile, and_ln498_fu_556_p2, "and_ln498_fu_556_p2");
    sc_trace(mVcdFile, add_ln537_fu_606_p2, "add_ln537_fu_606_p2");
    sc_trace(mVcdFile, add_ln532_fu_646_p2, "add_ln532_fu_646_p2");
    sc_trace(mVcdFile, trunc_ln508_fu_676_p1, "trunc_ln508_fu_676_p1");
    sc_trace(mVcdFile, shl_ln_fu_680_p3, "shl_ln_fu_680_p3");
    sc_trace(mVcdFile, icmp_ln1494_fu_719_p2, "icmp_ln1494_fu_719_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_condition_166, "ap_condition_166");
    sc_trace(mVcdFile, ap_condition_1099, "ap_condition_1099");
    sc_trace(mVcdFile, ap_condition_177, "ap_condition_177");
    sc_trace(mVcdFile, ap_condition_316, "ap_condition_316");
#endif

    }
}

pooling2d_large_cl_nopad_pad_me::~pooling2d_large_cl_nopad_pad_me() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete layer_in_V_6_U;
    delete tmpdata_V_U;
    delete pool_V_U;
    delete grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352;
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln484_fu_487_p2.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
             !(esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, data_V_V_empty_n.read())) && 
             esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_1))) {
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_ready.read())) {
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln484_fu_487_p2.read()))) {
        i0_0_reg_284 = ap_const_lv7_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        i0_0_reg_284 = i0_reg_758.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_done.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, and_ln498_4_fu_568_p2.read()))) {
        i1_0_reg_296 = ap_const_lv7_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
                esl_seteq<1,1,1>(icmp_ln512_fu_702_p2.read(), ap_const_lv1_1) && 
                !(esl_seteq<1,1,1>(icmp_ln512_fu_702_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())))) {
        i1_0_reg_296 = i1_reg_812.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, and_ln498_4_reg_800.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln500_fu_578_p2.read()))) {
        i2_0_reg_307 = ap_const_lv3_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        i2_0_reg_307 = i2_reg_837.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        i_0_reg_330 = i_reg_870.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        i_0_reg_330 = ap_const_lv3_1;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        i_ih_0_reg_273 = ap_const_lv8_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
        i_ih_0_reg_273 = i_ih_reg_750.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        if (esl_seteq<1,1,1>(ap_condition_1099.read(), ap_const_boolean_1)) {
            pX_1 = ap_const_lv32_0;
        } else if (esl_seteq<1,1,1>(ap_condition_166.read(), ap_const_boolean_1)) {
            pX_1 = add_ln535_fu_595_p2.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        if (esl_seteq<1,1,1>(ap_condition_316.read(), ap_const_boolean_1)) {
            pY_1 = ap_const_lv32_0;
        } else if (esl_seteq<1,1,1>(ap_condition_177.read(), ap_const_boolean_1)) {
            pY_1 = add_ln530_fu_635_p2.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())) {
        sX_1 = select_ln537_reg_821.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                ((esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) && 
                  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read())) || 
                 (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read()) && 
                  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()))))) {
        sX_1 = ap_const_lv32_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
         ((esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) && 
           esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
           esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln526_fu_630_p2.read())) || 
          (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read()) && 
           esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
           esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln526_fu_630_p2.read()))))) {
        storemerge_reg_341 = ap_const_lv32_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        storemerge_reg_341 = select_ln532_reg_829.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state14.read())) {
        tmp_V_reg_319 = pool_res_V_2_fu_724_p3.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        tmp_V_reg_319 = pool_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln506_fu_664_p2.read()))) {
        add_ln508_reg_842 = add_ln508_fu_688_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_done.read(), ap_const_logic_1))) {
        and_ln498_4_reg_800 = and_ln498_4_fu_568_p2.read();
        icmp_ln498_4_reg_783 = icmp_ln498_4_fu_530_p2.read();
        icmp_ln498_reg_773 = icmp_ln498_fu_520_p2.read();
        pX_1_load_reg_794 = pX_1.read();
        pY_1_load_reg_788 = pY_1.read();
        sX_1_load_reg_768 = sX_1.read();
        sY_1_load_reg_778 = sY_1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && !(esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, data_V_V_empty_n.read())))) {
        i0_reg_758 = i0_fu_505_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, and_ln498_4_reg_800.read()))) {
        i1_reg_812 = i1_fu_584_p2.read();
        zext_ln500_reg_804 = zext_ln500_fu_574_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        i2_reg_837 = i2_fu_670_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        i_ih_reg_750 = i_ih_fu_493_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && !(esl_seteq<1,1,1>(icmp_ln512_fu_702_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln512_fu_702_p2.read()))) {
        i_reg_870 = i_fu_713_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) || 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read())))) {
        icmp_ln522_reg_817 = icmp_ln522_fu_590_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        layer_in_V_6_load_reg_852 = layer_in_V_6_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state13.read())) {
        pool_V_load_reg_875 = pool_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_reg_817.read()))) {
        sY_1 = storemerge_reg_341.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && ((esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln526_fu_630_p2.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln526_fu_630_p2.read()))))) {
        select_ln532_reg_829 = select_ln532_fu_651_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && ((esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln522_fu_590_p2.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln522_fu_590_p2.read()))))) {
        select_ln537_reg_821 = select_ln537_fu_611_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0) && !(esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, data_V_V_empty_n.read())))) {
        tmp_V_12_reg_763 = data_V_V_dout.read();
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_add_ln508_fu_688_p2() {
    add_ln508_fu_688_p2 = (!zext_ln500_reg_804.read().is_01() || !shl_ln_fu_680_p3.read().is_01())? sc_lv<8>(): (sc_biguint<8>(zext_ln500_reg_804.read()) + sc_biguint<8>(shl_ln_fu_680_p3.read()));
}

void pooling2d_large_cl_nopad_pad_me::thread_add_ln530_fu_635_p2() {
    add_ln530_fu_635_p2 = (!pY_1_load_reg_788.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(pY_1_load_reg_788.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void pooling2d_large_cl_nopad_pad_me::thread_add_ln532_fu_646_p2() {
    add_ln532_fu_646_p2 = (!sY_1_load_reg_778.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(sY_1_load_reg_778.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void pooling2d_large_cl_nopad_pad_me::thread_add_ln535_fu_595_p2() {
    add_ln535_fu_595_p2 = (!pX_1_load_reg_794.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(pX_1_load_reg_794.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void pooling2d_large_cl_nopad_pad_me::thread_add_ln537_fu_606_p2() {
    add_ln537_fu_606_p2 = (!sX_1_load_reg_768.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<32>(): (sc_biguint<32>(sX_1_load_reg_768.read()) + sc_biguint<32>(ap_const_lv32_1));
}

void pooling2d_large_cl_nopad_pad_me::thread_and_ln498_3_fu_562_p2() {
    and_ln498_3_fu_562_p2 = (icmp_ln498_5_fu_540_p2.read() & icmp_ln498_6_fu_550_p2.read());
}

void pooling2d_large_cl_nopad_pad_me::thread_and_ln498_4_fu_568_p2() {
    and_ln498_4_fu_568_p2 = (and_ln498_3_fu_562_p2.read() & and_ln498_fu_556_p2.read());
}

void pooling2d_large_cl_nopad_pad_me::thread_and_ln498_fu_556_p2() {
    and_ln498_fu_556_p2 = (icmp_ln498_fu_520_p2.read() & icmp_ln498_4_fu_530_p2.read());
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[9];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state11() {
    ap_CS_fsm_state11 = ap_CS_fsm.read()[10];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[11];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[12];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state14() {
    ap_CS_fsm_state14 = ap_CS_fsm.read()[13];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state15() {
    ap_CS_fsm_state15 = ap_CS_fsm.read()[14];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state16() {
    ap_CS_fsm_state16 = ap_CS_fsm.read()[15];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state17() {
    ap_CS_fsm_state17 = ap_CS_fsm.read()[16];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[6];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[7];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[8];
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_block_state12() {
    ap_block_state12 = (esl_seteq<1,1,1>(icmp_ln512_fu_702_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read()));
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_block_state3() {
    ap_block_state3 = (esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, data_V_V_empty_n.read()));
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_block_state3_ignore_call0() {
    ap_block_state3_ignore_call0 = (esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, data_V_V_empty_n.read()));
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_condition_1099() {
    ap_condition_1099 = ((esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read())));
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_condition_166() {
    ap_condition_166 = ((esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln522_fu_590_p2.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln522_fu_590_p2.read())));
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_condition_177() {
    ap_condition_177 = ((esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln526_fu_630_p2.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln526_fu_630_p2.read())));
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_condition_316() {
    ap_condition_316 = ((esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln526_fu_630_p2.read())) || (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln526_fu_630_p2.read())));
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln484_fu_487_p2.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void pooling2d_large_cl_nopad_pad_me::thread_data_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0))) {
        data_V_V_blk_n = data_V_V_empty_n.read();
    } else {
        data_V_V_blk_n = ap_const_logic_1;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_data_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0) && 
         !(esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, data_V_V_empty_n.read())))) {
        data_V_V_read = ap_const_logic_1;
    } else {
        data_V_V_read = ap_const_logic_0;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start() {
    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_start_reg.read();
}

void pooling2d_large_cl_nopad_pad_me::thread_i0_fu_505_p2() {
    i0_fu_505_p2 = (!i0_0_reg_284.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(i0_0_reg_284.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void pooling2d_large_cl_nopad_pad_me::thread_i1_fu_584_p2() {
    i1_fu_584_p2 = (!i1_0_reg_296.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(i1_0_reg_296.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void pooling2d_large_cl_nopad_pad_me::thread_i2_fu_670_p2() {
    i2_fu_670_p2 = (!i2_0_reg_307.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(i2_0_reg_307.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void pooling2d_large_cl_nopad_pad_me::thread_i_fu_713_p2() {
    i_fu_713_p2 = (!i_0_reg_330.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(i_0_reg_330.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void pooling2d_large_cl_nopad_pad_me::thread_i_ih_fu_493_p2() {
    i_ih_fu_493_p2 = (!i_ih_0_reg_273.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(i_ih_0_reg_273.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln1494_fu_719_p2() {
    icmp_ln1494_fu_719_p2 = (!pool_V_load_reg_875.read().is_01() || !tmp_V_reg_319.read().is_01())? sc_lv<1>(): (sc_bigint<16>(pool_V_load_reg_875.read()) > sc_bigint<16>(tmp_V_reg_319.read()));
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln484_fu_487_p2() {
    icmp_ln484_fu_487_p2 = (!i_ih_0_reg_273.read().is_01() || !ap_const_lv8_A9.is_01())? sc_lv<1>(): sc_lv<1>(i_ih_0_reg_273.read() == ap_const_lv8_A9);
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln489_fu_499_p2() {
    icmp_ln489_fu_499_p2 = (!i0_0_reg_284.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(i0_0_reg_284.read() == ap_const_lv7_40);
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln498_4_fu_530_p2() {
    icmp_ln498_4_fu_530_p2 = (!sY_1.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<1>(): sc_lv<1>(sY_1.read() == ap_const_lv32_1);
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln498_5_fu_540_p2() {
    icmp_ln498_5_fu_540_p2 = (!pY_1.read().is_01() || !ap_const_lv32_0.is_01())? sc_lv<1>(): (sc_bigint<32>(pY_1.read()) > sc_bigint<32>(ap_const_lv32_0));
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln498_6_fu_550_p2() {
    icmp_ln498_6_fu_550_p2 = (!pX_1.read().is_01() || !ap_const_lv32_0.is_01())? sc_lv<1>(): (sc_bigint<32>(pX_1.read()) > sc_bigint<32>(ap_const_lv32_0));
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln498_fu_520_p2() {
    icmp_ln498_fu_520_p2 = (!sX_1.read().is_01() || !ap_const_lv32_1.is_01())? sc_lv<1>(): sc_lv<1>(sX_1.read() == ap_const_lv32_1);
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln500_fu_578_p2() {
    icmp_ln500_fu_578_p2 = (!i1_0_reg_296.read().is_01() || !ap_const_lv7_40.is_01())? sc_lv<1>(): sc_lv<1>(i1_0_reg_296.read() == ap_const_lv7_40);
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln506_fu_664_p2() {
    icmp_ln506_fu_664_p2 = (!i2_0_reg_307.read().is_01() || !ap_const_lv3_4.is_01())? sc_lv<1>(): sc_lv<1>(i2_0_reg_307.read() == ap_const_lv3_4);
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln512_fu_702_p2() {
    icmp_ln512_fu_702_p2 = (!i_0_reg_330.read().is_01() || !ap_const_lv3_4.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_330.read() == ap_const_lv3_4);
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln522_fu_590_p2() {
    icmp_ln522_fu_590_p2 = (!pX_1_load_reg_794.read().is_01() || !ap_const_lv32_C.is_01())? sc_lv<1>(): sc_lv<1>(pX_1_load_reg_794.read() == ap_const_lv32_C);
}

void pooling2d_large_cl_nopad_pad_me::thread_icmp_ln526_fu_630_p2() {
    icmp_ln526_fu_630_p2 = (!pY_1_load_reg_788.read().is_01() || !ap_const_lv32_C.is_01())? sc_lv<1>(): sc_lv<1>(pY_1_load_reg_788.read() == ap_const_lv32_C);
}

void pooling2d_large_cl_nopad_pad_me::thread_internal_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln484_fu_487_p2.read()))) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_layer_in_V_6_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        layer_in_V_6_address0 =  (sc_lv<8>) (zext_ln508_2_fu_693_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        layer_in_V_6_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_address0.read();
    } else {
        layer_in_V_6_address0 = "XXXXXXXX";
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_layer_in_V_6_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        layer_in_V_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        layer_in_V_6_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_ce0.read();
    } else {
        layer_in_V_6_ce0 = ap_const_logic_0;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_layer_in_V_6_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        layer_in_V_6_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_output_V_we0.read();
    } else {
        layer_in_V_6_we0 = ap_const_logic_0;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_pool_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        pool_V_address0 =  (sc_lv<2>) (zext_ln513_fu_708_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        pool_V_address0 =  (sc_lv<2>) (zext_ln508_fu_697_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        pool_V_address0 =  (sc_lv<2>) (ap_const_lv64_0);
    } else {
        pool_V_address0 =  (sc_lv<2>) ("XX");
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_pool_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
          !(esl_seteq<1,1,1>(icmp_ln512_fu_702_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read()))) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read()))) {
        pool_V_ce0 = ap_const_logic_1;
    } else {
        pool_V_ce0 = ap_const_logic_0;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_pool_V_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        pool_V_we0 = ap_const_logic_1;
    } else {
        pool_V_we0 = ap_const_logic_0;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_pool_res_V_2_fu_724_p3() {
    pool_res_V_2_fu_724_p3 = (!icmp_ln1494_fu_719_p2.read()[0].is_01())? sc_lv<16>(): ((icmp_ln1494_fu_719_p2.read()[0].to_bool())? pool_V_load_reg_875.read(): tmp_V_reg_319.read());
}

void pooling2d_large_cl_nopad_pad_me::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_res_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(icmp_ln512_fu_702_p2.read(), ap_const_lv1_1))) {
        res_V_V_blk_n = res_V_V_full_n.read();
    } else {
        res_V_V_blk_n = ap_const_logic_1;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_res_V_V_din() {
    res_V_V_din = tmp_V_reg_319.read();
}

void pooling2d_large_cl_nopad_pad_me::thread_res_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && 
         esl_seteq<1,1,1>(icmp_ln512_fu_702_p2.read(), ap_const_lv1_1) && 
         !(esl_seteq<1,1,1>(icmp_ln512_fu_702_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())))) {
        res_V_V_write = ap_const_logic_1;
    } else {
        res_V_V_write = ap_const_logic_0;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_select_ln532_fu_651_p3() {
    select_ln532_fu_651_p3 = (!icmp_ln498_4_reg_783.read()[0].is_01())? sc_lv<32>(): ((icmp_ln498_4_reg_783.read()[0].to_bool())? ap_const_lv32_0: add_ln532_fu_646_p2.read());
}

void pooling2d_large_cl_nopad_pad_me::thread_select_ln537_fu_611_p3() {
    select_ln537_fu_611_p3 = (!icmp_ln498_reg_773.read()[0].is_01())? sc_lv<32>(): ((icmp_ln498_reg_773.read()[0].to_bool())? ap_const_lv32_0: add_ln537_fu_606_p2.read());
}

void pooling2d_large_cl_nopad_pad_me::thread_shl_ln_fu_680_p3() {
    shl_ln_fu_680_p3 = esl_concat<2,6>(trunc_ln508_fu_676_p1.read(), ap_const_lv6_0);
}

void pooling2d_large_cl_nopad_pad_me::thread_start_out() {
    start_out = real_start.read();
}

void pooling2d_large_cl_nopad_pad_me::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_tmpdata_V_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        tmpdata_V_address0 =  (sc_lv<6>) (zext_ln492_fu_511_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_data_V_address0.read();
    } else {
        tmpdata_V_address0 =  (sc_lv<6>) ("XXXXXX");
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_tmpdata_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        tmpdata_V_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_data_V_ce0.read();
    } else {
        tmpdata_V_ce0 = ap_const_logic_0;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_tmpdata_V_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        tmpdata_V_we0 = ap_const_logic_1;
    } else {
        tmpdata_V_we0 = ap_const_logic_0;
    }
}

void pooling2d_large_cl_nopad_pad_me::thread_trunc_ln508_fu_676_p1() {
    trunc_ln508_fu_676_p1 = i2_0_reg_307.read().range(2-1, 0);
}

void pooling2d_large_cl_nopad_pad_me::thread_zext_ln492_fu_511_p1() {
    zext_ln492_fu_511_p1 = esl_zext<64,7>(i0_0_reg_284.read());
}

void pooling2d_large_cl_nopad_pad_me::thread_zext_ln500_fu_574_p1() {
    zext_ln500_fu_574_p1 = esl_zext<8,7>(i1_0_reg_296.read());
}

void pooling2d_large_cl_nopad_pad_me::thread_zext_ln508_2_fu_693_p1() {
    zext_ln508_2_fu_693_p1 = esl_zext<64,8>(add_ln508_reg_842.read());
}

void pooling2d_large_cl_nopad_pad_me::thread_zext_ln508_fu_697_p1() {
    zext_ln508_fu_697_p1 = esl_zext<64,3>(i2_0_reg_307.read());
}

void pooling2d_large_cl_nopad_pad_me::thread_zext_ln513_fu_708_p1() {
    zext_ln513_fu_708_p1 = esl_zext<64,3>(i_0_reg_330.read());
}

void pooling2d_large_cl_nopad_pad_me::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln484_fu_487_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && !(esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, data_V_V_empty_n.read())) && esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0) && !(esl_seteq<1,1,1>(icmp_ln489_fu_499_p2.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, data_V_V_empty_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state3;
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_352_ap_done.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && ((esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln526_fu_630_p2.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln526_fu_630_p2.read()))))) {
                ap_NS_fsm = ap_ST_fsm_state17;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && ((esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln526_fu_630_p2.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln522_fu_590_p2.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln526_fu_630_p2.read()))))) {
                ap_NS_fsm = ap_ST_fsm_state16;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && ((esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln500_fu_578_p2.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln522_fu_590_p2.read())) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln498_4_reg_800.read()) && 
   esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln522_fu_590_p2.read()))))) {
                ap_NS_fsm = ap_ST_fsm_state15;
            } else {
                ap_NS_fsm = ap_ST_fsm_state7;
            }
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln506_fu_664_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state11;
            } else {
                ap_NS_fsm = ap_ST_fsm_state8;
            }
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state9;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state10;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_state7;
            break;
        case 1024 : 
            ap_NS_fsm = ap_ST_fsm_state12;
            break;
        case 2048 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && esl_seteq<1,1,1>(icmp_ln512_fu_702_p2.read(), ap_const_lv1_1) && !(esl_seteq<1,1,1>(icmp_ln512_fu_702_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read()) && !(esl_seteq<1,1,1>(icmp_ln512_fu_702_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, res_V_V_full_n.read())) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln512_fu_702_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state13;
            } else {
                ap_NS_fsm = ap_ST_fsm_state12;
            }
            break;
        case 4096 : 
            ap_NS_fsm = ap_ST_fsm_state14;
            break;
        case 8192 : 
            ap_NS_fsm = ap_ST_fsm_state12;
            break;
        case 16384 : 
            ap_NS_fsm = ap_ST_fsm_state17;
            break;
        case 32768 : 
            ap_NS_fsm = ap_ST_fsm_state17;
            break;
        case 65536 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<17>) ("XXXXXXXXXXXXXXXXX");
            break;
    }
}

}

