commit 86e0a62988408dcda2bdaa6c395836233f44b2e6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Aug 12 23:19:02 2017 +0800

    Update for 7.0.9.11.

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Csm/LegacyRom/RaidRom/RaidOrom.bin
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/FivrConfig.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/ClientCommonPkg/Override/RoyalParkCommonOverride.md
Intel/ClientSiliconPkg/Tools/GenNvs/lex.pyc
Intel/ClientSiliconPkg/Tools/GenNvs/yacc.pyc
Intel/MinPlatformPkg/CorePkgInclude.dsc
Intel/MinPlatformPkg/MinBuild.bat
Intel/MinPlatformPkg/MinPlatInclude.dsc
Intel/MinPlatformPkg/MinPlatformPkg.dsc
Intel/MinPlatformPkg/Tools/nasm/Win32/nasm.exe

commit 83a4146c3ef4f681bd4dfda8468545c245c79122
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 20:28:12 2017 -0700

    523264:[NO HSD] Update FSP/RC version to 7.0.9.11 for CFL and 7.1.9.11 for CNL

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 5cad9fc980a2c17e968484b44392cf7bf62fcfd9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Aug 11 20:23:16 2017 -0700

    523261:Merged CL#523216 [1504564270][USB3 device can not be detected on USB3 port with external iBIOS95_04]
    XhciOcLock, XhciAcLock are disabled on external build, which causes failure in USB3 enumeration

Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

commit 23f2e290d6282044410c1afc6c3ba700c3111f6f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Aug 3 22:13:32 2017 -0700

    520424:[NO HSD] Add Restricted tags for CPU PO and SV_HOOKS build flags
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Flat32.S

commit ed61994b8aeaf9a7f855a165ab83730941cb3706
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:25:52 2017 -0700

    518666:

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 85caa0f3efc152ca5905d149d38f4eadd7a2a75c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:18:39 2017 -0700

    NVs offset update

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 1b2010d8060471362f2278bc69cff11e368be64d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:02:59 2017 -0700

    518661:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit da59d2a0006b3cae0fb55ee5c5bbb4548fbe8b07
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:02:28 2017 -0700

    518657:

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit b434ff82499586c988ea1f3a6b97133633882d14
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 12:02:27 2017 -0700

    518656:

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 6e9160e69405eb8f6be716198569e879d195676a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 11:46:22 2017 -0700

    518651:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f52d295876c242a7d04faa20d7cec7615ecb0b0d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 30 10:08:17 2017 -0700

    NVs offset update.

Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtSmm/TbtSmm.c
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.c
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.inf
Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c

commit eff7d9dfe1e35295c98429abf24d0b547c803e9d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Jul 29 11:46:17 2017 -0700

    518608:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 1391f52ff0add30522c823bef221e8c3ae63ecd1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 21:22:43 2017 -0700

    518591:Fix build error with previous checkin 518489
    
    ---
    

Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.c
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.inf
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.uni

commit b907add1ad4e0ecbbb545f8660bed037ffdd3535
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 15:09:25 2017 -0700

    518489:[HSDES] 1604406729
    [Title] [PM] CNL U6: S3 resume fails during S3 cycles with system cycling tool.
    [Description]
    S3 cycle fails when Windows RS2 OS issues reserved value to get TPM2 Get User confirmation request for TPM operation
    ---
    

Intel/CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.c
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.inf
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.uni
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc

commit 681e119fffe72489a8d42d952f17006c02824b67
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 11:54:13 2017 -0700

    Fix wrong programming value for PCH power management.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit daf33b779346575e60e6087b8a8e84c7a2fa56b8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 11:48:55 2017 -0700

    518386:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 44f9f0d37e169e4e174385888e94499d6f75edaa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 09:52:17 2017 -0700

    518327:1604413375 CFL-U43-e: Battery charging icon is not appearing in OS while the SUT is on battery when the charger is connected.
    ---
    

Intel/CannonLakePlatSamplePkg/EC/Asl/EC.ASL

commit e2439ccad8a131e72dac82fc80cbdfdbe2eb030b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 09:12:18 2017 -0700

    Updating CFL Emmc and SDCard DLL values
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchScs.c

commit aa571bccee43935923d6eeb971c563d3b13006ee
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 07:51:30 2017 -0700

    Fix PCIe NVME storage getting lost while running warm reset and S4 cycling test
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

commit 4da06bf37da819d7f6a618437e6906cf4c157cb6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 06:51:38 2017 -0700

    Optimize the WRSDIS setting implementation for security recommendation 
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PchSpiCommonLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/BasePchSpiCommonLib/SpiCommon.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

commit ca8918130f4d22d61c167a1f78700ff0d09136e4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 04:52:01 2017 -0700

    Fix build failure
    
    ---

Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c

commit 0c3474130fac5b4a38887d4ce646798ff951487e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 03:55:22 2017 -0700

    518247:[1604355828] Memory reserved for Trace Hub is double the required size for FSP boot.
    ---
    
    Core allocate aligned-memory service will allocate double of required size for base alignment, the memory overhead will be recycled back to memory map. However memory used by FSP would be marked as reserved, that can never take it back. Move memory allocation from Si (FSP) to platform (boot loader), and pass allocated base via policy for silicon to do following initialization.
    1. Move memory allocation from silicon to platform, add a policy/UPD that carries allocated memory base.
    2. Make trace memory to BWG default : PCH (64MB/64MB) / CPU (128MB/128MB) to handle memory allocation for SCRPD0[24] set even when TraceHubMode is disabled.
    3. Add trace hub memory check, if total (CPU+PCH) TH memory size over 512MB, enforce them to BWG default. ( PCH (64MB/64MB) / CPU (128MB/128MB))

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSiPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.c
Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/SetupCallbackExList.h
Intel/CannonLakePlatSamplePkg/Setup/SetupId.h
Intel/CannonLakeSiliconPkg/Include/ConfigBlock/SiConfig.h
Intel/CannonLakeSiliconPkg/Include/Library/SiPolicyLib.h
Intel/CannonLakeSiliconPkg/Include/Private/Library/PeiCpuAndPchTraceHubLib.h
Intel/CannonLakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
Intel/CannonLakeSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
Intel/CannonLakeSiliconPkg/Library/PeiSiPolicyLib/SiPrintPolicy.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

commit e699293cdd958e7ddc795821ffa68fca20fc5f0f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 03:50:01 2017 -0700

    HDA Controller RESET# shall not be asserted if HDA/iDisp codec not detected in SNDW mode.
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c

commit 8f485b67a0bb3c100db5cd5e827aa1065b10e1cf
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 03:39:07 2017 -0700

    518240:[1604420478] : [SKL/KBL/CFL - Integrate latest CFL GOP 1069]
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

commit dc17efce3f697b6dfe3039222f9d4e9caf6634bd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 03:05:24 2017 -0700

    518234:Back out changelist 518195
    
    CpuExceptionHandlerLib should be moved from IA32FamilyCpuPkg/Library to ClientCommonPkg/Library and used there, so backout this CL.
    ---
    

Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/IA32FamilyCpuPkg/CpuArchDxe/Cpu.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxe.inf
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxe.uni
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuPageTable.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuPageTable.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuArchDxe/MemoryAttribute.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/MemoryAttribute.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/MtrrSync.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/MtrrSync.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/Aes.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Aes.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Analysis.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/C1e.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/C1e.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/CState.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/CState.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxe.inf
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxe.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/DataCollection.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Dca.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Dca.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Eist.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Eist.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/FastString.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/FastString.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Feature.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/FerrSignalBreak.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/FerrSignalBreak.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/GateA20m.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/GateA20m.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/ArchSpecific.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/ArchSpecificDef.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuOnlyReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuOnlyReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/LimitCpuIdValue.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/LimitCpuIdValue.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/MchkInit.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/MchkInit.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Microcode.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Microcode.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Misc.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Misc.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/MpCommon.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/MpCommon.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Peci.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Peci.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Prefetcher.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Prefetcher.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProcessorConfig.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProgramBeforeReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProgramBeforeReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/Cache.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/CacheSubClass.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/CpuSmbios.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/Processor.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/ProcessorData.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/ProcessorSubClass.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SelectLfp.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Setting.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Strings.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/TState.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/TState.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/ThermalManagement.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ThermalManagement.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Vt.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Vt.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X2Apic.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X2Apic.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/ArchSpecific.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/ArchSpecificDef.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuOnlyReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuOnlyReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Xd.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Xd.h
Intel/IA32FamilyCpuPkg/CpuPei/Bist.c
Intel/IA32FamilyCpuPkg/CpuPei/Bist.h
Intel/IA32FamilyCpuPkg/CpuPei/Cache.c
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.h
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.inf
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.uni
Intel/IA32FamilyCpuPkg/CpuPei/CpuPeiExtra.uni
Intel/IA32FamilyCpuPkg/CpuPei/CpuPeim.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxe.inf
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxe.uni
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/DataCollection.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Eist.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/ProcessorConfig.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/Cache.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/CacheSubClass.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/CpuSmbios.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/Processor.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/ProcessorData.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/ProcessorSubClass.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Strings.uni
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.dec
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.dsc
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.uni
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkgExtra.uni
Intel/IA32FamilyCpuPkg/Include/CpuHotPlugData.h
Intel/IA32FamilyCpuPkg/Include/Guid/HtBistHob.h
Intel/IA32FamilyCpuPkg/Include/Guid/IA32FamilyCpuPkgTokenSpace.h
Intel/IA32FamilyCpuPkg/Include/IA32CpuFeatures.h
Intel/IA32FamilyCpuPkg/Include/Library/CpuConfigLib.h
Intel/IA32FamilyCpuPkg/Include/Library/CpuOnlyResetLib.h
Intel/IA32FamilyCpuPkg/Include/Library/SocketLga1156Lib.h
Intel/IA32FamilyCpuPkg/Include/Library/SocketLga775Lib.h
Intel/IA32FamilyCpuPkg/Include/Ppi/Cache.h
Intel/IA32FamilyCpuPkg/Include/Protocol/IntelCpuPcdsSetDone.h
Intel/IA32FamilyCpuPkg/Include/Protocol/SmmCpuSync.h
Intel/IA32FamilyCpuPkg/Include/Protocol/SmmCpuSync2.h
Intel/IA32FamilyCpuPkg/Include/Register/IA32Msr.h
Intel/IA32FamilyCpuPkg/Include/Register/IA32SmramSaveStateMap.h
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfig.c
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfig.h
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfigLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfigLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ArchInterruptDefs.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.asm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiDxeSmmCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchInterruptDefs.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.S
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.asm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.c
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.c
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.inf
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.uni
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Aes.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/C1e.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CState.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeatures.h
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Dca.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Eist.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/GateA20m.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/IaUntrustedMode.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Microcode2Load.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Misc.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Peci.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Prefetcher.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/SelectLfp.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/ThermalManagement.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/TurboMode.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.inf
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.uni
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.inf
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.uni
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmmStmSupport.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmStm.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmStm.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmramSaveState.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmramSaveStateMsr.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmmStmSupport.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.inf
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.c
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.inf
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPeiExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPrivate.h
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.c
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmmExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuService.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuService.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/PageTbl.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/Semaphore.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/MpService.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmmExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmFeatures.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmFeatures.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfile.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmStateSaveRegister.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SyncTimer.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/Semaphore.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.h
Intel/IA32FamilyCpuPkg/SecCore/FindPeiCore.c
Intel/IA32FamilyCpuPkg/SecCore/Ia32/ResetVec.asm16
Intel/IA32FamilyCpuPkg/SecCore/Ia32/ResetVec.nasmb
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.S
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.asm
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.nasm
Intel/IA32FamilyCpuPkg/SecCore/SecCore.inf
Intel/IA32FamilyCpuPkg/SecCore/SecCore.uni
Intel/IA32FamilyCpuPkg/SecCore/SecCoreExtra.uni
Intel/IA32FamilyCpuPkg/SecCore/SecMain.c
Intel/IA32FamilyCpuPkg/SecCore/SecMain.h
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCore.inf
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCore.uni
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCoreExtra.uni

commit 38734cb7cc26bf1c72d5a0b24d3061f600c9e16e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 02:51:21 2017 -0700

    518232:[NOHSD] Fix CL#518199 bug
    
    ---
    

Intel/BuildFsp.cmd

commit b3558573b3f7ad7b9e4447e93cabb66feab4a0a6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 01:44:34 2017 -0700

    518226:[1054483228][CNL] Remove Wireless Charging from BIOS setup & source code Take#2
    
    ---
    

Intel/CannonLakePlatSamplePkg/EC/Asl/EC.ASL
Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

commit 7f6b7021a6d88191f78c10eee4f33fb6967516b2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 28 00:15:06 2017 -0700

    518211:[NOHSD] Fix CL#518199 teamcity GCC build error.
    
    ---
    

Intel/CannonLakeFspPkg/BuildFv.sh

commit a4dff3325a40483831172816483409b256c12796
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 23:56:52 2017 -0700

    Fix cAVS SRAMs ECC protection function broken at burst read(4 word read) mode
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsHda.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c

commit 4a49cdfa366c60209dbcb111667c99a77e04e99f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 23:34:55 2017 -0700

    518199:[HSD-ES][1504537118] BuildFsp.cmd/BuildFsp.sh should be generic cross platforms
    [description]
    Current BuildFsp.cmd/BuildFsp.sh had many platform specific steps which should be moved to *FspPkg\BuildFv.cmd/BuildFv.sh.
    Input should be changed from CNL to CannonLake so it can be directly used for package name and path.
    [solution]
    1. remove platform name in BuildFsp.cmd and BuildFsp.sh
    2. Add new optional parameter "platform name" for BuildFsp and remove parameter "platform abbreviation"
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=199783
    ---
    

Intel/BuildFsp.cmd
Intel/BuildFsp.sh
Intel/CannonLakeFspPkg/BuildFv.cmd
Intel/CannonLakeFspPkg/BuildFv.sh
Intel/CannonLakePlatSamplePkg/bld.bat
Intel/CannonLakePlatSamplePkg/prebuild.bat

commit 1da4a0573f3b8c9f8b8798638540d99b86ba3606
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 22:53:20 2017 -0700

    518195:[1504546970] Remove IA32FamilyCpuPkg from Intel folder
    
    1. Switch to use CpuExceptionHandlerLib from UefiCpuPkg
    2. Remove IA32FAmilyCpuPkg
    
    ---
    

Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/IA32FamilyCpuPkg/CpuArchDxe/Cpu.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxe.inf
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxe.uni
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuArchDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuPageTable.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/CpuPageTable.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuArchDxe/IA32/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuArchDxe/MemoryAttribute.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/MemoryAttribute.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/MtrrSync.c
Intel/IA32FamilyCpuPkg/CpuArchDxe/MtrrSync.h
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuArchDxe/X64/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/Aes.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Aes.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Analysis.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/C1e.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/C1e.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/CState.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/CState.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxe.inf
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxe.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/CpuMpDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/DataCollection.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Dca.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Dca.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Eist.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Eist.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/FastString.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/FastString.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Feature.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/FerrSignalBreak.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/FerrSignalBreak.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/GateA20m.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/GateA20m.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/ArchSpecific.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/ArchSpecificDef.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuOnlyReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/IA32/CpuOnlyReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/LimitCpuIdValue.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/LimitCpuIdValue.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/MchkInit.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/MchkInit.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Microcode.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Microcode.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Misc.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Misc.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/MpCommon.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/MpCommon.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Peci.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Peci.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Prefetcher.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Prefetcher.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProcessorConfig.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProgramBeforeReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ProgramBeforeReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/Cache.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/CacheSubClass.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/CpuSmbios.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/Processor.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/ProcessorData.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SMBIOS/ProcessorSubClass.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/SelectLfp.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Setting.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Strings.uni
Intel/IA32FamilyCpuPkg/CpuMpDxe/TState.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/TState.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/ThermalManagement.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/ThermalManagement.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Vt.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Vt.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X2Apic.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X2Apic.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/ArchSpecific.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/ArchSpecificDef.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.S
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.asm
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuAsm.nasm
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuOnlyReset.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/X64/CpuOnlyReset.h
Intel/IA32FamilyCpuPkg/CpuMpDxe/Xd.c
Intel/IA32FamilyCpuPkg/CpuMpDxe/Xd.h
Intel/IA32FamilyCpuPkg/CpuPei/Bist.c
Intel/IA32FamilyCpuPkg/CpuPei/Bist.h
Intel/IA32FamilyCpuPkg/CpuPei/Cache.c
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.h
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.inf
Intel/IA32FamilyCpuPkg/CpuPei/CpuPei.uni
Intel/IA32FamilyCpuPkg/CpuPei/CpuPeiExtra.uni
Intel/IA32FamilyCpuPkg/CpuPei/CpuPeim.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Cpu.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxe.inf
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxe.uni
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/CpuSmbiosDxeExtra.uni
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/DataCollection.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Eist.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/ProcessorConfig.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/Cache.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/CacheSubClass.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/CpuSmbios.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/Processor.h
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/ProcessorData.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/SMBIOS/ProcessorSubClass.c
Intel/IA32FamilyCpuPkg/CpuSmbiosDxe/Strings.uni
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.dec
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.dsc
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkg.uni
Intel/IA32FamilyCpuPkg/IA32FamilyCpuPkgExtra.uni
Intel/IA32FamilyCpuPkg/Include/CpuHotPlugData.h
Intel/IA32FamilyCpuPkg/Include/Guid/HtBistHob.h
Intel/IA32FamilyCpuPkg/Include/Guid/IA32FamilyCpuPkgTokenSpace.h
Intel/IA32FamilyCpuPkg/Include/IA32CpuFeatures.h
Intel/IA32FamilyCpuPkg/Include/Library/CpuConfigLib.h
Intel/IA32FamilyCpuPkg/Include/Library/CpuOnlyResetLib.h
Intel/IA32FamilyCpuPkg/Include/Library/SocketLga1156Lib.h
Intel/IA32FamilyCpuPkg/Include/Library/SocketLga775Lib.h
Intel/IA32FamilyCpuPkg/Include/Ppi/Cache.h
Intel/IA32FamilyCpuPkg/Include/Protocol/IntelCpuPcdsSetDone.h
Intel/IA32FamilyCpuPkg/Include/Protocol/SmmCpuSync.h
Intel/IA32FamilyCpuPkg/Include/Protocol/SmmCpuSync2.h
Intel/IA32FamilyCpuPkg/Include/Register/IA32Msr.h
Intel/IA32FamilyCpuPkg/Include/Register/IA32SmramSaveStateMap.h
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfig.c
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfig.h
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfigLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuConfigLib/CpuConfigLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/DxeException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ArchInterruptDefs.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.asm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/PeiDxeSmmCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/SmmException.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ArchInterruptDefs.h
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.S
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.asm
Intel/IA32FamilyCpuPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.c
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuLocalApicTimerLib/CpuLocalApicTimerLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.c
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.inf
Intel/IA32FamilyCpuPkg/Library/CpuOnlyResetLibNull/CpuOnlyResetLibNull.uni
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Aes.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/C1e.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CState.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeatures.h
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.inf
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/CpuSpecificFeaturesLib.uni
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Dca.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Eist.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/GateA20m.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/IaUntrustedMode.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Microcode2Load.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Misc.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Peci.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/Prefetcher.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/SelectLfp.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/ThermalManagement.c
Intel/IA32FamilyCpuPkg/Library/CpuSpecificFeaturesLib/TurboMode.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.inf
Intel/IA32FamilyCpuPkg/Library/PlatformSecLib/PlatformSecLib.uni
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.c
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.inf
Intel/IA32FamilyCpuPkg/Library/PlatformSecLibNull/PlatformSecLibNull.uni
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmiException.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/IA32/SmmStmSupport.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmStm.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmmStm.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmramSaveState.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/SmramSaveStateMsr.h
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.S
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.asm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuFeaturesLib/X64/SmmStmSupport.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.c
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.inf
Intel/IA32FamilyCpuPkg/Library/SmmCpuPlatformHookLibNull/SmmCpuPlatformHookLibNull.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.c
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.inf
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPei.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPeiExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationPrivate.h
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.c
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.inf
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmm.uni
Intel/IA32FamilyCpuPkg/PiSmmCommunication/PiSmmCommunicationSmmExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuService.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/CpuService.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/PageTbl.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/Semaphore.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/MpService.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmmExtra.uni
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmFeatures.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmFeatures.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfile.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SmmStateSaveRegister.h
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/SyncTimer.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/Semaphore.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.S
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.asm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.c
Intel/IA32FamilyCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.h
Intel/IA32FamilyCpuPkg/SecCore/FindPeiCore.c
Intel/IA32FamilyCpuPkg/SecCore/Ia32/ResetVec.asm16
Intel/IA32FamilyCpuPkg/SecCore/Ia32/ResetVec.nasmb
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.S
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.asm
Intel/IA32FamilyCpuPkg/SecCore/Ia32/Stack.nasm
Intel/IA32FamilyCpuPkg/SecCore/SecCore.inf
Intel/IA32FamilyCpuPkg/SecCore/SecCore.uni
Intel/IA32FamilyCpuPkg/SecCore/SecCoreExtra.uni
Intel/IA32FamilyCpuPkg/SecCore/SecMain.c
Intel/IA32FamilyCpuPkg/SecCore/SecMain.h
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCore.inf
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCore.uni
Intel/IA32FamilyCpuPkg/SecCore/Vtf0SecCoreExtra.uni

commit a7ee599f1327020aebd3a44a53099ce1420f450a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 22:20:34 2017 -0700

    518187:[HSD-ES] https://hsdes.intel.com/appstore/article/#/1504545417
    [Title] [CNL-Y-LPDDR4X] Disable Bios Guard to workaround EC SAF mode
    [Issue] System hangs when entering setup if platform is EC SAF mode.
    [Solution] This is the extension for CL#517094 to prevent press F3 to restore default value.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c

commit 15e3ecd8ba6123723401eb0f6502b8f42f855903
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 19:01:00 2017 -0700

    518156:1504546071.3: BuildFsp,cmd should work independently without relying on bld.bat or prebuild.bat
    [Solution] TAKE2 fixed format issue in output message.
    
    ---
    

Intel/BuildFsp.cmd

commit 421a84eb61e6d62e3b51026ab5bab0456ff240f6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 17:26:37 2017 -0700

    Update HSIO Chipsetinit Version 6 for CNP-H A1
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioAx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioAx.c

commit 58030b7ab0045c3bf8b5f850891507796e4ac89f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 11:58:50 2017 -0700

    518034:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 546879bf042d99c5678bbb5ed1f55ed52031121d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 11:39:58 2017 -0700

    Fix system hangs when its enters into C10 with XDP disconnected
    
    ---

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/GpioPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmcCnl.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 548f59fc711f4c1a550fba60355211e899d87d76
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 11:32:13 2017 -0700

    Update HSIO Chipsetinit Version 4 for CNP-LP B1
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioBx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioBx.c

commit 7f7a9fe16e5b2da95b2ca9669b417157df1e3955
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 05:05:08 2017 -0700

    517939:[HSD 1805322817] Uploading new RST binaries, version 16.0.0.3126
    
    ---
    

Intel/CannonLakePlatSamplePkg/Csm/LegacyRom/RaidRom/RaidOrom.bin

commit 50d61eca065c254f608383d49e410e273a6e7a9b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 27 00:58:18 2017 -0700

    517888:[1604350850][CNL FSP version 80: GFX PEIM display not comming]
    
    [Description]
    PEI Disply is dependent on pcode readiness and pcode is dependent on RESET_CPL.
    So PEI Display initialisation shoule be done after RESET_CPL.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

commit 4b017055d78c8db2cdf733c9daf61d8e50c68d2c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 22:56:49 2017 -0700

    517837:[1504546993] Move CryptoPkg from Edk2 to Intel folder
    
    ---
    

Intel/CryptoPkg/.gitignore
Intel/CryptoPkg/Application/Cryptest/AuthenticodeVerify.c
Intel/CryptoPkg/Application/Cryptest/BlockCipherVerify.c
Intel/CryptoPkg/Application/Cryptest/Cryptest.c
Intel/CryptoPkg/Application/Cryptest/Cryptest.h
Intel/CryptoPkg/Application/Cryptest/Cryptest.inf
Intel/CryptoPkg/Application/Cryptest/Cryptest.uni
Intel/CryptoPkg/Application/Cryptest/CryptestExtra.uni
Intel/CryptoPkg/Application/Cryptest/DhVerify.c
Intel/CryptoPkg/Application/Cryptest/HashVerify.c
Intel/CryptoPkg/Application/Cryptest/HmacVerify.c
Intel/CryptoPkg/Application/Cryptest/Pkcs5Pbkdf2Verify.c
Intel/CryptoPkg/Application/Cryptest/RandVerify.c
Intel/CryptoPkg/Application/Cryptest/RsaVerify.c
Intel/CryptoPkg/Application/Cryptest/RsaVerify2.c
Intel/CryptoPkg/Application/Cryptest/TSVerify.c
Intel/CryptoPkg/Contributions.txt
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntime.c
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntime.h
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.inf
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.uni
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxeExtra.uni
Intel/CryptoPkg/CryptoPkg.dec
Intel/CryptoPkg/CryptoPkg.dsc
Intel/CryptoPkg/CryptoPkg.uni
Intel/CryptoPkg/CryptoPkgExtra.uni
Intel/CryptoPkg/Include/Library/BaseCryptLib.h
Intel/CryptoPkg/Include/Library/TlsLib.h
Intel/CryptoPkg/Include/Protocol/RuntimeCrypt.h
Intel/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAes.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAesNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdes.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdesNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd5.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha1.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha256.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256Null.c
Intel/CryptoPkg/Library/BaseCryptLib/InternalCryptLib.h
Intel/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/Pem/CryptPem.c
Intel/CryptoPkg/Library/BaseCryptLib/Pem/CryptPemNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticode.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticodeNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptDh.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptDhNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Sign.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7SignNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Verify.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7VerifyNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaBasic.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExt.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExtNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptTs.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptTsNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRand.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandItc.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandTsc.c
Intel/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/BaseMemAllocation.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/ConstantTimeClock.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/CrtWrapper.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/RuntimeMemAllocation.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/TimerWrapper.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.inf
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.uni
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptAesNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptArc4Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptTdesNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd4Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/InternalCryptLib.h
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pem/CryptPemNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptAuthenticodeNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptDhNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7SignNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7VerifyNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptRsaExtNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptX509Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Rand/CryptRandNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/RuntimeDxeIpfCryptLib.c
Intel/CryptoPkg/Library/Include/CrtLibSupport.h
Intel/CryptoPkg/Library/Include/assert.h
Intel/CryptoPkg/Library/Include/ctype.h
Intel/CryptoPkg/Library/Include/errno.h
Intel/CryptoPkg/Library/Include/internal/dso_conf.h
Intel/CryptoPkg/Library/Include/limits.h
Intel/CryptoPkg/Library/Include/memory.h
Intel/CryptoPkg/Library/Include/openssl/opensslconf.h
Intel/CryptoPkg/Library/Include/stdarg.h
Intel/CryptoPkg/Library/Include/stddef.h
Intel/CryptoPkg/Library/Include/stdio.h
Intel/CryptoPkg/Library/Include/stdlib.h
Intel/CryptoPkg/Library/Include/string.h
Intel/CryptoPkg/Library/Include/strings.h
Intel/CryptoPkg/Library/Include/sys/time.h
Intel/CryptoPkg/Library/Include/sys/types.h
Intel/CryptoPkg/Library/Include/syslog.h
Intel/CryptoPkg/Library/Include/time.h
Intel/CryptoPkg/Library/Include/unistd.h
Intel/CryptoPkg/Library/IntrinsicLib/BaseIntrinsicLib.uni
Intel/CryptoPkg/Library/IntrinsicLib/CopyMem.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.S
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.nasm
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.S
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.nasm
Intel/CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf
Intel/CryptoPkg/Library/IntrinsicLib/MemoryIntrinsics.c
Intel/CryptoPkg/Library/OpensslLib/OpenSSL-HOWTO.txt
Intel/CryptoPkg/Library/OpensslLib/OpensslLib.inf
Intel/CryptoPkg/Library/OpensslLib/OpensslLib.uni
Intel/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.inf
Intel/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.uni
Intel/CryptoPkg/Library/OpensslLib/buildinf.h
Intel/CryptoPkg/Library/OpensslLib/process_files.pl
Intel/CryptoPkg/Library/TlsLib/InternalTlsLib.h
Intel/CryptoPkg/Library/TlsLib/TlsConfig.c
Intel/CryptoPkg/Library/TlsLib/TlsInit.c
Intel/CryptoPkg/Library/TlsLib/TlsLib.inf
Intel/CryptoPkg/Library/TlsLib/TlsLib.uni
Intel/CryptoPkg/Library/TlsLib/TlsProcess.c
Intel/CryptoPkg/License.txt

commit a39eaaab8d2b6ab0a72e6e0c421da523972e849c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 20:49:59 2017 -0700

    517804:Fix CL 517802 build error
    
    ---
    

Intel/CannonLakeFspPkg/Library/BasePostCodeLibPort80Ex/BasePostCodeLibPort80Ex.inf

commit c76899e631a0150e4ce8d6a5db4dbcb388247c66
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 20:36:02 2017 -0700

    517802:[1504493678] Chrome Req ICL/CNL RCR: FSP: upd / policy for using any port to post code output, instead of fixed 0x80
    
    ---
    

Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Library/BasePostCodeLibPort80Ex/BasePostCodeLibPort80Ex.inf
Intel/CannonLakeFspPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc

commit e045b924b81c16186e3a08617bcda684329ac57a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 19:59:23 2017 -0700

    517790:Back out changelist 517784 due to external build error.
    
    ---
    

Edk2/CryptoPkg/.gitignore
Edk2/CryptoPkg/Application/Cryptest/AuthenticodeVerify.c
Edk2/CryptoPkg/Application/Cryptest/BlockCipherVerify.c
Edk2/CryptoPkg/Application/Cryptest/Cryptest.c
Edk2/CryptoPkg/Application/Cryptest/Cryptest.h
Edk2/CryptoPkg/Application/Cryptest/Cryptest.inf
Edk2/CryptoPkg/Application/Cryptest/Cryptest.uni
Edk2/CryptoPkg/Application/Cryptest/CryptestExtra.uni
Edk2/CryptoPkg/Application/Cryptest/DhVerify.c
Edk2/CryptoPkg/Application/Cryptest/HashVerify.c
Edk2/CryptoPkg/Application/Cryptest/HmacVerify.c
Edk2/CryptoPkg/Application/Cryptest/Pkcs5Pbkdf2Verify.c
Edk2/CryptoPkg/Application/Cryptest/RandVerify.c
Edk2/CryptoPkg/Application/Cryptest/RsaVerify.c
Edk2/CryptoPkg/Application/Cryptest/RsaVerify2.c
Edk2/CryptoPkg/Application/Cryptest/TSVerify.c
Edk2/CryptoPkg/Contributions.txt
Edk2/CryptoPkg/CryptRuntimeDxe/CryptRuntime.c
Edk2/CryptoPkg/CryptRuntimeDxe/CryptRuntime.h
Edk2/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.inf
Edk2/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.uni
Edk2/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxeExtra.uni
Edk2/CryptoPkg/CryptoPkg.dec
Edk2/CryptoPkg/CryptoPkg.dsc
Edk2/CryptoPkg/CryptoPkg.uni
Edk2/CryptoPkg/CryptoPkgExtra.uni
Edk2/CryptoPkg/Include/Library/BaseCryptLib.h
Edk2/CryptoPkg/Include/Library/TlsLib.h
Edk2/CryptoPkg/Include/Protocol/RuntimeCrypt.h
Edk2/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf
Edk2/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.uni
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAes.c
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAesNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4.c
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdes.c
Edk2/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdesNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd5.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha1.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha256.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256.c
Edk2/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/InternalCryptLib.h
Edk2/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf
Edk2/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.uni
Edk2/CryptoPkg/Library/BaseCryptLib/Pem/CryptPem.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pem/CryptPemNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticode.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticodeNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptDh.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptDhNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Sign.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7SignNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Verify.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7VerifyNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaBasic.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExt.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExtNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptTs.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptTsNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509.c
Edk2/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509Null.c
Edk2/CryptoPkg/Library/BaseCryptLib/Rand/CryptRand.c
Edk2/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandItc.c
Edk2/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandNull.c
Edk2/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandTsc.c
Edk2/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf
Edk2/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.uni
Edk2/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf
Edk2/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.uni
Edk2/CryptoPkg/Library/BaseCryptLib/SysCall/BaseMemAllocation.c
Edk2/CryptoPkg/Library/BaseCryptLib/SysCall/ConstantTimeClock.c
Edk2/CryptoPkg/Library/BaseCryptLib/SysCall/CrtWrapper.c
Edk2/CryptoPkg/Library/BaseCryptLib/SysCall/RuntimeMemAllocation.c
Edk2/CryptoPkg/Library/BaseCryptLib/SysCall/TimerWrapper.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.inf
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.uni
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptAesNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptArc4Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptTdesNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd4Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd5Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptSha1Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacMd5Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacSha1Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/InternalCryptLib.h
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pem/CryptPemNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptAuthenticodeNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptDhNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7SignNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7VerifyNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptRsaExtNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptX509Null.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Rand/CryptRandNull.c
Edk2/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/RuntimeDxeIpfCryptLib.c
Edk2/CryptoPkg/Library/Include/CrtLibSupport.h
Edk2/CryptoPkg/Library/Include/assert.h
Edk2/CryptoPkg/Library/Include/ctype.h
Edk2/CryptoPkg/Library/Include/errno.h
Edk2/CryptoPkg/Library/Include/internal/dso_conf.h
Edk2/CryptoPkg/Library/Include/limits.h
Edk2/CryptoPkg/Library/Include/memory.h
Edk2/CryptoPkg/Library/Include/openssl/opensslconf.h
Edk2/CryptoPkg/Library/Include/stdarg.h
Edk2/CryptoPkg/Library/Include/stddef.h
Edk2/CryptoPkg/Library/Include/stdio.h
Edk2/CryptoPkg/Library/Include/stdlib.h
Edk2/CryptoPkg/Library/Include/string.h
Edk2/CryptoPkg/Library/Include/strings.h
Edk2/CryptoPkg/Library/Include/sys/time.h
Edk2/CryptoPkg/Library/Include/sys/types.h
Edk2/CryptoPkg/Library/Include/syslog.h
Edk2/CryptoPkg/Library/Include/time.h
Edk2/CryptoPkg/Library/Include/unistd.h
Edk2/CryptoPkg/Library/IntrinsicLib/BaseIntrinsicLib.uni
Edk2/CryptoPkg/Library/IntrinsicLib/CopyMem.c
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.S
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.c
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.nasm
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.S
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.c
Edk2/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.nasm
Edk2/CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf
Edk2/CryptoPkg/Library/IntrinsicLib/MemoryIntrinsics.c
Edk2/CryptoPkg/Library/OpensslLib/OpenSSL-HOWTO.txt
Edk2/CryptoPkg/Library/OpensslLib/OpensslLib.inf
Edk2/CryptoPkg/Library/OpensslLib/OpensslLib.uni
Edk2/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.inf
Edk2/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.uni
Edk2/CryptoPkg/Library/OpensslLib/buildinf.h
Edk2/CryptoPkg/Library/OpensslLib/process_files.pl
Edk2/CryptoPkg/Library/TlsLib/InternalTlsLib.h
Edk2/CryptoPkg/Library/TlsLib/TlsConfig.c
Edk2/CryptoPkg/Library/TlsLib/TlsInit.c
Edk2/CryptoPkg/Library/TlsLib/TlsLib.inf
Edk2/CryptoPkg/Library/TlsLib/TlsLib.uni
Edk2/CryptoPkg/Library/TlsLib/TlsProcess.c
Edk2/CryptoPkg/License.txt

commit 3b3d4b11d70889678f4c5e72e433bfe19adcd4e5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 19:26:51 2017 -0700

    517784:[1504546993] Move CryptoPkg from Edk2 to Intel folder
    
    ---
    

Intel/CryptoPkg/.gitignore
Intel/CryptoPkg/Application/Cryptest/AuthenticodeVerify.c
Intel/CryptoPkg/Application/Cryptest/BlockCipherVerify.c
Intel/CryptoPkg/Application/Cryptest/Cryptest.c
Intel/CryptoPkg/Application/Cryptest/Cryptest.h
Intel/CryptoPkg/Application/Cryptest/Cryptest.inf
Intel/CryptoPkg/Application/Cryptest/Cryptest.uni
Intel/CryptoPkg/Application/Cryptest/CryptestExtra.uni
Intel/CryptoPkg/Application/Cryptest/DhVerify.c
Intel/CryptoPkg/Application/Cryptest/HashVerify.c
Intel/CryptoPkg/Application/Cryptest/HmacVerify.c
Intel/CryptoPkg/Application/Cryptest/Pkcs5Pbkdf2Verify.c
Intel/CryptoPkg/Application/Cryptest/RandVerify.c
Intel/CryptoPkg/Application/Cryptest/RsaVerify.c
Intel/CryptoPkg/Application/Cryptest/RsaVerify2.c
Intel/CryptoPkg/Application/Cryptest/TSVerify.c
Intel/CryptoPkg/Contributions.txt
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntime.c
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntime.h
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.inf
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.uni
Intel/CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxeExtra.uni
Intel/CryptoPkg/CryptoPkg.dec
Intel/CryptoPkg/CryptoPkg.dsc
Intel/CryptoPkg/CryptoPkg.uni
Intel/CryptoPkg/CryptoPkgExtra.uni
Intel/CryptoPkg/Include/Library/BaseCryptLib.h
Intel/CryptoPkg/Include/Library/TlsLib.h
Intel/CryptoPkg/Include/Protocol/RuntimeCrypt.h
Intel/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/BaseCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAes.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptAesNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdes.c
Intel/CryptoPkg/Library/BaseCryptLib/Cipher/CryptTdesNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptMd5.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha1.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha256.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512.c
Intel/CryptoPkg/Library/BaseCryptLib/Hash/CryptSha512Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256.c
Intel/CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha256Null.c
Intel/CryptoPkg/Library/BaseCryptLib/InternalCryptLib.h
Intel/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/PeiCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/Pem/CryptPem.c
Intel/CryptoPkg/Library/BaseCryptLib/Pem/CryptPemNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticode.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptAuthenticodeNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptDh.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptDhNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs5Pbkdf2Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Sign.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7SignNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Verify.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7VerifyNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaBasic.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExt.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExtNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptTs.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptTsNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509.c
Intel/CryptoPkg/Library/BaseCryptLib/Pk/CryptX509Null.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRand.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandItc.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandNull.c
Intel/CryptoPkg/Library/BaseCryptLib/Rand/CryptRandTsc.c
Intel/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf
Intel/CryptoPkg/Library/BaseCryptLib/SmmCryptLib.uni
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/BaseMemAllocation.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/ConstantTimeClock.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/CrtWrapper.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/RuntimeMemAllocation.c
Intel/CryptoPkg/Library/BaseCryptLib/SysCall/TimerWrapper.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.inf
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.uni
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptAesNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptArc4Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptTdesNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd4Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacMd5Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacSha1Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/InternalCryptLib.h
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pem/CryptPemNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptAuthenticodeNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptDhNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7SignNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7VerifyNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptRsaExtNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptX509Null.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Rand/CryptRandNull.c
Intel/CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/RuntimeDxeIpfCryptLib.c
Intel/CryptoPkg/Library/Include/CrtLibSupport.h
Intel/CryptoPkg/Library/Include/assert.h
Intel/CryptoPkg/Library/Include/ctype.h
Intel/CryptoPkg/Library/Include/errno.h
Intel/CryptoPkg/Library/Include/internal/dso_conf.h
Intel/CryptoPkg/Library/Include/limits.h
Intel/CryptoPkg/Library/Include/memory.h
Intel/CryptoPkg/Library/Include/openssl/opensslconf.h
Intel/CryptoPkg/Library/Include/stdarg.h
Intel/CryptoPkg/Library/Include/stddef.h
Intel/CryptoPkg/Library/Include/stdio.h
Intel/CryptoPkg/Library/Include/stdlib.h
Intel/CryptoPkg/Library/Include/string.h
Intel/CryptoPkg/Library/Include/strings.h
Intel/CryptoPkg/Library/Include/sys/time.h
Intel/CryptoPkg/Library/Include/sys/types.h
Intel/CryptoPkg/Library/Include/syslog.h
Intel/CryptoPkg/Library/Include/time.h
Intel/CryptoPkg/Library/Include/unistd.h
Intel/CryptoPkg/Library/IntrinsicLib/BaseIntrinsicLib.uni
Intel/CryptoPkg/Library/IntrinsicLib/CopyMem.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.S
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathLShiftS64.nasm
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.S
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.c
Intel/CryptoPkg/Library/IntrinsicLib/Ia32/MathRShiftU64.nasm
Intel/CryptoPkg/Library/IntrinsicLib/IntrinsicLib.inf
Intel/CryptoPkg/Library/IntrinsicLib/MemoryIntrinsics.c
Intel/CryptoPkg/Library/OpensslLib/OpenSSL-HOWTO.txt
Intel/CryptoPkg/Library/OpensslLib/OpensslLib.inf
Intel/CryptoPkg/Library/OpensslLib/OpensslLib.uni
Intel/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.inf
Intel/CryptoPkg/Library/OpensslLib/OpensslLibCrypto.uni
Intel/CryptoPkg/Library/OpensslLib/buildinf.h
Intel/CryptoPkg/Library/OpensslLib/process_files.pl
Intel/CryptoPkg/Library/TlsLib/InternalTlsLib.h
Intel/CryptoPkg/Library/TlsLib/TlsConfig.c
Intel/CryptoPkg/Library/TlsLib/TlsInit.c
Intel/CryptoPkg/Library/TlsLib/TlsLib.inf
Intel/CryptoPkg/Library/TlsLib/TlsLib.uni
Intel/CryptoPkg/Library/TlsLib/TlsProcess.c
Intel/CryptoPkg/License.txt

commit 67d42742f8d26402735202112f1adf9c6359def5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 13:49:48 2017 -0700

    517649:[220511085][CFL][MRC] Update BDAT Schema within MrcFillRmtBdatStructure
    
    Due to lack of compatibility for the EvLoader with FSP based BIOS, the decision was made for CFL to publish the MRC RMT results through BDAT Schema.
    
    The BDAT Schema is being updated to Schema 6 for future compatibility with any further functionality for MRC results being published through BDAT (Margin 1D, 2D and/or Bit/Byte level results)
    
    The BDAT Enable is disabled by default, and will need to be enabled through the BIOS Setup menu, or through hardcoded value within the BIOS. Also, the Rank Margin Tool Training step must be enabled to receive the RMT data in BDAT.
    
    Additional Change:
    Re-enable RMT by default within SaSetup, the default was incorrectly set to disabled by default in CL#366235
    
    ---
    

Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcRmtData.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 0357be7132fa4b0d2b865716dc967bc0d1150e3a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 12:09:53 2017 -0700

    517624:1304939270 : [CNL][MRC] LP4 Retraining - device mapping not programmed.
    Teamcity build fix for changelist - 517533.
    
    Changes:
    Programmed the MCMISCS_DeltaDQSDevUseMapChannel{0..3} register-  for each byte in each rank which Device each byte belongs to (0 or 1).
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit 2a1536a206df34f996b4e01f5138e14d8bbf26ae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 11:46:24 2017 -0700

    517616:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 137da2bd8a6164b3d18f11c3a2254bb2b6e58b9f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 09:38:22 2017 -0700

    517533:1304939270 : [CNL][MRC] LP4 Retraining - device mapping not programmed.
    
    Changes:
    Programmed the MCMISCS_DeltaDQSDevUseMapChannel{0..3} register-  for each byte in each rank which Device each byte belongs to (0 or 1).
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit 013e15702efd5409eb58922ad50eaaa00941f24b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 06:54:13 2017 -0700

    DMI ORCE setting should be left at HW default state (disabled).
    
    ---
    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchRcLib/PchDmiRcLib.c

commit 093d49c5335d55492188e3bc358353a746bd5cce
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 06:22:34 2017 -0700

    PmcDisableCf9ResetWithoutResumeWell() function had incorrect implementation
    
    ---    

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c

commit f8bb4e3bd830f62996b7a856af97d9ae3e0bd4fb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 01:28:18 2017 -0700

    517421:1504546071.3: BuildFsp,cmd should work independently without relying on bld.bat or prebuild.bat
    [Solution] Found NASM_PREFIX not defined when directly executing BuildFsp.cmd so added it. Also added more information on default execution conditions.
    
    ---
    

Intel/BuildFsp.cmd

commit b447ad71bc9943b3c1913fd17f317a9795c358d9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 00:54:17 2017 -0700

    517417:[1504509777] Setup menu : Above 4GB MMIO BIOS assignment broken - take2
    
    ---
    

Intel/CannonLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c

commit 600c8626b3a2e3dcaa5e2433c1113937fdca79ce
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 26 00:09:26 2017 -0700

    517406:[1604398952]Questions regarding FSP-M UPD values - some may need clarification, some may get modified
    
    [Description] Updated CHM and PDF as Doxygen file changed by CL#517364
    ---
    

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf

commit 42637a8562165d0ad3e40d04dce76d4c8a588312
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 22:40:08 2017 -0700

    517393:[1504543796] Build time improvement
    
    1. Add a optional parameter "full" for prep.bat, which stands for full build.
    2. Skip BiosKnobData re-generation, UniTool.bat and Asl analyze when the parameter "full" is not present.
    
    ---
    

Intel/CannonLakePlatSamplePkg/PreBuild.sh
Intel/CannonLakePlatSamplePkg/bld.bat
Intel/CannonLakePlatSamplePkg/postbuild.bat
Intel/CannonLakePlatSamplePkg/prebuild.bat
Intel/CannonLakePlatSamplePkg/prep.bat

commit a7fdcd9e003d96ddd9a2521ab7c96db70377a6e9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 22:31:12 2017 -0700

    517389:[HSD-ES] https://hsdes.intel.com/appstore/article/#/1604405064
    [Title] [CNL-U7][CNL-Y7][SECURITY]: BSOD observed while booting with SGX PRMRR values other than default value(32 MB)
    [Issue] Change the PRMRR value from 32 to 64, 128 or 256 and save. Reboot the system to OS and observe issue.
    [RootCause] Tolud/RemapBase/Limit registers are stored to original values when MrcFastBoot disabled.
    [Solution] 1. Remove save/restore Tolud/RemapBase/Limit registers. Those registers will be updated in every boot.
                    2. Revert back MrcFastBoot disabled w/a.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 66671a5e2f6fd7f8f7dffab8398c851aacf50db1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 20:09:03 2017 -0700

    Adding CNVi initialization and configuration additions
    
    ---    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/CnviConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiCnviPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsCnvi.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelper.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperCnl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelperIcl.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibIcl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLibNull/PeiCnviPrivateLibNull.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLibNull/PeiCnviPrivateLibNull.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInterruptAssign.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit a019cd476eacac9ee5a279b0394fcc45b223557a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 19:42:25 2017 -0700

    517364:[1604398952]Questions regarding FSP-M UPD values - some may need clarification, some may get modified
    
    [Description]
    1. Updated DmiGen3RootPortPreset = 8, DmiGen3RxCtlePeaking = 0;
    2. Removed CstateLatencyControl0Irtl as reserved, corrected CstateLatencyControl1Irtl from 0x6B to 0x76.
    ---
    

Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

commit 94095b6b49d9a8769c4d2983370cd657eccc7ab3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 17:49:41 2017 -0700

    517352:[HSD-ES][client_platf][1305242265][cannon_lake]MRC Failure in Late command training on CNL U with DDR4 2R DIMMs at top frequency bins
    https://hsdes.intel.com/appstore/article/#/1305242265
    
    Issue:
    MRC fails LCT with new Micron Engineering samples on CNL U6
    PN: MTA16ATF2G64HZ-3G2EYES ( PC4-3200)
    Both channels and each channel separately on 1867.
    
    Root cause:
      Cache coherency issue between the the trained value of the PI's and the value from shifting the clock.  We eat into the tDQSS and Receive Enable margin.  At 1867 and high frequencies, we fail late command training due to not enough margin.
    
    Solution:
      Instead of relying on the register cache to store the trained value, we need to track this inside the MRC global data structure.  Added parameter for RcvEn, TxDq, and TxDqs.  ShiftDQPIs will use to store the trained value when UpdateHost == FALSE.  GetSet cache will reflect exactly what the register is programmed to.
    
    Other Changes:
      Removed an unused parameter on ShiftCh2Ch: SkipTx.
      Cleaned up ICL comments in MRC interfaces to BIOS as they are now separate platform packages.
      Default MiniBIOS to always read from SPD if DDR4 boards are detected.
      Removed IntControllerOut->TxVref[] as this was only used for LPDDR3 which is no longer POR.
      Removed LPDDR3 code from ShiftPIforCmdTraining()
      Remove Warm Reset Scrubbing message to CSME in DID as this is depracated for CFL.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsPcr.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

commit 762ff8f664a4aebbb92a70edf9171505c1301be9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 11:46:53 2017 -0700

    517221:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 9cd88cecc09d80f4faa9ef406eadf4df2bb544a6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 09:45:47 2017 -0700

    517165:220400529: [MRC] Update Low Supply Enable configuration per MRC HAS 1.0
    
    HSD: https://hsdes.intel.com/appstore/article/#/220400529
    
    Description:
    
    Step-specific instructions:
    ?         CNL C0, CNL-H 6+2 and earlier dies; also true for ICL-A0!
    Due to a bug, CTL and CMD should not enable LowSupEn:
    DdrCrCtlControls1.CTLLowsupEn = 0,
    DdrCrCtlControls1.CKELowsupEn = 0
    DdrCrCompCtl2.CTLLowsupEn = 0
    DdrCrCtlControls1.CMDLowsupEn = 0
    DdrCrCmdControls1.CMDLowsupEn = 0
    DdrCrCompCtl2.CMDLowsupEn = 0
    ?         CNL D0 and 8+2 dies (and for ICL starting w/ B0):
    DdrCrCtlControls1.CKELowsupEn = 0 <- CKE must have keep the levels higher than Vccio
    DdrCrCtlControls1.CTLLowsupEn = 0  // Must follow CKE since they have common COMP
    DdrCrCompCtl2.CTLLowsupEn = 0  // Must follow CKE since they have common COMP
    DdrCrCtlControls1.CMDLowsupEn = 1
    DdrCrCmdControls1.CMDLowsupEn = 1
    DdrCrCompCtl2.CMDLowsupEn = 1
    
    Changes:
    
    Disable low supply enable for C0 and lower steppings in ULT_ULX and P0 and lower settings for Dt/Halo and disable mainly for CTL and CKE.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 71fff153d5d50f9ba042b3433be8345097714df5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 04:10:59 2017 -0700

    517105:[1604416291][Integrate Debug DXE and PEI GOP for CNL/CFL/ICL]
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.fdf
Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCnlDebug.efi

commit ff654c3d9310812817d091e05614eba264796962
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 04:05:30 2017 -0700

    Fix build fail
    
    ---

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit f41aabe9e3bb8f4c7f57e592aa73ed9a7ab250c3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 04:03:50 2017 -0700

    Fix build fail ...
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl

commit 251c83b7071603f3d10391bd768cdb4dc337f938
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 03:30:09 2017 -0700

    517098:

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit f1406e0a7f552dbdca0fddce2e301dda56c52a6e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 03:23:44 2017 -0700

    517097:

Intel/CannonLakeFspBinPkg/Fsp.fd

commit f6de8f7f3c96b098d5da17c2fba230db29fb87f6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 03:22:41 2017 -0700

    Update xHCI initialization and configuration
    
    ---

Intel/CannonLakeSiliconPkg/Include/Register/RegsUsb.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit 3af676dfd36832154c16209d9fda5e3f569af9a9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 03:01:31 2017 -0700

    517094:[HSD-ES] https://hsdes.intel.com/appstore/article/#/1504545417
    [Title] [CNL-Y-LPDDR4X] Disable Bios Guard to workaround EC SAF mode
    [Issue] System hangs when entering setup if platform is EC SAF mode.
    [Solution] This is temporary w/a by disabling BiosGuard for EC SAF mode. Once Bios Guard ACM fixes the issue, it can be reverted back.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c

commit 9ed76b3ec7292705e2f59c8d0fdfdbd52c2018d2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 02:44:42 2017 -0700

    Fix build fail.

    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSelfTestDsdt.asl

commit 2379c427a7002d01ee4ce6ed188221bec1355811
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 01:40:36 2017 -0700

    BIOS should set/clear MSPDRTREQ to enable MPHy SUS power gating at S0x entry and exit based on RTD3 setup option
    
    ---

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit 234a2af1251f123485124794350f1683edf8483f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 01:02:27 2017 -0700

    517058:

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h

commit 281de19692a54db2044b3a991414e175d1775ea4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 00:59:28 2017 -0700

    517056:

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit f28d92124a757de0ba644bf4b49ff2f6d4a75e34
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 00:55:36 2017 -0700

    517051:[1504538308][CNL] Remove unnecessary GUIDs and #ifdef in CannonLakePlatSamplePkg (PlatformNvsArea.h & OemSetup.h)
    
    ---
    

Intel/CannonLakePlatSamplePkg/Include/OemSetup.h
Intel/CannonLakePlatSamplePkg/Include/Protocol/PlatformNvsArea.h

commit 36352316961a581ae7f87cce41f35c9676575132
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 00:33:55 2017 -0700

    517039:[NO HSD] Update BIOS ID V97.1 and FSP/RC version 7.0.8.21
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 6ad54eae9f31a9ef68fe246ee084daf0b67758a4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 25 00:25:16 2017 -0700

    517033:Back out changelist 511588 -- back out this change since side effect [HSDES: 1604402550]
    
    ---
    

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

commit 8d85ecd4c33ee98be11778fa1109524f5d3a4bfa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 21:04:03 2017 -0700

    516976:1604143181 TBT BIOS should support PTM feature
    
    PTM - Precision Time Measurement
    PTM enables coordination of timing across multiple devices with independent local time bases.
    Help devices to determine the relationship between their local time and a PTM Master Time and allowing synchronization across components.
    
    please go to JAMA for detail data and contact
    BC-RQTBC-12477
    BC-RQTBC-13876
    
    ---
    

Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtSmm/TbtSmm.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.uni

commit 505908649bf0cf10d17c4d218285328de8d11030
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 20:07:15 2017 -0700

    516962:[NO HSD] Add Restricted tag to remove ICL information for CPU RC - Part2
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

commit 29be327505f37621d4facbb6b7acf66b7d0e4284
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 18:27:02 2017 -0700

    516950:[NO_HSD] [Ingredient] Integrate CFL U0 patch 0x6E
    
    ---
    

Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 013b93414bf8f7f68b25a6319c50291ce2753219
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 18:25:32 2017 -0700

    516949:[NO_HSD] [Ingredient] Integrate CNL B0 patch 0x22
    
    ---
    

Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf

commit c774665228d0f5e8e53b49b3c2ccd0abb3bad11b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 14:49:43 2017 -0700

    516883:[220281206]Active trip points for DPTF CPU participant are too close together
    
    ---
    

Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl

commit d4a5200d221de008197d506c7ffb41d4bbe68119
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 13:55:16 2017 -0700

    516845:220514108 The _FSL method to set fan speed incorrectly triggers a 0x83 ACPI notification
    
    ---
    

Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl

commit 8dd00f801f9f0b85525c6d75c76193b77a96e3dd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 13:21:42 2017 -0700

    Fix SUT does not enter SLP_S0
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsLpc.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPm.c

commit 4aaede7dfdc5d07339d069fdd09fdb2b09b8d973
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 11:46:40 2017 -0700

    516783:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 599a21a97f67d5c7acf4f36fc618354b3e702cc5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 08:02:07 2017 -0700

    516659:[1604406304][CNL]Enable CLKREQ and apply SI-WA to enable PEG10/60 - correct PEG display issue.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHDdr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

commit 3a4d5d8a1915a71257430fb9bdad0f47fe0fc661
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 03:30:32 2017 -0700

    516626:[1504528182][1-showstopper][root_caused] [CNL U7] PCI Device with yellow bang seen after enabling Debug Consent in BIOS
    
    Keep CPU TraceHub disabled by default, and user need to enable it manually via SETUP when needed.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Setup/DebugSetup.c

commit 08dc4c3a766b724d2e4a55a8b3d85e96cb1ea0f6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 02:18:13 2017 -0700

    516605:[1405877105] [CFL-S TBT TypeC] The reset pin on TR in HW is not configured per spec
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h

commit 0469de2b87f479637cd77b32b2cfa22b2593c2de
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 02:17:11 2017 -0700

    516604:[1604400251][cannon_lake.u_ddr4_il_merged_rails][CNL-U7][PM] Reboot Cycle System hung at 00AD Post code
    
    Pull PCIe x4 slot/M.2 slot for SSD Power/Reset pin ealier in PEI premem phase, reset pin will pull low first, and then pull high in postmem phase for timing
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h

commit ca313fd236f2e6455c7d5dbc8a5238a7b4c0e1a0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 00:23:13 2017 -0700

    516561:[1604398952]Questions regarding FSP-M UPD values - some may need clarification, some may get modified
    
    ---
    

Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

commit 3b3d8ae716f4f8d3f5477fe7167c7f86a8386511
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 00:14:23 2017 -0700

    516556:1305168564 CFL H CNP PCH A1 - AIC TR B0 : failed to wake from S3/4 by USB endpoint (mouse/keyboard) that connected to TBT3
    [Description]
     If PCIe native mode is disabled through BIOS setup options,
      Windows ACPI driver initializes the PM1 enable bits with PCIEXP_WAKE_DIS bit set to 1 provided the flag PCI_EXP_WAK is set in FADT.
      If the FADT flag is not set then Windows will not set the PCIEXP_WAKE_DIS bit.
    
      In summary OS is setting PCIEXP_WAKE_DIS if native PCIe support is disabled.
    
      To mitigate the wake issue bios will clear this bit in case of Sx entry which will allow system to detect any wake event from Add in card."
    
    ---
    

Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c

commit e322d6ded46019e0dfc2577dfe34eb33447562ed
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 24 00:11:30 2017 -0700

    516555:[HSD-ES] https://hsdes.intel.com/appstore/article/#/1504532832
    [title] CNL_U6-Security:SUT hangs at intel logo page after enabling "Enable Tools Interface" option in BIOS.
    [description] This change is temporary w/a by disabling MrcFastBoot to force MRC re-train. This is to meet milestone. The root cause is still under investigated.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr

commit 7c3e528e311f378b19c2b88a6537a9e450ef159b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 22:25:17 2017 -0700

    516528:[220503772] [REGRESSION]CFL-BIOS-CI:Boot order getting changing to EDK Shell as a First Boot order instead of storage devices ;
    [1604404482] Review/Sync all the files of CannonLakePlatSamplePkg\Override folder  to latest the latestst BP1410 (formal release)
    ---
    

Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
Intel/CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmBoot.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmBootDescription.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmConnect.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmConsole.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmDriverHealth.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmHotkey.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmLoadOption.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmMisc.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmPerformance.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/InternalBm.h
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.inf
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.uni
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc

commit 0a1944a96e1311a010b4fe6199fb41a5914f92b3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 22:09:01 2017 -0700

    516525:1604410921 [CFL_H6+2+CNP_PCH] [TBT] Regression : TBT3/TBT2 Device after S3/S4 device re-enumerate
    [Description]
    due to Sx entry command is not sending correctly, while resuming back there is a  re-enumeration.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtSmm/TbtSmm.c

commit fd6cb70a55d4ba77817ca9fa4aba786895843c0b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 20:24:18 2017 -0700

    516512:[1504526921][CNL][Pack FSP version into FSP_INFO HOB, display information in SETUP]
    
    [Description]
    Bugfix for the Silicon package reference of SiPkg.dec instead of SiPkgCnl.dec for both CNL & CFL platform.
    
    ---
    

Intel/CannonLakeFspPkg/Library/FspInfoLib/FspInfoLib.inf

commit f9f8291b62db87798003b22d8bbf531d3a1f40cb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 19:21:00 2017 -0700

    516502:[1504532988][cannon_lake][CNL] Klocwork issues for SA RC based on CNL Release_94_00_240 - Take3
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c

commit 234162a648c5e0068e7bafcf93f21a8e03ca29d3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 15:20:33 2017 -0700

    Fix build error
    
    ---
    

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit c7dc6d2c32b7534eac13437108d9acb67b4afe81
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 12:36:04 2017 -0700

    516486:

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h

commit b563ae1c81531c1734bb3a0745d5b15d56044a01
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 12:33:32 2017 -0700

    516485:

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 242b17c5d45103bde8a57b2c95b91542d78df3ff
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 12:28:27 2017 -0700

    NVs offset update

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 057a792261a8be39d7a9a3697a9a4671badbb788
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 12:02:13 2017 -0700

    516476:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f79ab8bcafd8b284ba2aebff577bed1eeccb1a22
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 12:02:05 2017 -0700

    516475:

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit 4b29bebe40be0c3c61068ccb9f4726074f31e18f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 11:46:14 2017 -0700

    516474:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 4f8ecaf854c0da9539d85f2d963b379a3a0da542
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 10:08:52 2017 -0700

    NVs offset update.

Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspBinPkg/Include/FsptUpd.h
Intel/CannonLakeFspBinPkg/Include/Library/FspInfoLib.h
Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.c
Intel/CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.c
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FsptUpd.h
Intel/CannonLakeFspPkg/Include/Library/FspInfoLib.h
Intel/CannonLakeFspPkg/Library/FspInfoLib/FspInfoLib.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
Intel/CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverClockSmiHandler.c
Intel/CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
Intel/CannonLakePlatSamplePkg/Features/UiApp/BootMaint/Variable.c
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruHci.c
Intel/CannonLakePlatSamplePkg/Setup/Setup.c
Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/IshMsgs.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSata.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgRpCommon.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgRpSsdt.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 14435c47cdf018a1294cb314ba8e1ac11f365565
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 23 03:39:22 2017 -0700

    516458:[NO HSD] Clean up 'ICL' comments and definitions in MRC
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h

commit bc4cc6d4ea9c7364bf997a4e035c27f619bfedc7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Jul 22 11:46:17 2017 -0700

    516425:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 31b21cfc2de3ee319d5d4e29bbaa8cb9eb4ad4b8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 23:40:57 2017 -0700

    [CNL]: Multiple PDT Capsule update support for ISH
    
    

Intel/CannonLakePlatSamplePkg/Include/Library/PdtUpdateLib.h
Intel/CannonLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.c
Intel/CannonLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.inf
Intel/CannonLakeSiliconPkg/Me/Include/IshMsgs.h
Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit 9e1dc124dac3842ccbe792506f767814e013c7fe
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 14:11:55 2017 -0700

    516295:Back out changelist 511350
    
    ---
    

Edk2/UefiCpuPkg/Include/Register/Cpuid.h

commit 790d4f40aa8956c9b217aadcaf15b428ee05ecb4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 12:29:39 2017 -0700

    BIOS should set/clear MSPDRTREQ to enable MPHy SUS power gating at S0x entry and exit based on RTD3 setup option
    
    ---

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit 05295e306f5d182025648f0e4cdc018c40e65263
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 11:46:14 2017 -0700

    516226:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 5ffb1f22a8bb6f2299a5193d9d61006301bb015a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 10:59:16 2017 -0700

    516208:WOPCM programming need to be independent of PAVP feature
    
    https://hsdes.intel.com/appstore/article/#/220248542
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

commit 04f72496b983a8b40403b4f81802afc2781dfb95
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 10:29:11 2017 -0700

    Fix SATA drives not detected with NVME drive in PCIe Slot 1 or Slot 2
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmRstPrivateLib/PeiDxeSmmRstPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchPcieStorageRemapping.c

commit cbef27c37d125f87c22f4ebac5be33ce5109eae9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 02:59:41 2017 -0700

    516130:[1604377891][CFLS62+CNP_PCH][IO Ethernet] SUT is not resuming from S3, S4 using WOL when External PCIe LAN card is used
    [Issue/Feature Description]  PCIE SLOT power can not maintained during S3/S4 hence system can't be waked up by WOL
    [Resolution]  Change GPIO k_10 from PLTRST to Deep reset
    [Impacted Platform] CFL-S
    [Customer visible] YES
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h

commit 978b2d3e70373874f320fd69644f36bae725815a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 21 01:00:44 2017 -0700

    516096:Rollback UefiBootManagerLib and rollback DoxgenRpOverride document
    ---
    

Intel/CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h

commit ac7e84e8e327bdcaaa199720dc80ae9c7cdd5042
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 23:54:47 2017 -0700

    516072:Back out changelist 516008 and only rollback UefiBootManagerLib for side effect issue " CI:Boot order getting changing to EDK Shell as a First Boot order instead of storage devices"
    
    ---
    

Intel/CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.c
Intel/CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.h
Intel/CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciOptionRomSupport.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/XhciReg.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/XhciSched.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruHci.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/Presentation.c
Intel/CannonLakePlatSamplePkg/Override/MdePkg/Library/DxeServicesLib/DxeServicesLib.c
Intel/CannonLakePlatSamplePkg/Override/MdePkg/Library/DxeServicesLib/DxeServicesLib.inf
Intel/CannonLakePlatSamplePkg/Override/MdePkg/Library/DxeServicesLib/DxeServicesLib.uni
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc

commit fd1651506eac94613c77ed83a43ed0cb548724bd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 23:45:11 2017 -0700

    516067:[CFL-S][1604405865] Expose HID event filter driver and HEBC setup option.
    ---
    

Intel/CannonLakePlatSamplePkg/Setup/Advanced.vfr
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr

commit 36c876882b1f4a240ce8c68c6ae34656144d0e99
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 22:25:25 2017 -0700

    516053:[1209831463]Add per-port CTLE override control to PEG policy values
    
    ---
    

Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.uni
Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

commit bad55fc8a165112bbd05aa06ad214d6874a1bb51
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 19:36:24 2017 -0700

    516025:[1504535857][CNL][Klocwork issue for Platform code base on CNL Daily_95_01_236] - Take 2
    
    [Description]
    Fixed algorithm error in CL#514385. Error cause is that return directly without error checking.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.c

commit 8566d99e8d5f2fd5a79a6e6db328db49bb50afcd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 18:53:41 2017 -0700

    516016:[NO HSD] Add Restricted tag to remove ICL information for CPU RC
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

commit d86e3bc1e5b11832d3e844c4549ce1f7e927bc30
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 17:41:55 2017 -0700

    516008:220503772.5: [REGRESSION]CFL-BIOS-CI:Boot order getting changing to EDK Shell as a First Boot order instead of storage devices
    [Solution] This override syncup caused boot order issue so we have to back it out and debug/resubmit it later.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.c
Intel/CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.h
Intel/CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciOptionRomSupport.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/XhciReg.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/XhciSched.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruHci.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmBoot.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmBootDescription.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmConnect.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmConsole.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmDriverHealth.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmHotkey.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmLoadOption.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmMisc.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmPerformance.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/InternalBm.h
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.inf
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/Presentation.c
Intel/CannonLakePlatSamplePkg/Override/MdePkg/Library/DxeServicesLib/DxeServicesLib.c
Intel/CannonLakePlatSamplePkg/Override/MdePkg/Library/DxeServicesLib/DxeServicesLib.inf
Intel/CannonLakePlatSamplePkg/Override/MdePkg/Library/DxeServicesLib/DxeServicesLib.uni
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc

commit b1226c32e51b04c244da33bdf092efc40f99081d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 11:46:08 2017 -0700

    515867:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 5259b26b3debffeb888354fe837123d6777e3d42
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 10:50:18 2017 -0700

    Fix Thunderbolt enumeration is failing with ASPM enabled
    
    ---

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 7020561792875b2306cea3c869fcba694b1e2179
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 20 00:43:53 2017 -0700

    515728:[MRC] Command Voltage Centering Fix, Memory Alias DIMM Capacity check Error Fix, MiniDVP 432 fix
    
    ---
    
    
    Cover the following:
    
    1 - Command Voltage Centering Fails with 1/2 channels populated on LPDDR4 and code clean
    https://hsdes.intel.com/appstore/article/#/220422992
    
    Changes:
    Calculate margin value also with non existing bytes by mistake ... Need to check if Byte is Exist.
    
    2 - Fix Memory Alias DIMM Capacity check Error
    SPD shows capacity for x16 channel, but our channel width is x32. Need Multiply DIMM Capacity by two in LPDDR4.
    
    3- Mini DVP fix for support 432b when channel 0 doesnot exist
    Need to support 432b also if channel 0 does not exist, Need to read SPD for channel 1 in this case

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit a02e857b1aa42912fb2013cf11eb213c86d730cb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 23:36:48 2017 -0700

    515718:[1504538291][CNL] Remove unnecessary platform tags / codes in CannonLakePlatSamplePkg
    
    ---
    

Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
Intel/CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.c
Intel/CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.exe
Intel/CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.h
Intel/CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/CannonLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat

commit dc28d1430db29c355fc54e37f1a936933520915e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 23:09:40 2017 -0700

    515706:[1504538763] Create a Private Library for CpuTraceHub
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/PeiCpuTraceHubLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/PeiSaInitLibFsp.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

commit 9f1b6f45067ed0d35e42c2b9f43580322aaad3af
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 19:01:56 2017 -0700

    515673:[NO_HSD] Extend prep.bat to support FSP Wrapper-only build and FSP Binary-only build.
    
    ---
    

Intel/CannonLakePlatSamplePkg/prep.bat

commit ce791eac306ab02b138e1cd9283cb1ffebb69cb4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 17:04:11 2017 -0700

    515651:[NO_HSD] Extended copyright to 2017 as per RC review feedback.
    
    ---
    

Intel/CannonLakeSiliconPkg/SiPkgPei.dsc

commit 2f1537ef2f21c6090dae17efb1d7c7a66c83c44b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 15:50:11 2017 -0700

    515594:[HSD-ES][client_platf][1209920162][kaby_lake.other][KBL-H][MRC][Non-Target ODT usage model is busted as there is no logic that forces all ranks to go into Self Refresh together]
    https://hsdes.intel.com/appstore/article/#/1209920162
    
    Issue:
     MRC uses Non-Target ODT when the non-target rank goes into self refresh.
     DDR4 spec says there is no termination when the rank is in self refresh.
    
    Solution:
     Change DDR4 ODT Matrix for 1DPC to assert ODT on the target rank.
     This prevents MC from putting the non-target rank into SR, breaking its termination.
     For 2DPC we already use ODT pin on the non-target DIMM.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit 9f212a73db9f9bde794a904287301e1e742d18f2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 14:22:24 2017 -0700

    515545:[HSD-ES][client_platf][220447387]HSTI test failure: PCH Security Configuration when PMC read is unlocked.
    
    Issue:
    The HSTI test failed when PMC_READ_DISABLED is set to Disabled.  After reviewing with PMC IP team and PCH BIOS team the PMC_READ_DISABLED does not need to be locked by the BIOS.  It's up to the OEM to enabled or disable appropriately.
    
    Solution:
    Remove PMC_READ_DISABLED from the HSTI report.
    
    Code collab review: https://fm-codecollab.intel.com/ui#review:id=199062
    
    ---
    

Intel/CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePCHConfiguration.c

commit 78e22bd8e54618a5c5d7a650bcdcc511102f003e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 11:47:00 2017 -0700

    515477:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 73567f70eab2bd78849ed7aab91a327946ad0427
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 07:13:17 2017 -0700

    Add user options for configuring FIVR cfg registers
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/FivrConfig.h

commit 6d0c10b0089e34a64591432f1a918bbbfe3e6619
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 06:02:01 2017 -0700

    515393:[1504538291][cannon_lake][CNL] Remove unnecessary platform tags / codes in CannonLakePlatSamplePkg
    [Solution] Removed IceLakeFeature tags and unnecessary *Icl.inf.
    
    ---
    

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInitPreMem.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.inf

commit 855fd6a8bbff5dbbb5cb7cce373d298976393bc2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 04:33:21 2017 -0700

    515377:[1305213360] [CFL] USBr devices are not recognized on SUT
    
    [Issue description]
    USBr devices doesn't enumerate after KVM or USBr session is initiated
    
    [Resolution]
    BIOS setup was incorrectly saving data in policy. By default it was disabling USBr ports. Changed setup to update port disable state only for nonUSBr ports.
    
    [Impacted Platform]
    CNP-H
    
    ---
    

Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

commit f34a1c1319d7492bc72e1e7752516b869bdd6e0c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 03:37:31 2017 -0700

    515372:[NO HSD] Fixed ASCII issue due to CL515363
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Ipu.asl

commit 2c007655165beec497834917eebb7fd8a899a325
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 03:36:51 2017 -0700

    Provide BIOS control to disable and enable System acceleration with Optane Memory

    ---

Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.uni
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Register/PchRegsSata.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
Intel/CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSata.c

commit 0a215759088e85bbbb2d378e32c5481692ae7ce4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 03:11:24 2017 -0700

    515365:

Intel/CannonLakeFspBinPkg/Fsp.fd

commit 1faa6dc3a35e39652dc047a1c5c15053eb718b16
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 02:56:52 2017 -0700

    515363:[1504540830][Cannonlake] Use _DSM method to pass LTR information from BIOS to IPU driver.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Ipu.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl

commit 3b8748eb0b7a6c932cd9467e01d450b2bf82b90e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 02:46:58 2017 -0700

    515362:

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit d645745cbe5f99eb0e747488dce32456d6ef3005
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 02:13:21 2017 -0700

    515354:[NO HSD] Update FSP/RC to 7.0.7.31
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit d158c05e73f44694d33113517fd04402c8bd01a0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 02:05:30 2017 -0700

    515349:Update BIOS version to V96.02
    
    ---
    

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit a7071fee570333e0c729f0cfd53b0ed29f5fa02a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 19 01:54:24 2017 -0700

    Fix display is not observed after performing warm reset from OS at CNL platform
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

commit 53939cee55bd2d46a926569a80716485ace19811
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 23:14:24 2017 -0700

    515287:[1504538300][CNL] Replace PlatformSmmIoLib in CannonLakePlatSamplePkg with SMM IO Library in core code
    ---
    

Intel/CannonLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtSmm/TbtSmm.inf
Intel/CannonLakePlatSamplePkg/Library/PlatformSmmIoLib/PlatformSmmIo.c
Intel/CannonLakePlatSamplePkg/Library/PlatformSmmIoLib/PlatformSmmIoLib.inf
Intel/CannonLakePlatSamplePkg/Library/PlatformSmmIoLib/PlatformSmmPciIo.c
Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/EcSmi.c
Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/PcieDockSmi.c
Intel/CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc

commit 019462d4254f446d2e134ba49cd2049bab3ca8d1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 21:30:57 2017 -0700

    Add condition check to prevent from overflow of array accessing
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c

commit 0424c6b938072d0961e9ecd54b0c4f5c5d7a1492
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 21:14:14 2017 -0700

    515267:[1209636892] Added reporting of FSP binary version via SMBIOS.
    
    ---
    

Intel/CannonLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
Intel/CannonLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf

commit 0a3b80e5c2f7e1dd78b87905ad7523823236b0b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 12:39:51 2017 -0700

    515055:[HSD-ES][client_platf][1305239850][cannon_lake]Increase GB for RxBias training
    Based on SKL learning - need to increase guard band on power training selection of RxBias (IComp, RComp search) to ensure smooth behavior across temperature corners. Currently guard band is 1, need to increase to 3.
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit 2e0be814b1ecea4b997e5a217f4da15eafec254f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 11:46:19 2017 -0700

    515038:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit c092bd7721559c8d4170d6ceab37162f1db4235b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 10:06:10 2017 -0700

    515009:1209735971  [CNL] DPTF: AC Removal Protection
    ---
    

Intel/CannonLakePlatSamplePkg/EC/Asl/EC.ASL
Intel/CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

commit 158960ae6cfbddb4e059f0fdad09fb635a86af0a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 04:01:05 2017 -0700

    514933:[CFL/CNL][1604392890] Enable all ACPI buttons  support for CFL/CNL
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

commit 48acc5ffd6e7fc29b4cb724e9bb03bb766e03003
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 02:39:57 2017 -0700

    Add condition check to prevent from overflow of array accessing
    
    ---

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit 25ac94c49d1b7ab609a8f6fb6a9089531b33b131
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 02:18:57 2017 -0700

    eMMC  OCP Clock Gating Enable to be set to 1 but set to 0 only on CNL PCH
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchScs.c

commit df8d5d3f75e5e599b17b84d4258e00ce34a2044f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 01:17:17 2017 -0700

    514897:Merging CL511091 from 2016_Kabylake to 2017_CannonLake, [220468588][coffee_lake][CNL/CFL] BIOS specifies incorrect frequency for SLP_S0 residency counter in ACPI LPIT table
    
    ---
    

Intel/CannonLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c

commit 1be848d648b27917d485b357f8c75eb5e90c9d64
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 00:59:03 2017 -0700

    514894:

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit a7e285b5025f058c2cc9d87285335d1772f736df
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 00:52:49 2017 -0700

    514893:

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h

commit 8d1ba18fd5f9b9692460fdddffdf466d10cf6159
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 18 00:50:30 2017 -0700

    514892:[NO HSD] Update BIOS ID 96.1
    
    ---
    

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit af49c6cd5acace7b649b9e1bafbaa57ccc687b1a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 23:57:58 2017 -0700

    Program new recipe to enable DMI x8
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchDmi15.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

commit 5166ebd6c5fc6fdb4479cf7ad34cf71aa23b48f7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 23:13:51 2017 -0700

    514862:[1604406304][CNL]Enable CLKREQ and apply SI-WA to enable PEG10/60
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHDdr4.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/Library/SaPcieInitLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PciExpressInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.inf

commit 0715e4efcd2fecbc2a8710b8eabafdd31e8ee8ae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 13:32:17 2017 -0700

    514631:[NO_HSD] [Ingredient] Integrate CNL C0 patch 0xE
    
    ---
    

Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf

commit e5b361c1da72a0d60479ae270fd991fe72ff5ad5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 13:30:50 2017 -0700

    514628:[220486118] Fixed incorrect TXT ACM version # in SMBIOS.
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Include/Private/Library/TxtPeiLib.h
Intel/CannonLakeSiliconPkg/Cpu/Include/TxtInfoHob.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c
Intel/CannonLakeSiliconPkg/Include/SiFvi.h
Intel/CannonLakeSiliconPkg/Library/Private/PeiSiFviInitLib/PeiSiFvi.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiSiFviInitLib/PeiSiFviInitLib.inf

commit 04249e71212c8819437462ec4ede7d6bd5315b80
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 11:46:22 2017 -0700

    514608:

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 4970c9c63f0cb0deb3b7c5f1626c4da475f111d0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 09:22:19 2017 -0700

    Add HSIO Chipsetinit Version 3 for CNP-LP B1
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioBx.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioBx.c

commit 6b13977580c259bded04681c571b0bf22c4722a1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 02:59:50 2017 -0700

    514462:[1604398952]Questions regarding FSP-M UPD values - some may need clarification, some may get modified
    [Description] Corrected RefClk UPD default value to 0 (133MHz) and removed AUTO option in Setup.
    
    ---
    

Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
Intel/CannonLakePlatSamplePkg/Setup/SaSetup.hfr

commit f40ce4e84dc8b7fbfec7a5542d9934c916849f27
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 02:02:21 2017 -0700

    514448:[1504529481] [CNL][ICL] Clean up OsProfile related code
    
    ---
    

Intel/CannonLakePlatSamplePkg/Setup/Advanced.vfr

commit 246f88ef94a3247676efa560bf4364e9cb4be451
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 17 00:27:31 2017 -0700

    514435:1504537252.2: [CFLFSP]: Wrong description in CannonLakeFspPkg\FspDescription\FspDescription.txt which still referring Skylake Processor info.
    [Solution] Updated product string in txt.
    
    ---
    

Intel/CannonLakeFspPkg/FspDescription/FspDescription.txt

commit cfbe76eb4a4fd696d3d93781b7df48b5a435befa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 23:22:46 2017 -0700

    514426:[1604403228] CFL S - Reconfigure EC PECI temperature Read in Connected / Modern Standby.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr

commit 7e0aa806b71866383199fdf25fe9255c66c5f891
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 23:22:31 2017 -0700

    BIOS should set/clear MSPDRTREQ to enable MPHy SUS power gating at S0x entry and exit based on RTD3 setup option
    
    ---

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit 907271e37b36c3ceb873142f2376b966246c9e5f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 23:14:56 2017 -0700

    BIOS should set/clear MSPDRTREQ to enable MPHy SUS power gating at S0x entry and exit based on RTD3 setup option
    
    ---

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

commit b37e0f6e09d1b7e93473004b602aee48ebfa042b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 23:08:27 2017 -0700

    514418:[CNL/CFL][1604405865] Add HID driver support for CFL-S
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr

commit dc9dd1c66c79671953073e5fa5b722d44bf8eb86
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 20:53:10 2017 -0700

    Check and update Pch registers in BaseResetSystemLib
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c

commit 16a7f227bb2a8bc27c2921675dd2fe320e94813f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 20:04:15 2017 -0700

    514385:[1504535857][[CNL] Klocwork issues for Platform code base on CNL Daily_95_01_236]
    
    [Description]
    Fixed Klocwork error in CannonLakePlatSamplePkg directory.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.c

commit 4ca39be4904d88c24ee3a65809d00f89cf9be29c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 19:10:22 2017 -0700

    514372:[1504532988][cannon_lake][CNL] Klocwork issues for SA RC based on CNL Release_94_00_240 - Take2
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c

commit 39a2bf490e2bf2d1d7121066029c659f21f1134a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 12:02:40 2017 -0700

    NVs offset update

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
Intel/CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 9335aeaf1c949890bd283296ec393f5c46a27c44
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 12:02:11 2017 -0700

    514347:

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 821334a611bfb56e4191be685b63951dcf7a04b0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 12:02:01 2017 -0700

    514346:

Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

commit cfa0ece43fbf95e6f09cf2137393b8e7245e1ecb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 12:02:01 2017 -0700

    514344:

Intel/CannonLakeFspBinPkg/Fsp.bsf
Intel/CannonLakeFspBinPkg/Fsp.fd
Intel/CannonLakeFspBinPkg/Include/FspmUpd.h
Intel/CannonLakeFspBinPkg/Include/FspsUpd.h
Intel/CannonLakeFspPkg/Include/FspmUpd.h
Intel/CannonLakeFspPkg/Include/FspsUpd.h

commit 750ef26984ebf3e185cbfd42f697eac1683e86ad
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 07:40:46 2017 -0700

    514336:[NO HSD] Update FSP/RC IDs to 7.0.7.10
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 192fd08918cd1c6a4577935d1d5accf28b606997
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 01:54:50 2017 -0700

    514326:[NO HSD] Set CFL_SIMICS to be Restricted
    
    ---
    

Intel/CannonLakePlatSamplePkg/prep.bat
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 04e621bc526bd88071f41cac1b5e2ce969d70914
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Jul 16 00:06:42 2017 -0700

    514324:[MRC] Enable back PPD for LPDDR4 and disable ReTraining for B step units
    
    ---
    
    
    Cover the following HSD's
    - Enable back PPD for LPDDR4
      https://hsdes.intel.com/appstore/article/#/1305201628
    
    Changes:
    - Enable back PPD for all LPDDR4 while disable ReTraining for Y4, (HW issue with CpuSteeping<=1)

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

commit d5f9a49b45b030fd1b0bb8a12a521c0f68565a31
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 17:34:58 2017 -0700

    514256:[MRC] Enable RxDqs P/N Training
    https://hsdes.intel.com/appstore/article/#/220419755
    
    Silicon bug was found where the inputs to P and N strobes are flipped.
    
    Re-enable the RxDqs P/N Training, and handle the strobe inversion in HAL.
    
    Other Changes:
      Revert the TxFifo Changes from previous checkin regarding MaxDec Calculation.
        Need more testing with LP4.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit d9d2328b9da11619747798f80772340342f7a0b4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 16:39:56 2017 -0700

    514232:[HSD#1604387872]: Request#2 [PM] BIOS support to enable PEP constrain on Gbe.
    Description: We need to expose D3 PEP constrain for GBe on the below paltform
    We would like it available on all platforms regardless of SKU (CNL/CFL, S/H/U/Y?).
    
    Code Review: https://fm-codecollab.intel.com/ui#review:id=198454.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.uni

commit 0112508da4590f22a3e7079ac227845407ab11e1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 15:00:57 2017 -0700

    514181:[MRC] CNL - Rank ovr and Rank Val are not programmed for basic training steps
    https://hsdes.intel.com/appstore/article/#/220403960
    
    Issue:
      Rank override CR's are not programmed in basic training steps.
      Failing case observed:  fail in sense amp offset training when only ranks 2/3 are populated.
    
    Changes:
      SenseAmpOffsetTraining() will look for the first populated rank in the system.  It will use this rank for the RankOverrideVal when setitng RankOverrideEn.
      Added RankOverrideEn and RankOverrideVal into ReadMprTraining()
    
    Other bug fix:
      Fixed a bug in Write Leveling Flyby where the TxFifo pointer separation is not maintained.
      Disabled WriteDriveStrengthUpDn training due to a Divide by 0 exception.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit c07a1e966f169c5b7c4f7ece93a64531d65c01e9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 14:32:07 2017 -0700

    514168:[CNL][MRC] BIOS Hangs with MRC failure when Scrubber is executed on LPDDR4
    https://hsdes.intel.com/appstore/article/#/220451670
    
    Issue:
      MRC Scrubber detects test errors when executing on LPDDR4.  This returns Error to the call table and then returns error to PEI Core and hangs with assert.
    
    Root Cause:
      Because  we enable refresh FSM, MC initiates DqsOscillator which requires a MR read.  This leads to REUT thinking it has an error even though it only is sending Writes.
    
    Solution:
      Ignore CPGC error status for ECC scrubber.
    
    Fixes pulled in from ICL:
      Disable RTT_WR during JEDEC Write Leveling.
      Use Io[Write,Read]16 when setting MRC failure indication to the post code so it doesn't come up as 0xDD80.
      Remove some loops in ReadMprTraining and use GetSet multicast.
      Update to Stub and CTE to return a remaindor in U64DivU64.
      Fix the _HSH for DqOdtUpDnOff so it properly identifies as a signed field.
      SetDimmParamValue() is switched to use MrcWriteMRS() for DDR4 since it passes a Rank array instead of a DIMM array.
      ChannelEHash should only be set if all 4 channels are present.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Cannonlake/MrcMcRegisterCnl1xxx.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

commit 6a03d0585159c20d598d184eda2ad2778c322579
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 03:56:37 2017 -0700

    Fixed HECI Interrupt Delivery Mode(HIDM) Lock check Failure.
    

Intel/CannonLakeSiliconPkg/Me/Include/MeChipset.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c

commit d785b6b846b8cca00781bb64c269564d68172b62
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 03:45:30 2017 -0700

    513973:[CNL/CFL] Support HID event filter driver for CNL/CFL mobile sku.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr

commit 84fd3e4d283c115eeba0ae7228315e0ad8e085ed
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 02:48:16 2017 -0700

    Fix all PMC messages sent from ASL fail
    
    ---

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

commit 1ba91c14c07e304633686e01cffab98b6860d41c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 01:24:14 2017 -0700

    513946:[1405874729][CFL-H] I2C Touch panel needs to be moved under I2C3 for CFL-H
    
    ---
    

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.hfr

commit ddf5042daa50e68a46d89e84bea88bf210ef4d3e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 00:56:32 2017 -0700

    513939:[1504532988][cannon_lake][CNL] Klocwork issues for SA RC based on CNL Release_94_00_240
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c

commit 2ea63e223b044bc5cacda392d3d93ca337fe1031
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 00:40:54 2017 -0700

    513937:Merged from KBL [1406248060] CFL BIOS OC: Realtime Memory XTU control ID support
    
    ---
    

Intel/CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c

commit 7c47fd98f911b453ce2da958ee89681589d75b60
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Jul 14 00:14:32 2017 -0700

    513926:[CFL-H/S-A1-PO] Finger Print Sensor not functional on CFL-H Platform
    https://hsdes.intel.com/appstore/article/#/1406218196
    ---
    

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
Intel/CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
Intel/CannonLakePlatSamplePkg/Setup/PchSetup.hfr

commit 490f315068f8baeba959044e7a6424507212458a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 23:53:35 2017 -0700

    513923:[1604404482] Review/Sync all the files of CannonLakePlatSamplePkgOverride folder  to latest the latestst BP1410 (formal release)
    
    ---
    

Intel/CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.c
Intel/CannonLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.h
Intel/CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciOptionRomSupport.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/XhciReg.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/XhciSched.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruHci.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmBoot.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmBootDescription.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmConnect.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmConsole.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmDriverHealth.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmHotkey.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmLoadOption.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmMisc.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/BmPerformance.c
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/InternalBm.h
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.inf
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Library/UefiBootManagerLib/UefiBootManagerLib.uni
Intel/CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/SetupBrowserDxe/Presentation.c
Intel/CannonLakePlatSamplePkg/Override/MdePkg/Library/DxeServicesLib/DxeServicesLib.c
Intel/CannonLakePlatSamplePkg/Override/MdePkg/Library/DxeServicesLib/DxeServicesLib.inf
Intel/CannonLakePlatSamplePkg/Override/MdePkg/Library/DxeServicesLib/DxeServicesLib.uni
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc

commit 350f2dc5ba9e0813867b0cc75f4ca596aaca0e13
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 23:23:27 2017 -0700

    513919:[1805295713][cAVS] iDisplay Audio Codec verbtable shall be installed in Soundwire mode
    [Description]
    Install iDisplay codec verbtable in all Audio modes and link configurations.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

commit 1e5835467ee2f45b45864858ce2a4e69d18ddc23
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 22:34:08 2017 -0700

    The ICC support was defined in PCH BS instead of CSME FAS.
    
    

Intel/CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit 3bf2e8e8e4e2fc13e9afa01a906946fea3c975d7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 22:26:31 2017 -0700

    513909:[1504526921][CNL][Pack FSP version into FSP_INFO HOB, display information in SETUP]
    
    [Description]
    Update the function to show FSP and RC version and Build Date information on debug message and setup menu.
    
    ---
    

Intel/CannonLakeFspBinPkg/CannonLakeFspBinPkg.dec
Intel/CannonLakeFspBinPkg/Include/Library/FspInfoLib.h
Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.c
Intel/CannonLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.inf
Intel/CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.c
Intel/CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
Intel/CannonLakeFspPkg/Include/Library/FspInfoLib.h
Intel/CannonLakeFspPkg/Library/FspInfoLib/FspInfoLib.c
Intel/CannonLakeFspPkg/Library/FspInfoLib/FspInfoLib.inf
Intel/CannonLakePlatSamplePkg/Setup/Main.vfr
Intel/CannonLakePlatSamplePkg/Setup/Setup.c
Intel/CannonLakePlatSamplePkg/Setup/Setup.inf
Intel/CannonLakePlatSamplePkg/Setup/Setup.uni

commit bd7f0c4c2674fdb0100107b7ab78d50c61ed67bb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 19:19:37 2017 -0700

    Update ME content for RC review.
    
    

Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

commit 7529dcb69e9fd2b8cb76598732b9869701c34385
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 15:02:04 2017 -0700

    513760:Backout change list 513708.
    304939270 : [CNL][MRC] LP4 Retraining - device mapping not programmed. -  Partial check-in.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit 32266152d89468d87aed2d2b0e71a4de3e413a77
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 14:50:45 2017 -0700

    513751:[NO_HSD] [Ingredient] Integrate CNL P0 patch 0x04
    
    ---
    

Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 85f74ad83882faee0f3800bbdf64b4958236f657
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 13:46:40 2017 -0700

    513727:[HSD-ES][client_platf][1305172520][CNL] SGX seal/unseal across S4 is failing
    [Issue/Feature Description]
    Running power tests using the FVT tool on Windows 10, we see that the seal/unseal S4 test is failing.
    [Resolution]
    -Update Non-production worthy BIOS Guard SE SVN to 0x0
    [Impacted Platform]
    All
    [Customer visible]
    No
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Include/BiosGuard.h

commit 4532064cb82af104c04c21f988e2420e1e61db88
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 12:45:52 2017 -0700

    513708:1304939270 : [CNL][MRC] LP4 Retraining - device mapping not programmed. -  Partial check-in.
    
    Changes:
    Programmed the MCMISCS_DeltaDQSDevUseMapChannel{0..3} register-  for each byte in each rank which Device each byte belongs to (0 or 1).
    
    Note: This check-in is related to 507807 . In this check-in writing zero into the DELTADQSDEVUSEMAP register.
    After issue is root caused we write the exact value
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

commit 461527f1a3766f6ac999a1949952fd0252ca2263
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 05:37:20 2017 -0700

    513596:[1504535588][CFL/CNL] Clean ICL code in ACPI Platform for RC v7.0.6.11 draft review
    
    ---
    

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h

commit d7844a8b7db9cf14358fc5587c80b34839a6c288
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 05:07:29 2017 -0700

    513594:[NO_HSD] Reverted old IpClean build step whcih was used for removing ICL specific code from CNL code base.
    
    ---
    

Intel/CannonLakePlatSamplePkg/prep.bat

commit 0931c79517b12ddf7b1513602cdd3bcd0bbeb58a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 02:50:39 2017 -0700

    Update PCH definition comments for RC change history
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h

commit 3a98ee95d0252074b88f2f648b965af595ec81be
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Jul 13 01:17:23 2017 -0700

    513554:[1604398952]Questions regarding FSP-M UPD values - some may need clarification, some may get modified
    
    [Description]
    Phase2: Sync up CNL/CFL setup defaults to Upd.dsc files and update FSP Doxygen file.
    ---
    

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakeFspPkg/Upd/FspmUpd.dsc
Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc

commit c0db01a4d558318d0e47c9745bf3ce389709c5b8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 16:25:00 2017 -0700

    513415:[hsdes] 1504493656 [title] Chrome Req ICL/CNL RCR:FSP may need to load ucode on all Aps if SkipMPInit=0
    [description] Set PcdCpuMicrocodePatchAddress and RegionSize from UPDs.
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dsc
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
Intel/CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf

commit f7faaf6c2a18088ce9bcb40f022fff7c03e7b2ec
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 14:10:00 2017 -0700

    513364:[hsdes] 1406249945 [title] [CNL FSP]SkipMpInit function didn't cover all the steps
    [description] Add missing SkipMpInit check
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

commit 6fb23adcd572419a34d89cdd53dd5963b7cab51c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 11:19:28 2017 -0700

    513320:[HSDES] 220448945
    [Title] Remove Tcg2Smm override added for HSD 1604351459
    [Description]
    BIOS WA was added in Tcg2Smm.c to WA the silicon issue that TPM MMIO space is blocked by SPI controller.
    Now, the silicon issue has been mitigated by adding WA in CSME Fw 12.0.0.1004 (related CSME HSD https://hsdes.intel.com/appstore/article/#/220284502)
    
    As 12.0.0.1004 CSME fw has been released and added as part of IFWI, BIOS WA can be removed.
    ---
    

Intel/CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.c
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.h
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.inf
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.uni
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2SmmExtra.uni
Intel/CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tpm.asl
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf

commit 008d23256f5e4b86f87d310f1d03001544dca230
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 05:26:13 2017 -0700

    513226:Back out changelist 513208 which break ICL external builds
    
    ---
    

Intel/BuildFsp.cmd
Intel/BuildFsp.sh

commit b1422d367745b93a8c10485af854369916d22ab0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 04:08:47 2017 -0700

    513215:[HSD-ES][client_platf][220426905][coffee_lake.u_lpddr3_rvp][CFL][BIOS] Add BIOS ACPI PEP constraint for CSME D0/F1
    
    ---
    

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr

commit f7fa1bd27b73b8bcfcc51f788751a301f5863c44
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 03:52:02 2017 -0700

    513210:[NO HSD] Update format of ChangeList.h for Doxygen and add Restricted tag to remove ICL information for CPU RC
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

commit 5f48071a5f1c2a1e234a3b9ff0c673c4a3cd1d13
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 03:33:56 2017 -0700

    513208:[NO HSD] Add Restricted tags to remove ICL/LKF project in BuildFsp batch file
    
    ---
    

Intel/BuildFsp.cmd
Intel/BuildFsp.sh

commit eb019fff984a408252de9518f37bf0793b13753f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 03:27:14 2017 -0700

    513202:[1305203200] - Remove SV restricted tags in CpuPowerMgmtBasicConfig.h
    
    ---
    

Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h

commit bbce3df5592f8dc16d5732826593e95545f3b0e0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 03:09:29 2017 -0700

    513198:[NoHSD] Update: CpuId for CFL S 4+2
    MRC Updates reverted back
    ---
    

Intel/CannonLakePlatSamplePkg/Setup/CpuSetup.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

commit 5a7db71c9af95291e932782993e3de806f3b0ae4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Jul 12 02:00:25 2017 -0700

    Fix MMIO resource of serialIO devices incorrect when accessing above 4G 
    
    ---

Intel/CannonLakeSiliconPkg/Include/PcieRegs.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

commit 94ca298e8975aa79f907eee609e95a0e34849bdc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 23:29:24 2017 -0700

    513133:[1504534032][cannon_lake][CNL] Only show the number DTBT controllers that board supported in SETUP menu
    
    1. Create PCD for TBT number in PlatformPkg.
    2. Update the PCD value to SETUP variable.
    3. Show the number of TBT the board supported in SETUP menu.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/PlatformPkg.dec
Intel/CannonLakePlatSamplePkg/Setup/Setup.c
Intel/CannonLakePlatSamplePkg/Setup/Setup.inf
Intel/CannonLakePlatSamplePkg/Setup/TbtSetup.hfr

commit 778b3be0e514116040b8994ce8f339aed90c0ede
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 22:15:17 2017 -0700

    513119:[1604369744] : [[CNL] Refactor CannonLakeSiliconPkg\SystemAgent\SaInit\Dxe\SwitchableGraphicsInit.C]
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgAcpiTablesPch.inf
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgDgpuPch.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgRpCommon.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgRpSsdt.asl
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SwitchableGraphics/Pch/SgUlx.asl
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SwitchableGraphicsInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SwitchableGraphicsInit.h

commit c54ed9d529e9647c8fbc91ea1197f260eda1bcd3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 21:46:00 2017 -0700

    513110:1504510851 [CNL] Klocwork issues for Platform code base on CNL Release_88_00_229 - TbtSmm.c
    
    [Klocwork issue from CL 500237]
    C:\TCWork\CL_CNL_Release88_00_229\Intel\CannonLakePlatSamplePkg\Features\Tbt\TbtSmm\TbtSmm.c (Daily_88_00_223)
    
    Line 338: 'Data32' might be used uninitialized in this function.
    
    ---
    

Intel/CannonLakePlatSamplePkg/Features/Tbt/TbtSmm/TbtSmm.c

commit 760629c9440ef77424a4da613ae54ed03e51c688
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 20:39:24 2017 -0700

    513097:[1504533647][CFL] Add CFL-H mDVP platform support
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h

commit 5b2a41496efeb1428ee76294c1f7b26eac99c815
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 14:50:17 2017 -0700

    513005:[1604358622] Updating comments based on code review feedback for [1604358622] [CFL-S [PM] BIOS configuration needed for PS_ON (https://hsdes.intel.com/appstore/article/#/1604358622)
    ---
    

Intel/CannonLakeFspPkg/Upd/FspsUpd.dsc
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h

commit e1ace5f8e89923d8e826ed624696ff488ecacce4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 11:51:49 2017 -0700

    512951:Merging KBL change 220403747 - [Capsule]Windows driver signing failed with Capsule .inf file.
    
    [Description]Changed the comment delimiter to ; from #. No BIOS functionality impact. No source code change. This is needed for MS driver signing process.
    
    ---
    

Intel/CannonLakePlatSamplePkg/CapsuleUpdateConfig/BiosUpdate.inf

commit 26d216f6aa0eeb465cb7f3b87abcc8666313282a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 08:47:33 2017 -0700

    512876:[1604396728][coffee_lake.h_ddr4_rvp][CFL_H62]The Sensor Temperature are not getting reflected properly in BIOS setup , but in TAT and DPTF UI , the sensor temp are properly getting displayed.
    
    [Title] [1604396728][coffee_lake.h_ddr4_rvp][CFL_H62]The Sensor Temperature are not getting reflected properly in BIOS setup , but in TAT and DPTF UI , the sensor temp are properly getting displayed
    [Issue/Feature Description]  The Sensor Temperature are not getting reflected properly in BIOS setup.
    [Resolution]  The CNL onwards the value have moved from 8 to 16 bit. Updated the code to read 16 bit and update the BIOS setup menu with it.
    [Impacted Platform]  ALL
    [Customer visible] (YES)
    
    ---
    

Intel/CannonLakePlatSamplePkg/Setup/EcSetup.c

commit 6a518b7c948083e371c135be0ab43fb6f89c0807
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 07:58:34 2017 -0700

    512871:[MRC] DdrMiscControl 1 & 2 are misprogrammed when only 1 channel is populated on DDR4
    
    ---
    
    
    Cover the following HSD:
    1305212385 : DdrMiscControl 1 & 2 are misprogrammed when only 1 channel is populated on DDR4
    https://hsdes.intel.com/appstore/article/#/1305212385
    
    Change:
    WriteMAX value to rx_analogen_grace_cnt also when channel 1 does not exist.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit f2484ebbaa9e7798197403b33e8a11283ac2d75d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 04:19:49 2017 -0700

    512852:[1504533413] : [CFL - H : Power enable Active Info GPIO needs to corrected]
    
    ---
    

Intel/CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

commit d3fdd7838729ac1e4c22f3dd9e448745f30c4b0e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 02:24:29 2017 -0700

    Fix Display Audio Codec is not enumerating at CNL platform
    
    ---

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c

commit 905c07937990f9309c13ade2405c6691651169a9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 02:20:20 2017 -0700

    Restructured Rtd3 code for SATA and NVMe devices
    
    ---

Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/RTD3RstRaid.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3RstRemap.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Sata.asl
Intel/CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl
Intel/CannonLakePlatSamplePkg/Include/SetupVariable.h
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl

commit 5d528612995864de3a03ac6ec7dd1e386695d985
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Jul 11 02:04:39 2017 -0700

    512833:[1805151868] Remove AMT Support
    [Description] Remove AMT Support
    [Solution]  Remove unused AMT functions and modules.  Disable AMT in runtime (most cases)
    ---
    

Intel/CannonLakeFspPkg/FspInit/Pei/FspInit.c
Intel/CannonLakePlatSamplePkg/Features/Amt/AmtSetupDxe/AmtSetup.c
Intel/CannonLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MeSmbiosDataTable.c
Intel/CannonLakePlatSamplePkg/Features/UiApp/FrontPage.c
Intel/CannonLakePlatSamplePkg/Library/BaseAmtWrapperLibNull/BaseAmtWrapperLibNull.c
Intel/CannonLakePlatSamplePkg/Library/BaseAmtWrapperLibNull/BaseAmtWrapperLibNull.inf
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.h
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLibCsm.inf
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLibCsm.inf
Intel/CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiAmtPolicyBoardConfig.c
Intel/CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
Intel/CannonLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PolicyInitDxe.inf
Intel/CannonLakePlatSamplePkg/PlatformPkg.dsc
Intel/CannonLakePlatSamplePkg/PlatformPkg.fdf
Intel/CannonLakePlatSamplePkg/Setup/InitStringList.h
Intel/CannonLakePlatSamplePkg/Setup/MeSetup.hfr
Intel/CannonLakePlatSamplePkg/Setup/MeSetup.uni

commit 882b6f296685e6c3b96b686f815b874486d98833
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 14:05:31 2017 -0700

    512654:22096608 : [MRC] Depracate CmdTriStateDis from CNL onwards
    
    Description :
    Based on the IP changes, Command Tristate must be enabled always in functional mode.
    
    Remove all input control for CmdTriStateDis in CNL MRC.
    Keep the spot in MrcInterface.h marked as reserved to keep alignment with CFL.
    
    Changes:
    removed the Command tristate enable / disable option from CNL code and enabling the command tristate allways after training.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit b382ffdcb83296087ae589818f1d4f7dd5a49bb7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 13:36:44 2017 -0700

    512648:1208856863 : [CNL][MRC] Update CAPID0_B.PLL_REF100_CFG code based on design description update
    
    Description :
    Currently MRC is limiting the ratio of the 100 PLL based on the old description.  This limits the frequency to 2600 MHz.
    
    MRC should check PLL_REF100_CFG to determine if we should allow 100MHz PLL,  Then it should use the MAX_F_ fuses to limit the ratio of PLL 100 as with PLL 133.
    If we are in Overclocking mode, our limit should be that of hardware 5866 MHz.
    
    PLL 100 is not POR, and an OC feature.  Thus the priority of this is low.
    
    Changes:
    PLL_REF100_CFG considered as bollean instead of Max frequency capable values. PLL 100 or PLL 133 ratio or frequencies considering from the MAX_F values.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit a6a3c27d3a4df4196e827462f326c11f4ad227cd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 13:22:38 2017 -0700

    512646:Back out changelist 512602
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

commit a6c9baf5843367827613dae97a81ec47bbfc1ecd
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 13:20:53 2017 -0700

    512645:Back out changelist 512631
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit f3a1f7829c44eb28730f05ec595b965e3c9781a4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 12:49:58 2017 -0700

    512631:22096608 : [MRC] Depracate CmdTriStateDis from CNL onwards
    
    Description :
    Based on the IP changes, Command Tristate must be enabled always in functional mode.
    
    Remove all input control for CmdTriStateDis in CNL MRC.
    Keep the spot in MrcInterface.h marked as reserved to keep alignment with CFL.
    
    Changes:
    removed the Command tristate enable / disable option from CNL code and enabling the command tristate allways after training.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 1b637b6e8aa8b268286840e56a9172ffd1ea1ceb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 11:31:19 2017 -0700

    512602:1208856863 : [CNL][MRC] Update CAPID0_B.PLL_REF100_CFG code based on design description update
    
    Description :
    Currently MRC is limiting the ratio of the 100 PLL based on the old description.  This limits the frequency to 2600 MHz.
    
    MRC should check PLL_REF100_CFG to determine if we should allow 100MHz PLL,  Then it should use the MAX_F_ fuses to limit the ratio of PLL 100 as with PLL 133.
    If we are in Overclocking mode, our limit should be that of hardware 5866 MHz.
    
    PLL 100 is not POR, and an OC feature.  Thus the priority of this is low.
    
    Changes:
    PLL_REF100_CFG considered as bollean instead of Max frequency capable values. PLL 100 or PLL 133 ratio or frequencies considering from the MAX_F values.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

commit 73b43336af2bd934cd7a55e5e7fd9f68e7197ab5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 07:30:31 2017 -0700

    512535:

Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
Intel/CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
Intel/CannonLakePlatSamplePkg/Docs/PlatApi.chm
Intel/CannonLakeSiliconPkg/Docs/SiPkgApi.chm

commit 23e5b78cf9378c36e56f1db84dd96435ab8b7924
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 07:13:10 2017 -0700

    512528:

Intel/CannonLakeFspBinPkg/Fsp.fd

commit c9d60f4613613d583d968c30da6cd18a66568855
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Jul 10 07:04:14 2017 -0700

    512526:[NO HSD] Update BIOS ID to V95.01 and FSP/RC IDs to 7.0.6.11
    
    ---
    

Intel/CannonLakeFspPkg/CannonLakeFspPkg.dec
Intel/CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
