// Seed: 4062025769
module module_0 (
    input tri1 id_0
);
  bit id_2 = id_2, id_3;
  integer id_4 (1);
  wire id_5;
  always id_3 <= 1'b0 % -1;
  tri id_6, id_7, id_8 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input wand id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    input logic id_6,
    input tri1 id_7,
    input wor id_8
);
  always id_1 <= id_6;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  wire id_10, id_11;
endmodule
