Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/parallels/Desktop/Parallels Shared Folders/Dropbox/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system.qsys" --block-symbol-file --output-directory="/home/parallels/Desktop/Parallels Shared Folders/Dropbox/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading MyLT24_Hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding ILC [interrupt_latency_counter 17.1]
Progress: Parameterizing module ILC
Progress: Adding LT24_ADC_BUSY [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_ADC_BUSY
Progress: Adding LT24_ADC_IRQ_N [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_ADC_IRQ_N
Progress: Adding LT24_ADC_SPI [altera_avalon_spi 17.1]
Progress: Parameterizing module LT24_ADC_SPI
Progress: Adding LT24_D [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_D
Progress: Adding LT24_RESET_N [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_RESET_N
Progress: Adding LT24_RS [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_RS
Progress: Adding LT24_WR_N [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_WR_N
Progress: Adding button_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 17.1]
Progress: Parameterizing module f2sdram_only_master
Progress: Adding fpga_only_master [altera_jtag_avalon_master 17.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 17.1]
Progress: Parameterizing module hps_only_master
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module led_pio
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 17.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.LT24_ADC_BUSY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.LT24_ADC_IRQ_N: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.LT24_ADC_SPI: Interrupt sender LT24_ADC_SPI.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/parallels/Desktop/Parallels Shared Folders/Dropbox/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system.qsys" --synthesis=VERILOG --output-directory="/home/parallels/Desktop/Parallels Shared Folders/Dropbox/MesProjets/DE10-Nano/MyApps/MyLT24/MyLT24_Hardware/soc_system/synthesis" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading MyLT24_Hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding ILC [interrupt_latency_counter 17.1]
Progress: Parameterizing module ILC
Progress: Adding LT24_ADC_BUSY [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_ADC_BUSY
Progress: Adding LT24_ADC_IRQ_N [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_ADC_IRQ_N
Progress: Adding LT24_ADC_SPI [altera_avalon_spi 17.1]
Progress: Parameterizing module LT24_ADC_SPI
Progress: Adding LT24_D [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_D
Progress: Adding LT24_RESET_N [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_RESET_N
Progress: Adding LT24_RS [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_RS
Progress: Adding LT24_WR_N [altera_avalon_pio 17.1]
Progress: Parameterizing module LT24_WR_N
Progress: Adding button_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 17.1]
Progress: Parameterizing module f2sdram_only_master
Progress: Adding fpga_only_master [altera_jtag_avalon_master 17.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 17.1]
Progress: Parameterizing module hps_only_master
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module led_pio
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 17.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.LT24_ADC_BUSY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.LT24_ADC_IRQ_N: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.LT24_ADC_SPI: Interrupt sender LT24_ADC_SPI.irq is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: LT24_ADC_BUSY: Starting RTL generation for module 'soc_system_LT24_ADC_BUSY'
Info: LT24_ADC_BUSY:   Generation command is [exec /home/parallels/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_ADC_BUSY --dir=/tmp/alt7664_6658694150639600726.dir/0003_LT24_ADC_BUSY_gen/ --quartus_dir=/home/parallels/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7664_6658694150639600726.dir/0003_LT24_ADC_BUSY_gen//soc_system_LT24_ADC_BUSY_component_configuration.pl  --do_build_sim=0  ]
Info: LT24_ADC_BUSY: Done RTL generation for module 'soc_system_LT24_ADC_BUSY'
Info: LT24_ADC_BUSY: "soc_system" instantiated altera_avalon_pio "LT24_ADC_BUSY"
Info: LT24_ADC_IRQ_N: Starting RTL generation for module 'soc_system_LT24_ADC_IRQ_N'
Info: LT24_ADC_IRQ_N:   Generation command is [exec /home/parallels/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_ADC_IRQ_N --dir=/tmp/alt7664_6658694150639600726.dir/0004_LT24_ADC_IRQ_N_gen/ --quartus_dir=/home/parallels/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7664_6658694150639600726.dir/0004_LT24_ADC_IRQ_N_gen//soc_system_LT24_ADC_IRQ_N_component_configuration.pl  --do_build_sim=0  ]
Info: LT24_ADC_IRQ_N: Done RTL generation for module 'soc_system_LT24_ADC_IRQ_N'
Info: LT24_ADC_IRQ_N: "soc_system" instantiated altera_avalon_pio "LT24_ADC_IRQ_N"
Info: LT24_ADC_SPI: Starting RTL generation for module 'soc_system_LT24_ADC_SPI'
Info: LT24_ADC_SPI:   Generation command is [exec /home/parallels/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=soc_system_LT24_ADC_SPI --dir=/tmp/alt7664_6658694150639600726.dir/0005_LT24_ADC_SPI_gen/ --quartus_dir=/home/parallels/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7664_6658694150639600726.dir/0005_LT24_ADC_SPI_gen//soc_system_LT24_ADC_SPI_component_configuration.pl  --do_build_sim=0  ]
Info: LT24_ADC_SPI: Done RTL generation for module 'soc_system_LT24_ADC_SPI'
Info: LT24_ADC_SPI: "soc_system" instantiated altera_avalon_spi "LT24_ADC_SPI"
Info: LT24_D: Starting RTL generation for module 'soc_system_LT24_D'
Info: LT24_D:   Generation command is [exec /home/parallels/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_D --dir=/tmp/alt7664_6658694150639600726.dir/0006_LT24_D_gen/ --quartus_dir=/home/parallels/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7664_6658694150639600726.dir/0006_LT24_D_gen//soc_system_LT24_D_component_configuration.pl  --do_build_sim=0  ]
Info: LT24_D: Done RTL generation for module 'soc_system_LT24_D'
Info: LT24_D: "soc_system" instantiated altera_avalon_pio "LT24_D"
Info: LT24_RESET_N: Starting RTL generation for module 'soc_system_LT24_RESET_N'
Info: LT24_RESET_N:   Generation command is [exec /home/parallels/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_LT24_RESET_N --dir=/tmp/alt7664_6658694150639600726.dir/0007_LT24_RESET_N_gen/ --quartus_dir=/home/parallels/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7664_6658694150639600726.dir/0007_LT24_RESET_N_gen//soc_system_LT24_RESET_N_component_configuration.pl  --do_build_sim=0  ]
Info: LT24_RESET_N: Done RTL generation for module 'soc_system_LT24_RESET_N'
Info: LT24_RESET_N: "soc_system" instantiated altera_avalon_pio "LT24_RESET_N"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec /home/parallels/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt7664_6658694150639600726.dir/0008_button_pio_gen/ --quartus_dir=/home/parallels/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7664_6658694150639600726.dir/0008_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec /home/parallels/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt7664_6658694150639600726.dir/0009_dipsw_pio_gen/ --quartus_dir=/home/parallels/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7664_6658694150639600726.dir/0009_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: hps_0: "Running  for module: hps_0"
