// Seed: 1858532525
module module_0 (
    input wire id_0,
    input tri id_1,
    output wire id_2,
    output supply0 id_3,
    input tri id_4,
    output supply1 id_5,
    output tri1 id_6
);
  assign id_3 = 1;
  wire id_8;
  assign id_3 = -1;
  assign id_3 = id_0;
  logic id_9;
  ;
  wire id_10;
  assign id_9 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4,
    input uwire id_5,
    input tri1 id_6,
    input wire id_7,
    output supply0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_8,
      id_5,
      id_8,
      id_1
  );
  initial forever @(-1'd0);
endmodule
