\hypertarget{struct_l_d_d___a_d_c___t_pin_mask}{}\section{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask Struct Reference}
\label{struct_l_d_d___a_d_c___t_pin_mask}\index{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask@{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask}}


{\ttfamily \#include $<$P\+E\+\_\+\+Types.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_l_d_d___a_d_c___t_pin_mask_a66d94f79f603c74c93540553a49bbf3f}{Channel0\+\_\+31\+Pin\+Mask}
\item 
uint32\+\_\+t \hyperlink{struct_l_d_d___a_d_c___t_pin_mask_acd6bf6f512fb6e8cd170188dc663a4d8}{Channel32\+\_\+63\+Pin\+Mask}
\item 
uint16\+\_\+t \hyperlink{struct_l_d_d___a_d_c___t_pin_mask_a004a4d3a4f4071684e6676f64322215f}{Trigger\+Pin\+Mask}
\item 
uint8\+\_\+t \hyperlink{struct_l_d_d___a_d_c___t_pin_mask_a556430a91304e7db634bda25091b892c}{Volt\+Ref\+Pin\+Mask}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure pins for pin connection method 

\subsection{Field Documentation}
\hypertarget{struct_l_d_d___a_d_c___t_pin_mask_a66d94f79f603c74c93540553a49bbf3f}{}\index{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask@{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask}!Channel0\+\_\+31\+Pin\+Mask@{Channel0\+\_\+31\+Pin\+Mask}}
\index{Channel0\+\_\+31\+Pin\+Mask@{Channel0\+\_\+31\+Pin\+Mask}!L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask@{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask}}
\subsubsection[{Channel0\+\_\+31\+Pin\+Mask}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask\+::\+Channel0\+\_\+31\+Pin\+Mask}\label{struct_l_d_d___a_d_c___t_pin_mask_a66d94f79f603c74c93540553a49bbf3f}
Channel pin mask for channels 0 through 31 \hypertarget{struct_l_d_d___a_d_c___t_pin_mask_acd6bf6f512fb6e8cd170188dc663a4d8}{}\index{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask@{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask}!Channel32\+\_\+63\+Pin\+Mask@{Channel32\+\_\+63\+Pin\+Mask}}
\index{Channel32\+\_\+63\+Pin\+Mask@{Channel32\+\_\+63\+Pin\+Mask}!L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask@{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask}}
\subsubsection[{Channel32\+\_\+63\+Pin\+Mask}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask\+::\+Channel32\+\_\+63\+Pin\+Mask}\label{struct_l_d_d___a_d_c___t_pin_mask_acd6bf6f512fb6e8cd170188dc663a4d8}
Channel pin mask for channels 32 through 63 \hypertarget{struct_l_d_d___a_d_c___t_pin_mask_a004a4d3a4f4071684e6676f64322215f}{}\index{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask@{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask}!Trigger\+Pin\+Mask@{Trigger\+Pin\+Mask}}
\index{Trigger\+Pin\+Mask@{Trigger\+Pin\+Mask}!L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask@{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask}}
\subsubsection[{Trigger\+Pin\+Mask}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask\+::\+Trigger\+Pin\+Mask}\label{struct_l_d_d___a_d_c___t_pin_mask_a004a4d3a4f4071684e6676f64322215f}
Trigger pin mask \hypertarget{struct_l_d_d___a_d_c___t_pin_mask_a556430a91304e7db634bda25091b892c}{}\index{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask@{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask}!Volt\+Ref\+Pin\+Mask@{Volt\+Ref\+Pin\+Mask}}
\index{Volt\+Ref\+Pin\+Mask@{Volt\+Ref\+Pin\+Mask}!L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask@{L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask}}
\subsubsection[{Volt\+Ref\+Pin\+Mask}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t L\+D\+D\+\_\+\+A\+D\+C\+\_\+\+T\+Pin\+Mask\+::\+Volt\+Ref\+Pin\+Mask}\label{struct_l_d_d___a_d_c___t_pin_mask_a556430a91304e7db634bda25091b892c}
Voltage reference pin mask 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Generated\+\_\+\+Code/\hyperlink{_p_e___types_8h}{P\+E\+\_\+\+Types.\+h}\end{DoxyCompactItemize}
