#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1723fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1724150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17152d0 .functor NOT 1, L_0x1781b70, C4<0>, C4<0>, C4<0>;
L_0x1781950 .functor XOR 2, L_0x1781810, L_0x17818b0, C4<00>, C4<00>;
L_0x1781a60 .functor XOR 2, L_0x1781950, L_0x17819c0, C4<00>, C4<00>;
v0x1779110_0 .net *"_ivl_10", 1 0, L_0x17819c0;  1 drivers
v0x1779210_0 .net *"_ivl_12", 1 0, L_0x1781a60;  1 drivers
v0x17792f0_0 .net *"_ivl_2", 1 0, L_0x177c4d0;  1 drivers
v0x17793b0_0 .net *"_ivl_4", 1 0, L_0x1781810;  1 drivers
v0x1779490_0 .net *"_ivl_6", 1 0, L_0x17818b0;  1 drivers
v0x17795c0_0 .net *"_ivl_8", 1 0, L_0x1781950;  1 drivers
v0x17796a0_0 .net "a", 0 0, v0x1773c10_0;  1 drivers
v0x1779740_0 .net "b", 0 0, v0x1773cb0_0;  1 drivers
v0x17797e0_0 .net "c", 0 0, v0x1773d50_0;  1 drivers
v0x1779880_0 .var "clk", 0 0;
v0x1779920_0 .net "d", 0 0, v0x1773e90_0;  1 drivers
v0x17799c0_0 .net "out_pos_dut", 0 0, L_0x1781470;  1 drivers
v0x1779a60_0 .net "out_pos_ref", 0 0, L_0x177af90;  1 drivers
v0x1779b00_0 .net "out_sop_dut", 0 0, L_0x177bef0;  1 drivers
v0x1779ba0_0 .net "out_sop_ref", 0 0, L_0x174e3c0;  1 drivers
v0x1779c40_0 .var/2u "stats1", 223 0;
v0x1779ce0_0 .var/2u "strobe", 0 0;
v0x1779d80_0 .net "tb_match", 0 0, L_0x1781b70;  1 drivers
v0x1779e50_0 .net "tb_mismatch", 0 0, L_0x17152d0;  1 drivers
v0x1779ef0_0 .net "wavedrom_enable", 0 0, v0x1774160_0;  1 drivers
v0x1779fc0_0 .net "wavedrom_title", 511 0, v0x1774200_0;  1 drivers
L_0x177c4d0 .concat [ 1 1 0 0], L_0x177af90, L_0x174e3c0;
L_0x1781810 .concat [ 1 1 0 0], L_0x177af90, L_0x174e3c0;
L_0x17818b0 .concat [ 1 1 0 0], L_0x1781470, L_0x177bef0;
L_0x17819c0 .concat [ 1 1 0 0], L_0x177af90, L_0x174e3c0;
L_0x1781b70 .cmp/eeq 2, L_0x177c4d0, L_0x1781a60;
S_0x17242e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1724150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17156b0 .functor AND 1, v0x1773d50_0, v0x1773e90_0, C4<1>, C4<1>;
L_0x1715a90 .functor NOT 1, v0x1773c10_0, C4<0>, C4<0>, C4<0>;
L_0x1715e70 .functor NOT 1, v0x1773cb0_0, C4<0>, C4<0>, C4<0>;
L_0x17160f0 .functor AND 1, L_0x1715a90, L_0x1715e70, C4<1>, C4<1>;
L_0x172ebd0 .functor AND 1, L_0x17160f0, v0x1773d50_0, C4<1>, C4<1>;
L_0x174e3c0 .functor OR 1, L_0x17156b0, L_0x172ebd0, C4<0>, C4<0>;
L_0x177a410 .functor NOT 1, v0x1773cb0_0, C4<0>, C4<0>, C4<0>;
L_0x177a480 .functor OR 1, L_0x177a410, v0x1773e90_0, C4<0>, C4<0>;
L_0x177a590 .functor AND 1, v0x1773d50_0, L_0x177a480, C4<1>, C4<1>;
L_0x177a650 .functor NOT 1, v0x1773c10_0, C4<0>, C4<0>, C4<0>;
L_0x177a720 .functor OR 1, L_0x177a650, v0x1773cb0_0, C4<0>, C4<0>;
L_0x177a790 .functor AND 1, L_0x177a590, L_0x177a720, C4<1>, C4<1>;
L_0x177a910 .functor NOT 1, v0x1773cb0_0, C4<0>, C4<0>, C4<0>;
L_0x177a980 .functor OR 1, L_0x177a910, v0x1773e90_0, C4<0>, C4<0>;
L_0x177a8a0 .functor AND 1, v0x1773d50_0, L_0x177a980, C4<1>, C4<1>;
L_0x177ab10 .functor NOT 1, v0x1773c10_0, C4<0>, C4<0>, C4<0>;
L_0x177ac10 .functor OR 1, L_0x177ab10, v0x1773e90_0, C4<0>, C4<0>;
L_0x177acd0 .functor AND 1, L_0x177a8a0, L_0x177ac10, C4<1>, C4<1>;
L_0x177ae80 .functor XNOR 1, L_0x177a790, L_0x177acd0, C4<0>, C4<0>;
v0x1714c00_0 .net *"_ivl_0", 0 0, L_0x17156b0;  1 drivers
v0x1715000_0 .net *"_ivl_12", 0 0, L_0x177a410;  1 drivers
v0x17153e0_0 .net *"_ivl_14", 0 0, L_0x177a480;  1 drivers
v0x17157c0_0 .net *"_ivl_16", 0 0, L_0x177a590;  1 drivers
v0x1715ba0_0 .net *"_ivl_18", 0 0, L_0x177a650;  1 drivers
v0x1715f80_0 .net *"_ivl_2", 0 0, L_0x1715a90;  1 drivers
v0x1716200_0 .net *"_ivl_20", 0 0, L_0x177a720;  1 drivers
v0x1772180_0 .net *"_ivl_24", 0 0, L_0x177a910;  1 drivers
v0x1772260_0 .net *"_ivl_26", 0 0, L_0x177a980;  1 drivers
v0x1772340_0 .net *"_ivl_28", 0 0, L_0x177a8a0;  1 drivers
v0x1772420_0 .net *"_ivl_30", 0 0, L_0x177ab10;  1 drivers
v0x1772500_0 .net *"_ivl_32", 0 0, L_0x177ac10;  1 drivers
v0x17725e0_0 .net *"_ivl_36", 0 0, L_0x177ae80;  1 drivers
L_0x7f41a6d13018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17726a0_0 .net *"_ivl_38", 0 0, L_0x7f41a6d13018;  1 drivers
v0x1772780_0 .net *"_ivl_4", 0 0, L_0x1715e70;  1 drivers
v0x1772860_0 .net *"_ivl_6", 0 0, L_0x17160f0;  1 drivers
v0x1772940_0 .net *"_ivl_8", 0 0, L_0x172ebd0;  1 drivers
v0x1772a20_0 .net "a", 0 0, v0x1773c10_0;  alias, 1 drivers
v0x1772ae0_0 .net "b", 0 0, v0x1773cb0_0;  alias, 1 drivers
v0x1772ba0_0 .net "c", 0 0, v0x1773d50_0;  alias, 1 drivers
v0x1772c60_0 .net "d", 0 0, v0x1773e90_0;  alias, 1 drivers
v0x1772d20_0 .net "out_pos", 0 0, L_0x177af90;  alias, 1 drivers
v0x1772de0_0 .net "out_sop", 0 0, L_0x174e3c0;  alias, 1 drivers
v0x1772ea0_0 .net "pos0", 0 0, L_0x177a790;  1 drivers
v0x1772f60_0 .net "pos1", 0 0, L_0x177acd0;  1 drivers
L_0x177af90 .functor MUXZ 1, L_0x7f41a6d13018, L_0x177a790, L_0x177ae80, C4<>;
S_0x17730e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1724150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1773c10_0 .var "a", 0 0;
v0x1773cb0_0 .var "b", 0 0;
v0x1773d50_0 .var "c", 0 0;
v0x1773df0_0 .net "clk", 0 0, v0x1779880_0;  1 drivers
v0x1773e90_0 .var "d", 0 0;
v0x1773f80_0 .var/2u "fail", 0 0;
v0x1774020_0 .var/2u "fail1", 0 0;
v0x17740c0_0 .net "tb_match", 0 0, L_0x1781b70;  alias, 1 drivers
v0x1774160_0 .var "wavedrom_enable", 0 0;
v0x1774200_0 .var "wavedrom_title", 511 0;
E_0x1722930/0 .event negedge, v0x1773df0_0;
E_0x1722930/1 .event posedge, v0x1773df0_0;
E_0x1722930 .event/or E_0x1722930/0, E_0x1722930/1;
S_0x1773410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17730e0;
 .timescale -12 -12;
v0x1773650_0 .var/2s "i", 31 0;
E_0x17227d0 .event posedge, v0x1773df0_0;
S_0x1773750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17730e0;
 .timescale -12 -12;
v0x1773950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1773a30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17730e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17743e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1724150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x177b140 .functor NOT 1, v0x1773cb0_0, C4<0>, C4<0>, C4<0>;
L_0x177b2e0 .functor AND 1, v0x1773c10_0, L_0x177b140, C4<1>, C4<1>;
L_0x177b3c0 .functor NOT 1, v0x1773d50_0, C4<0>, C4<0>, C4<0>;
L_0x177b540 .functor AND 1, L_0x177b2e0, L_0x177b3c0, C4<1>, C4<1>;
L_0x177b680 .functor NOT 1, v0x1773e90_0, C4<0>, C4<0>, C4<0>;
L_0x177b800 .functor AND 1, L_0x177b540, L_0x177b680, C4<1>, C4<1>;
L_0x177b950 .functor NOT 1, v0x1773c10_0, C4<0>, C4<0>, C4<0>;
L_0x177bad0 .functor AND 1, L_0x177b950, v0x1773cb0_0, C4<1>, C4<1>;
L_0x177bbe0 .functor AND 1, L_0x177bad0, v0x1773d50_0, C4<1>, C4<1>;
L_0x177bca0 .functor AND 1, L_0x177bbe0, v0x1773e90_0, C4<1>, C4<1>;
L_0x177bdc0 .functor OR 1, L_0x177b800, L_0x177bca0, C4<0>, C4<0>;
L_0x177be80 .functor AND 1, v0x1773c10_0, v0x1773cb0_0, C4<1>, C4<1>;
L_0x177bf60 .functor AND 1, L_0x177be80, v0x1773d50_0, C4<1>, C4<1>;
L_0x177c020 .functor AND 1, L_0x177bf60, v0x1773e90_0, C4<1>, C4<1>;
L_0x177bef0 .functor OR 1, L_0x177bdc0, L_0x177c020, C4<0>, C4<0>;
L_0x177c250 .functor NOT 1, v0x1773c10_0, C4<0>, C4<0>, C4<0>;
L_0x177c350 .functor NOT 1, v0x1773cb0_0, C4<0>, C4<0>, C4<0>;
L_0x177c3c0 .functor OR 1, L_0x177c250, L_0x177c350, C4<0>, C4<0>;
L_0x177c570 .functor NOT 1, v0x1773d50_0, C4<0>, C4<0>, C4<0>;
L_0x177c5e0 .functor OR 1, L_0x177c3c0, L_0x177c570, C4<0>, C4<0>;
L_0x177c7a0 .functor NOT 1, v0x1773e90_0, C4<0>, C4<0>, C4<0>;
L_0x177c810 .functor OR 1, L_0x177c5e0, L_0x177c7a0, C4<0>, C4<0>;
L_0x177c9e0 .functor NOT 1, v0x1773cb0_0, C4<0>, C4<0>, C4<0>;
L_0x177ca50 .functor OR 1, v0x1773c10_0, L_0x177c9e0, C4<0>, C4<0>;
L_0x177cbe0 .functor NOT 1, v0x1773d50_0, C4<0>, C4<0>, C4<0>;
L_0x177cc50 .functor OR 1, L_0x177ca50, L_0x177cbe0, C4<0>, C4<0>;
L_0x177ce40 .functor NOT 1, v0x1773e90_0, C4<0>, C4<0>, C4<0>;
L_0x177ceb0 .functor OR 1, L_0x177cc50, L_0x177ce40, C4<0>, C4<0>;
L_0x177d0b0 .functor AND 1, L_0x177c810, L_0x177ceb0, C4<1>, C4<1>;
L_0x177d1c0 .functor OR 1, v0x1773c10_0, v0x1773cb0_0, C4<0>, C4<0>;
L_0x177d330 .functor NOT 1, v0x1773d50_0, C4<0>, C4<0>, C4<0>;
L_0x177d3a0 .functor OR 1, L_0x177d1c0, L_0x177d330, C4<0>, C4<0>;
L_0x177d5c0 .functor NOT 1, v0x1773e90_0, C4<0>, C4<0>, C4<0>;
L_0x177d630 .functor OR 1, L_0x177d3a0, L_0x177d5c0, C4<0>, C4<0>;
L_0x177d860 .functor AND 1, L_0x177d0b0, L_0x177d630, C4<1>, C4<1>;
L_0x177d970 .functor OR 1, v0x1773c10_0, v0x1773cb0_0, C4<0>, C4<0>;
L_0x177db10 .functor OR 1, L_0x177d970, v0x1773d50_0, C4<0>, C4<0>;
L_0x177dbd0 .functor NOT 1, v0x1773e90_0, C4<0>, C4<0>, C4<0>;
L_0x177d9e0 .functor OR 1, L_0x177db10, L_0x177dbd0, C4<0>, C4<0>;
L_0x177dd80 .functor AND 1, L_0x177d860, L_0x177d9e0, C4<1>, C4<1>;
L_0x177dfe0 .functor OR 1, v0x1773c10_0, v0x1773cb0_0, C4<0>, C4<0>;
L_0x177e050 .functor OR 1, L_0x177dfe0, v0x1773d50_0, C4<0>, C4<0>;
L_0x177e270 .functor OR 1, L_0x177e050, v0x1773e90_0, C4<0>, C4<0>;
L_0x177e330 .functor AND 1, L_0x177dd80, L_0x177e270, C4<1>, C4<1>;
L_0x177e5b0 .functor NOT 1, v0x1773c10_0, C4<0>, C4<0>, C4<0>;
L_0x177e620 .functor NOT 1, v0x1773cb0_0, C4<0>, C4<0>, C4<0>;
L_0x177e810 .functor OR 1, L_0x177e5b0, L_0x177e620, C4<0>, C4<0>;
L_0x177e920 .functor NOT 1, v0x1773d50_0, C4<0>, C4<0>, C4<0>;
L_0x177ed30 .functor OR 1, L_0x177e810, L_0x177e920, C4<0>, C4<0>;
L_0x177ee40 .functor OR 1, L_0x177ed30, v0x1773e90_0, C4<0>, C4<0>;
L_0x177f2b0 .functor AND 1, L_0x177e330, L_0x177ee40, C4<1>, C4<1>;
L_0x177f3c0 .functor NOT 1, v0x1773c10_0, C4<0>, C4<0>, C4<0>;
L_0x177f7f0 .functor NOT 1, v0x1773cb0_0, C4<0>, C4<0>, C4<0>;
L_0x177f860 .functor OR 1, L_0x177f3c0, L_0x177f7f0, C4<0>, C4<0>;
L_0x177fb30 .functor OR 1, L_0x177f860, v0x1773d50_0, C4<0>, C4<0>;
L_0x177fbf0 .functor NOT 1, v0x1773e90_0, C4<0>, C4<0>, C4<0>;
L_0x177fe30 .functor OR 1, L_0x177fb30, L_0x177fbf0, C4<0>, C4<0>;
L_0x177ff40 .functor AND 1, L_0x177f2b0, L_0x177fe30, C4<1>, C4<1>;
L_0x1780230 .functor NOT 1, v0x1773c10_0, C4<0>, C4<0>, C4<0>;
L_0x17802a0 .functor OR 1, L_0x1780230, v0x1773cb0_0, C4<0>, C4<0>;
L_0x1780550 .functor NOT 1, v0x1773d50_0, C4<0>, C4<0>, C4<0>;
L_0x17805c0 .functor OR 1, L_0x17802a0, L_0x1780550, C4<0>, C4<0>;
L_0x17808d0 .functor OR 1, L_0x17805c0, v0x1773e90_0, C4<0>, C4<0>;
L_0x1780990 .functor AND 1, L_0x177ff40, L_0x17808d0, C4<1>, C4<1>;
L_0x1780cb0 .functor NOT 1, v0x1773c10_0, C4<0>, C4<0>, C4<0>;
L_0x1780d20 .functor OR 1, L_0x1780cb0, v0x1773cb0_0, C4<0>, C4<0>;
L_0x1781000 .functor OR 1, L_0x1780d20, v0x1773d50_0, C4<0>, C4<0>;
L_0x17810c0 .functor NOT 1, v0x1773e90_0, C4<0>, C4<0>, C4<0>;
L_0x1781360 .functor OR 1, L_0x1781000, L_0x17810c0, C4<0>, C4<0>;
L_0x1781470 .functor AND 1, L_0x1780990, L_0x1781360, C4<1>, C4<1>;
v0x17745a0_0 .net *"_ivl_0", 0 0, L_0x177b140;  1 drivers
v0x1774680_0 .net *"_ivl_10", 0 0, L_0x177b800;  1 drivers
v0x1774760_0 .net *"_ivl_100", 0 0, L_0x177f2b0;  1 drivers
v0x1774850_0 .net *"_ivl_102", 0 0, L_0x177f3c0;  1 drivers
v0x1774930_0 .net *"_ivl_104", 0 0, L_0x177f7f0;  1 drivers
v0x1774a60_0 .net *"_ivl_106", 0 0, L_0x177f860;  1 drivers
v0x1774b40_0 .net *"_ivl_108", 0 0, L_0x177fb30;  1 drivers
v0x1774c20_0 .net *"_ivl_110", 0 0, L_0x177fbf0;  1 drivers
v0x1774d00_0 .net *"_ivl_112", 0 0, L_0x177fe30;  1 drivers
v0x1774e70_0 .net *"_ivl_114", 0 0, L_0x177ff40;  1 drivers
v0x1774f50_0 .net *"_ivl_116", 0 0, L_0x1780230;  1 drivers
v0x1775030_0 .net *"_ivl_118", 0 0, L_0x17802a0;  1 drivers
v0x1775110_0 .net *"_ivl_12", 0 0, L_0x177b950;  1 drivers
v0x17751f0_0 .net *"_ivl_120", 0 0, L_0x1780550;  1 drivers
v0x17752d0_0 .net *"_ivl_122", 0 0, L_0x17805c0;  1 drivers
v0x17753b0_0 .net *"_ivl_124", 0 0, L_0x17808d0;  1 drivers
v0x1775490_0 .net *"_ivl_126", 0 0, L_0x1780990;  1 drivers
v0x1775680_0 .net *"_ivl_128", 0 0, L_0x1780cb0;  1 drivers
v0x1775760_0 .net *"_ivl_130", 0 0, L_0x1780d20;  1 drivers
v0x1775840_0 .net *"_ivl_132", 0 0, L_0x1781000;  1 drivers
v0x1775920_0 .net *"_ivl_134", 0 0, L_0x17810c0;  1 drivers
v0x1775a00_0 .net *"_ivl_136", 0 0, L_0x1781360;  1 drivers
v0x1775ae0_0 .net *"_ivl_14", 0 0, L_0x177bad0;  1 drivers
v0x1775bc0_0 .net *"_ivl_16", 0 0, L_0x177bbe0;  1 drivers
v0x1775ca0_0 .net *"_ivl_18", 0 0, L_0x177bca0;  1 drivers
v0x1775d80_0 .net *"_ivl_2", 0 0, L_0x177b2e0;  1 drivers
v0x1775e60_0 .net *"_ivl_20", 0 0, L_0x177bdc0;  1 drivers
v0x1775f40_0 .net *"_ivl_22", 0 0, L_0x177be80;  1 drivers
v0x1776020_0 .net *"_ivl_24", 0 0, L_0x177bf60;  1 drivers
v0x1776100_0 .net *"_ivl_26", 0 0, L_0x177c020;  1 drivers
v0x17761e0_0 .net *"_ivl_30", 0 0, L_0x177c250;  1 drivers
v0x17762c0_0 .net *"_ivl_32", 0 0, L_0x177c350;  1 drivers
v0x17763a0_0 .net *"_ivl_34", 0 0, L_0x177c3c0;  1 drivers
v0x1776690_0 .net *"_ivl_36", 0 0, L_0x177c570;  1 drivers
v0x1776770_0 .net *"_ivl_38", 0 0, L_0x177c5e0;  1 drivers
v0x1776850_0 .net *"_ivl_4", 0 0, L_0x177b3c0;  1 drivers
v0x1776930_0 .net *"_ivl_40", 0 0, L_0x177c7a0;  1 drivers
v0x1776a10_0 .net *"_ivl_42", 0 0, L_0x177c810;  1 drivers
v0x1776af0_0 .net *"_ivl_44", 0 0, L_0x177c9e0;  1 drivers
v0x1776bd0_0 .net *"_ivl_46", 0 0, L_0x177ca50;  1 drivers
v0x1776cb0_0 .net *"_ivl_48", 0 0, L_0x177cbe0;  1 drivers
v0x1776d90_0 .net *"_ivl_50", 0 0, L_0x177cc50;  1 drivers
v0x1776e70_0 .net *"_ivl_52", 0 0, L_0x177ce40;  1 drivers
v0x1776f50_0 .net *"_ivl_54", 0 0, L_0x177ceb0;  1 drivers
v0x1777030_0 .net *"_ivl_56", 0 0, L_0x177d0b0;  1 drivers
v0x1777110_0 .net *"_ivl_58", 0 0, L_0x177d1c0;  1 drivers
v0x17771f0_0 .net *"_ivl_6", 0 0, L_0x177b540;  1 drivers
v0x17772d0_0 .net *"_ivl_60", 0 0, L_0x177d330;  1 drivers
v0x17773b0_0 .net *"_ivl_62", 0 0, L_0x177d3a0;  1 drivers
v0x1777490_0 .net *"_ivl_64", 0 0, L_0x177d5c0;  1 drivers
v0x1777570_0 .net *"_ivl_66", 0 0, L_0x177d630;  1 drivers
v0x1777650_0 .net *"_ivl_68", 0 0, L_0x177d860;  1 drivers
v0x1777730_0 .net *"_ivl_70", 0 0, L_0x177d970;  1 drivers
v0x1777810_0 .net *"_ivl_72", 0 0, L_0x177db10;  1 drivers
v0x17778f0_0 .net *"_ivl_74", 0 0, L_0x177dbd0;  1 drivers
v0x17779d0_0 .net *"_ivl_76", 0 0, L_0x177d9e0;  1 drivers
v0x1777ab0_0 .net *"_ivl_78", 0 0, L_0x177dd80;  1 drivers
v0x1777b90_0 .net *"_ivl_8", 0 0, L_0x177b680;  1 drivers
v0x1777c70_0 .net *"_ivl_80", 0 0, L_0x177dfe0;  1 drivers
v0x1777d50_0 .net *"_ivl_82", 0 0, L_0x177e050;  1 drivers
v0x1777e30_0 .net *"_ivl_84", 0 0, L_0x177e270;  1 drivers
v0x1777f10_0 .net *"_ivl_86", 0 0, L_0x177e330;  1 drivers
v0x1777ff0_0 .net *"_ivl_88", 0 0, L_0x177e5b0;  1 drivers
v0x17780d0_0 .net *"_ivl_90", 0 0, L_0x177e620;  1 drivers
v0x17781b0_0 .net *"_ivl_92", 0 0, L_0x177e810;  1 drivers
v0x17786a0_0 .net *"_ivl_94", 0 0, L_0x177e920;  1 drivers
v0x1778780_0 .net *"_ivl_96", 0 0, L_0x177ed30;  1 drivers
v0x1778860_0 .net *"_ivl_98", 0 0, L_0x177ee40;  1 drivers
v0x1778940_0 .net "a", 0 0, v0x1773c10_0;  alias, 1 drivers
v0x17789e0_0 .net "b", 0 0, v0x1773cb0_0;  alias, 1 drivers
v0x1778ad0_0 .net "c", 0 0, v0x1773d50_0;  alias, 1 drivers
v0x1778bc0_0 .net "d", 0 0, v0x1773e90_0;  alias, 1 drivers
v0x1778cb0_0 .net "out_pos", 0 0, L_0x1781470;  alias, 1 drivers
v0x1778d70_0 .net "out_sop", 0 0, L_0x177bef0;  alias, 1 drivers
S_0x1778ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1724150;
 .timescale -12 -12;
E_0x170a9f0 .event anyedge, v0x1779ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1779ce0_0;
    %nor/r;
    %assign/vec4 v0x1779ce0_0, 0;
    %wait E_0x170a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17730e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1773f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1774020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17730e0;
T_4 ;
    %wait E_0x1722930;
    %load/vec4 v0x17740c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1773f80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17730e0;
T_5 ;
    %wait E_0x17227d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %wait E_0x17227d0;
    %load/vec4 v0x1773f80_0;
    %store/vec4 v0x1774020_0, 0, 1;
    %fork t_1, S_0x1773410;
    %jmp t_0;
    .scope S_0x1773410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1773650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1773650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17227d0;
    %load/vec4 v0x1773650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1773650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1773650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17730e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1722930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1773e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1773cb0_0, 0;
    %assign/vec4 v0x1773c10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1773f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1774020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1724150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1779880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1779ce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1724150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1779880_0;
    %inv;
    %store/vec4 v0x1779880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1724150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1773df0_0, v0x1779e50_0, v0x17796a0_0, v0x1779740_0, v0x17797e0_0, v0x1779920_0, v0x1779ba0_0, v0x1779b00_0, v0x1779a60_0, v0x17799c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1724150;
T_9 ;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1724150;
T_10 ;
    %wait E_0x1722930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1779c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1779c40_0, 4, 32;
    %load/vec4 v0x1779d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1779c40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1779c40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1779c40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1779ba0_0;
    %load/vec4 v0x1779ba0_0;
    %load/vec4 v0x1779b00_0;
    %xor;
    %load/vec4 v0x1779ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1779c40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1779c40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1779a60_0;
    %load/vec4 v0x1779a60_0;
    %load/vec4 v0x17799c0_0;
    %xor;
    %load/vec4 v0x1779a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1779c40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1779c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1779c40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter8/response4/top_module.sv";
