#ifndef _AST1500_BOARD_DEF_1500_FPGA_H
#define	_AST1500_BOARD_DEF_1500_FPGA_H


//trapping
#define 	CLIENT_MODE_EN_MASK 			0x00040000
#define 	BE_SOURCE_CHIP				(0UL<<18)
#define 	BE_CLIENT_CHIP				(1UL<<18)
//GPIO
#define	GPIO_HOST_VIDEO_MONITOR_DETECT	AST1500_GPA6 //TBD. No such design
#define	GPIO_HOST_VIDEO_INPUT_SELECT	AST1500_GPB0 //TBD. No such design
#define	GPIO_HOST_VIDEO_DETACH_LEVEL	1
#define	GPIO_HOST_VIDEO_ATTACH_CONTROL	AST1500_GPB1 //TBD. No such design
#define	GPIO_HOST_VIDEO_DDC_PATH_CONTROL	AST1500_GPB3 //TBD. No such design
#define	GPIO_CLIENT_VIDEO_MONITOR_DETECT	AST1500_GPC6
//I2C
#define	I2C_HOST_VIDEO_DDC_EEPROM	2
//#define	I2C_HOST_VIDEO_DDC_EEPROM_ADDR_1	0xAE
#define	I2C_CLIENT_VIDEO_DDC_EEPROM	2
#define I2C_VIDEO2_9883 		    3
//TX/RX
#ifdef CONFIG_ARCH_AST1500_HOST
	//#define CAT6023
	//#define MST9883
#endif //#ifdef CONFIG_ARCH_AST1500_HOST
//#define CAT6613
#define FPGA_TEST_ONLY


#endif //#ifndef _AST1500_BOARD_DEF_1500_FPGA_H

