

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 1000 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               200f3ff8827e85c83ff3eefb99f59c8c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting PTX file and ptxas options    1: lbm.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: lbm.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
Extracting specific PTX file named lbm.1.sm_70.ptx 
Extracting specific PTX file named lbm.2.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/build/nvm_default/lbm
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm2PfS_ : hostFun 0x0x405bab, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing lbm.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.1.sm_70.ptx
GPGPU-Sim PTX: Parsing lbm.2.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmgPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmiPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm3PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm4PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm5PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm6PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z27performStreamCollide_kernelPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmoPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmwPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmqPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmuPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmbPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmjPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmdPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvmlPfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm1PfS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z32performStreamCollide_kernel_nvm2PfS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file lbm.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from lbm.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from lbm.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm2PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm1PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmlPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmdPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmjPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmbPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmuPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmqPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmwPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmoPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z27performStreamCollide_kernelPfS_' : regs=40, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm6PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm5PfS_' : regs=44, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm4PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvm3PfS_' : regs=56, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmiPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z32performStreamCollide_kernel_nvmgPfS_' : regs=48, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm1PfS_ : hostFun 0x0x405a6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmlPfS_ : hostFun 0x0x40592b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmdPfS_ : hostFun 0x0x4057eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmjPfS_ : hostFun 0x0x4056ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmbPfS_ : hostFun 0x0x40556b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmuPfS_ : hostFun 0x0x40542b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmqPfS_ : hostFun 0x0x4052eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmwPfS_ : hostFun 0x0x4051ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmoPfS_ : hostFun 0x0x40506b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z27performStreamCollide_kernelPfS_ : hostFun 0x0x404f2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm6PfS_ : hostFun 0x0x404deb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm5PfS_ : hostFun 0x0x404cab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm4PfS_ : hostFun 0x0x404b6b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvm3PfS_ : hostFun 0x0x404a2b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmiPfS_ : hostFun 0x0x4048eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32performStreamCollide_kernel_nvmgPfS_ : hostFun 0x0x4047ab, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60f380; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460f380; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
LBM_allocateGrid: allocated 185.2 MByte
MAIN_printInfo:
	grid size      : 120 x 120 x 150 = 2.16 * 10^6 Cells
	nTimeSteps     : 3000
	result file    : /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/lbm/run/long/reference.dat
	action         : store
	simulation type: lid-driven cavity
	obstacle file  : /home/pli11/Videos/parboil_benchmark/parboil/datasets/lbm/long/input/120_120_150_ldc.of

LBM_allocateGrid: allocated 185.2 MByte
LBM_allocateGrid: allocated 185.2 MByte
LBM_showGridStatistics:
	nObstacleCells:  343321 nAccelCells:   26912 nFluidCells: 1789767
	minRho:   1.0000 maxRho:   1.0000 mass: 2.160000e+06
	minU: 0.000000e+00 maxU: 0.000000e+00

event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc21e8fe88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc21e8fe80..

GPGPU-Sim PTX: cudaLaunch for 0x0x4051ab (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z32performStreamCollide_kernel_nvmwPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z32performStreamCollide_kernel_nvmwPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32performStreamCollide_kernel_nvmwPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32performStreamCollide_kernel_nvmwPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32performStreamCollide_kernel_nvmwPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32performStreamCollide_kernel_nvmwPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z32performStreamCollide_kernel_nvmwPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x57c0 (lbm.2.sm_70.ptx:3641) @%p1 bra BB8_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d58 (lbm.2.sm_70.ptx:3826) cvta.to.global.u64 %rd26, %rd1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57c8 (lbm.2.sm_70.ptx:3642) bra.uni BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5820 (lbm.2.sm_70.ptx:3657) add.f32 %f58, %f220, %f218;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5818 (lbm.2.sm_70.ptx:3654) bra.uni BB8_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d58 (lbm.2.sm_70.ptx:3826) cvta.to.global.u64 %rd26, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32performStreamCollide_kernel_nvmwPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32performStreamCollide_kernel_nvmwPfS_'.
GPGPU-Sim PTX: pushing kernel '_Z32performStreamCollide_kernel_nvmwPfS_' to stream 0, gridDim= (120,150,1) blockDim = (120,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: CTA/core = 12, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z32performStreamCollide_kernel_nvmwPfS_'
kernel_name = _Z32performStreamCollide_kernel_nvmwPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 75705
gpu_sim_insn = 51222615
gpu_ipc =     676.6081
gpu_tot_sim_cycle = 75705
gpu_tot_sim_insn = 51222615
gpu_tot_ipc =     676.6081
gpu_tot_issued_cta = 1960
gpu_occupancy = 73.1354% 
gpu_tot_occupancy = 73.1354% 
max_total_param_size = 0
gpu_stall_dramfull = 1746448
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      21.6461
partiton_level_parallism_total  =      21.6461
partiton_level_parallism_util =      24.7044
partiton_level_parallism_util_total  =      24.7044
L2_BW  =     776.4559 GB/Sec
L2_BW_total  =     776.4559 GB/Sec
gpu_total_sim_rate=74559
############## bottleneck_stats #############
cycles: core 75705, icnt 75705, l2 75705, dram 56845
gpu_ipc	676.608
gpu_tot_issued_cta = 1960, average cycles = 39
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 493129 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 90494 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.073	80
L1D data util	0.622	80	0.691	25
L1D tag util	0.373	80	0.428	9
L2 data util	0.536	64	0.576	12
L2 tag util	0.283	64	0.307	0
n_l2_access	 1369507
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.441	32	0.470	2

latency_l2_hit:	970423119, num_l2_reqs:	427197
L2 hit latency:	2271
latency_dram:	-1458285913, num_dram_reqs:	916579
DRAM latency:	3094

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.000
thread slot	0.750
TB slot    	0.375
L1I tag util	0.147	80	0.165	54

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.060	80	0.067	25
sp pipe util	0.052	80	0.060	54
sfu pipe util	0.003	80	0.003	54
ldst mem cycle	0.123	80	0.141	25

smem port	0.000	0

n_reg_bank	16
reg port	0.044	16	0.051	11
L1D tag util	0.373	80	0.428	9
L1D fill util	0.081	80	0.092	9
n_l1d_mshr	4096
L1D mshr util	0.071	80
n_l1d_missq	16
L1D missq util	0.380	80
L1D hit rate	0.000
L1D miss rate	0.416
L1D rsfail rate	0.584
L2 tag util	0.283	64	0.307	0
L2 fill util	0.102	64	0.110	20
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.449	64	0.498	48
L2 missq util	0.005	64	0.005	21
L2 hit rate	0.312
L2 miss rate	0.673
L2 rsfail rate	0.015

dram activity	0.848	32	0.880	2

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 16497664, load_transaction_bytes 16497664, icnt_m2s_bytes 0
n_gmem_load_insns 137173, n_gmem_load_accesses 515552
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.359

run 0.020, fetch 0.001, sync 0.370, control 0.000, data 0.564, struct 0.044
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12036, Miss = 12036, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13990
	L1D_cache_core[1]: Access = 12364, Miss = 12364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13691
	L1D_cache_core[2]: Access = 11653, Miss = 11653, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14981
	L1D_cache_core[3]: Access = 11592, Miss = 11592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18914
	L1D_cache_core[4]: Access = 12245, Miss = 12245, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16804
	L1D_cache_core[5]: Access = 12247, Miss = 12247, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17436
	L1D_cache_core[6]: Access = 12056, Miss = 12056, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15163
	L1D_cache_core[7]: Access = 10295, Miss = 10295, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18104
	L1D_cache_core[8]: Access = 11643, Miss = 11643, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15241
	L1D_cache_core[9]: Access = 12601, Miss = 12601, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19820
	L1D_cache_core[10]: Access = 12296, Miss = 12296, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15751
	L1D_cache_core[11]: Access = 11878, Miss = 11878, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18286
	L1D_cache_core[12]: Access = 11218, Miss = 11218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15034
	L1D_cache_core[13]: Access = 10262, Miss = 10262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18387
	L1D_cache_core[14]: Access = 11843, Miss = 11843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18670
	L1D_cache_core[15]: Access = 11030, Miss = 11030, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14707
	L1D_cache_core[16]: Access = 12336, Miss = 12336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18407
	L1D_cache_core[17]: Access = 11749, Miss = 11749, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16925
	L1D_cache_core[18]: Access = 12151, Miss = 12151, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14668
	L1D_cache_core[19]: Access = 12060, Miss = 12060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18395
	L1D_cache_core[20]: Access = 11168, Miss = 11168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17122
	L1D_cache_core[21]: Access = 12570, Miss = 12570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15989
	L1D_cache_core[22]: Access = 11450, Miss = 11450, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18228
	L1D_cache_core[23]: Access = 11821, Miss = 11821, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12909
	L1D_cache_core[24]: Access = 12113, Miss = 12113, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18637
	L1D_cache_core[25]: Access = 13070, Miss = 13070, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17895
	L1D_cache_core[26]: Access = 12153, Miss = 12153, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18099
	L1D_cache_core[27]: Access = 12732, Miss = 12732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14516
	L1D_cache_core[28]: Access = 11541, Miss = 11541, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17606
	L1D_cache_core[29]: Access = 11273, Miss = 11273, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17200
	L1D_cache_core[30]: Access = 11252, Miss = 11252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18035
	L1D_cache_core[31]: Access = 10875, Miss = 10875, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19210
	L1D_cache_core[32]: Access = 11866, Miss = 11866, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16841
	L1D_cache_core[33]: Access = 11916, Miss = 11916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16620
	L1D_cache_core[34]: Access = 12141, Miss = 12141, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17466
	L1D_cache_core[35]: Access = 11497, Miss = 11497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15792
	L1D_cache_core[36]: Access = 11547, Miss = 11547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20019
	L1D_cache_core[37]: Access = 10834, Miss = 10834, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14299
	L1D_cache_core[38]: Access = 11440, Miss = 11440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15704
	L1D_cache_core[39]: Access = 10864, Miss = 10864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16746
	L1D_cache_core[40]: Access = 11580, Miss = 11580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15672
	L1D_cache_core[41]: Access = 11858, Miss = 11858, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18288
	L1D_cache_core[42]: Access = 11384, Miss = 11384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17479
	L1D_cache_core[43]: Access = 11695, Miss = 11695, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16380
	L1D_cache_core[44]: Access = 11475, Miss = 11475, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17401
	L1D_cache_core[45]: Access = 11178, Miss = 11178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15187
	L1D_cache_core[46]: Access = 11469, Miss = 11469, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16217
	L1D_cache_core[47]: Access = 11439, Miss = 11439, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16537
	L1D_cache_core[48]: Access = 12052, Miss = 12052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19605
	L1D_cache_core[49]: Access = 12776, Miss = 12776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17392
	L1D_cache_core[50]: Access = 11798, Miss = 11798, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19127
	L1D_cache_core[51]: Access = 11635, Miss = 11635, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18565
	L1D_cache_core[52]: Access = 12327, Miss = 12327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15540
	L1D_cache_core[53]: Access = 12318, Miss = 12318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13110
	L1D_cache_core[54]: Access = 12796, Miss = 12796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12814
	L1D_cache_core[55]: Access = 11631, Miss = 11631, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18643
	L1D_cache_core[56]: Access = 11903, Miss = 11903, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15758
	L1D_cache_core[57]: Access = 12170, Miss = 12170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16138
	L1D_cache_core[58]: Access = 12444, Miss = 12444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16110
	L1D_cache_core[59]: Access = 12359, Miss = 12359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17764
	L1D_cache_core[60]: Access = 12252, Miss = 12252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15973
	L1D_cache_core[61]: Access = 11815, Miss = 11815, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17959
	L1D_cache_core[62]: Access = 11376, Miss = 11376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13951
	L1D_cache_core[63]: Access = 11508, Miss = 11508, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16027
	L1D_cache_core[64]: Access = 12483, Miss = 12483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13266
	L1D_cache_core[65]: Access = 12093, Miss = 12093, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17401
	L1D_cache_core[66]: Access = 11614, Miss = 11614, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13629
	L1D_cache_core[67]: Access = 11623, Miss = 11623, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17419
	L1D_cache_core[68]: Access = 11844, Miss = 11844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17838
	L1D_cache_core[69]: Access = 11735, Miss = 11735, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13510
	L1D_cache_core[70]: Access = 12252, Miss = 12252, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16546
	L1D_cache_core[71]: Access = 12154, Miss = 12154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15662
	L1D_cache_core[72]: Access = 11322, Miss = 11322, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17946
	L1D_cache_core[73]: Access = 11547, Miss = 11547, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14425
	L1D_cache_core[74]: Access = 11406, Miss = 11406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14080
	L1D_cache_core[75]: Access = 11575, Miss = 11575, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16905
	L1D_cache_core[76]: Access = 10987, Miss = 10987, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13853
	L1D_cache_core[77]: Access = 10923, Miss = 10923, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16860
	L1D_cache_core[78]: Access = 10611, Miss = 10611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16035
	L1D_cache_core[79]: Access = 11971, Miss = 11971, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14454
	L1D_total_cache_accesses = 941056
	L1D_total_cache_misses = 941056
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1319773
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.087
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 513937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 898739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 427119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 421034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 513937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 427119

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 898739
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 421034
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
488, 478, 480, 489, 486, 476, 476, 485, 616, 633, 629, 620, 478, 475, 475, 481, 514, 566, 553, 502, 483, 500, 494, 422, 384, 444, 450, 395, 362, 403, 403, 365, 334, 349, 349, 338, 192, 192, 244, 193, 332, 328, 349, 337, 330, 320, 328, 330, 
gpgpu_n_tot_thrd_icount = 56015328
gpgpu_n_tot_w_icount = 1750479
gpgpu_n_stall_shd_mem = 5289733
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 513636
gpgpu_n_mem_write_global = 1172844
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4114696
gpgpu_n_store_insn = 5998176
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 468240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1605880
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 646201
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20862388	W0_Idle:400	W0_Scoreboard:4457	W1:28002	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:215582	W24:201169	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:217086	W32:1096196
single_issue_nums: WS0:434107	WS1:445039	WS2:448171	WS3:430718	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4109088 {8:513636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23046528 {8:745851,40:426993,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19693400 {40:492335,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9042112 {8:1130264,}
maxmflatency = 10233 
max_icnt2mem_latency = 8859 
maxmrqlatency = 1068 
max_icnt2sh_latency = 543 
averagemflatency = 2905 
avg_icnt2mem_latency = 2215 
avg_mrq_latency = 100 
avg_icnt2sh_latency = 14 
mrq_lat_table:43357 	29216 	11829 	17917 	46050 	105900 	151594 	138160 	35614 	3287 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	1200 	33144 	453120 	824754 	309975 	385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	464 	2880 	5680 	11360 	3820 	204037 	609763 	699362 	101346 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	998004 	221037 	135020 	98112 	73744 	59847 	32201 	4450 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	2 	14 	110 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        14        16        20        24        24        24        24        20        22        24        24        16        43        13        20 
dram[1]:        13        19        14        12        21        17        17        18        18        21        30        23        20        18        12        16 
dram[2]:        16        20        21        12        24        24        24        24        20        22        29        29        30        46        15        15 
dram[3]:        14        14        14        12        21        17        17        18        18        21        14        19        45        21        11        12 
dram[4]:        16        16        12        12        24        24        24        24        20        22        29        25        28        47        12        12 
dram[5]:        17        11        14        12        21        17        17        18        18        21        18        22        16        30        12         8 
dram[6]:        23        16        16        12        24        24        24        24        20        22        24        24        33        41        18        12 
dram[7]:        12        12        14        15        21        17        17        18        18        21        18        26        41        32        15        11 
dram[8]:        12        16        20        16        24        24        24        24        20        22        24        24        24        40        19        12 
dram[9]:         9        14        14        12        21        17        17        18        18        21        12        20        21        31        19        15 
dram[10]:        14        12        12        15        24        24        24        24        20        22        28        36        20        44        16        10 
dram[11]:        14        11        14        12        21        18        17        18        18        21        21        16        22        24        15        12 
dram[12]:        13        14        12        12        24        24        24        24        20        22        29        30        35        16        18        14 
dram[13]:        18        12        14        12        21        17        17        18        18        21        22        22        26        24        17        12 
dram[14]:        12        12        19        15        24        24        24        24        20        22        24        24        18        32        16        18 
dram[15]:        14        11        14        12        21        17        17        18        18        21        21        14        14        23        11        15 
dram[16]:        14        17        12        19        24        24        24        24        20        22        25        24        18        26        12        12 
dram[17]:        11        17        14        12        21        17        17        18        18        21        22        21        27        22         9        12 
dram[18]:        13        11        15        13        24        24        24        24        20        22        24        34        29        51        12        16 
dram[19]:        15        12        14        12        21        17        17        18        18        21        22        26        14        23        13        12 
dram[20]:        13        16        12        12        24        24        24        24        20        22        29        24        21        26        12        15 
dram[21]:        11        21        15        13        21        17        17        18        18        21        22        27        12        12         8         9 
dram[22]:        16        10        16        12        24        24        24        24        20        22        24        28        26        41        15        13 
dram[23]:        11         8        14        12        21        17        17        18        18        21        19        14        16        18        10        14 
dram[24]:        14        12        16        14        24        24        24        24        20        22        24        28        30        41        12        10 
dram[25]:         8        10        14        12        21        17        17        18        18        21        17        17        18        18         9        15 
dram[26]:        12        18        12        12        24        24        24        24        20        22        24        30        19        51        13        14 
dram[27]:        12        14        14        13        21        17        17        18        18        21        17        26        21        18        11        16 
dram[28]:        12        16        16        12        24        24        24        24        20        22        24        24        24        38        34        15 
dram[29]:        13        12        14        14        21        17        17        18        18        21        27        35        30        34        10        13 
dram[30]:        12        17        19        14        24        24        24        24        20        22        24        30        29        44        12        12 
dram[31]:        11        14        14        12        21        17        17        18        18        21        17        32        16        17         8         8 
maximum service time to same row:
dram[0]:     18580     15734     35197     37663     13863     19109     25400     22006      6357      6380      7015      7027     12379     12995     16674     16684 
dram[1]:     21458     15756     28512     36447     18731     25958     23334     22947      6352      6330      6878      6892     11416     12207     17195     17190 
dram[2]:     18765     15178     30930     35357     19884     20201     25767     24491      6357      6380      7015      7027     12379     12995     16637     16634 
dram[3]:     22567     20077     30524     30610     25613     19632     22122     23968      6352      6330      6878      6892     11416     12207     16774     16767 
dram[4]:     18607     14569     35895     35880     24784     23296     24969      6025      6357      6380      7015      7027     12379     12995     16649     16634 
dram[5]:     31525     27365     27844     27828     22832     26415     21656     18662      6352      6330      6878      6892     11416     12207     16758     16871 
dram[6]:     18986     13870     35332     33664     24311     19971     14322     18405      6357      6380      7015      7027     12379     12995     16670     16672 
dram[7]:     19098     13697     26987     30769     29663     25723     14528     20009      6352      6330      6878      6892     11416     12207     16681     16680 
dram[8]:     18453     16589     31092     29878     20962     21158     12111      6025      9966      6547      7015      7027     12379     12995     16632     16633 
dram[9]:     18456     16430     27587     28972     25094     25272     14806      6025      6352      6330      6878      6892     11416     12207     16983     16971 
dram[10]:     18310     17482     36304     34475     17561     17461     21291     23267      6357      6380      7015      7027     12379     12995     16617     16608 
dram[11]:     19384     18588     28686     31407     17202     16981     21383     21247      6352      6330      6878      6892     11416     12207     16870     16861 
dram[12]:     18619     14672     34230     37040     21283     24724     22433     22083      6357      6380      7015      7027     12379     12995     16749     16738 
dram[13]:     19668     22199     33772     30123     29308     26984     19550     20798      6352      6330      6878      6892     11416     12207     17337     17341 
dram[14]:     18885     14723     36285     35662     22207     22649     20975     22210      6357      6380      7015      7027     12379     12995     16677     16664 
dram[15]:     20739     28296     31320     30167     23206     26746     27664     23473      6352      6330      6878      6892     11416     12207     16837     17178 
dram[16]:     18960     23855     35927     35752     20757     21827      6037      6025      6357      6380      7015      7027     12379     12995     16766     16763 
dram[17]:     19913     26477     31209     31055     20955     21136     24275     24707      6352      6330      6878      6892     11416     12207     16821     16822 
dram[18]:     19410     14877     27787     30975     18049     16610     19236     22657      6357      6380      7015      7027     12379     12995     16719     16755 
dram[19]:     21086     15704     29456     33170     17927     22743     17172     16245      6352      6330      6878      6892     11416     12207     15197     16710 
dram[20]:     19709     15108     36084     36707     21079     21212     21565      6025      6357      6380      7015      7027     12379     12995     16755     16773 
dram[21]:     22269     15923     32915     31361     24942     21543     19199      6025      6352      6330      6878      6892     11416     12207     15192     17652 
dram[22]:     19611     15832     31333     37392     14347     13433     19254     18317      6667      6380      7145      7046     12379     12995     16646     16644 
dram[23]:     20949     16353     31861     30606     21382     23371     21204     18358      6352      6330      6878      6892     11416     12207     15215     17175 
dram[24]:     20166     15367     31153     32920     19164     19300     22520     25111      6357      6380      7015      7027     12379     12995     16863     16879 
dram[25]:     21289     17308     29051     32188     20117     21481     22776     23022      6352      6330      6878      6892     11416     12207     15259     17333 
dram[26]:     19569     15993     33265     33568     22015     17609     25375     22978      6357      6380      7015      7027     12379     12995     16660     16676 
dram[27]:     22558     15316     27590     28325     20770     22625     24976     22247      6494      6330      6878      6892     11416     12207     15107     17315 
dram[28]:     20327     14294     35826     37931     18782     14131     17273      6025      6357      6380      7015      7027     12379     12995     16793     16807 
dram[29]:     25361     17300     31910     25843     25030     20995      6004     24512      6352      6330      6878      6892     11416     12207     15224     17632 
dram[30]:     18897     14591     34254     34606     21569     14517     21053     21170      6357      6380      7015      7027     12379     12995     16729     16742 
dram[31]:     19387     15643     32001     30990     20980     22501     22108     20012      6352      6330      6878      6892     11416     12207     15097     17180 
average row accesses per activate:
dram[0]:  3.629091  3.708333  4.833333  4.885542  5.880597  5.893130  4.588235  4.539130  3.827957  3.724675  3.515284  3.396625  3.212982  3.360341  3.507538  3.464824 
dram[1]:  3.294964  3.322222  4.215909  4.409638  4.951389  4.875000  3.759336  3.690476  3.410188  3.226700  2.987578  3.006237  2.739962  2.805501  3.070732  3.004819 
dram[2]:  3.762963  3.732342  4.927711  4.727273  5.961240  5.709220  4.535714  4.631111  3.787234  3.734375  3.445396  3.386555  3.277778  3.352321  3.408213  3.470297 
dram[3]:  3.326007  3.324817  4.302326  4.315790  4.882759  4.900000  3.831276  3.714844  3.204030  3.259542  2.959016  3.040000  2.865462  2.845381  2.976077  2.990291 
dram[4]:  3.734848  3.775591  4.884849  4.898089  5.877862  5.823077  4.811321  4.675676  3.859079  3.854839  3.380252  3.503268  3.236735  3.266112  3.354217  3.353961 
dram[5]:  3.302920  3.362595  4.385542  4.462500  4.910345  4.937931  3.865546  3.801620  3.228426  3.353403  3.002083  2.965092  2.810277  2.855691  2.990361  2.987685 
dram[6]:  3.731618  3.793893  4.779661  4.754386  5.715278  6.000000  4.473913  4.637555  3.787234  3.763780  3.455914  3.469828  3.442013  3.343284  3.346988  3.316049 
dram[7]:  3.292253  3.291971  4.251397  4.289017  4.651899  4.860927  3.890295  3.707510  3.295337  3.186567  2.921053  3.076759  2.927835  2.915464  3.108374  3.009804 
dram[8]:  3.736641  3.603704  5.018987  4.932515  5.570370  6.101562  4.660551  4.761468  3.797333  3.918033  3.443255  3.550885  3.347458  3.335456  3.327670  3.477387 
dram[9]:  3.312268  3.270758  4.173410  4.355030  5.000000  4.958333  3.732510  3.736842  3.148515  3.234848  2.977273  3.002079  2.894309  2.851107  3.094527  3.073350 
dram[10]:  3.842697  3.781609  4.692307  4.908536  6.015038  5.888060  4.715596  4.646018  3.807487  3.939560  3.445396  3.514223  3.288981  3.371245  3.549118  3.348894 
dram[11]:  3.253676  3.338462  4.305389  4.298780  5.081481  4.978873  3.872881  3.705179  3.244898  3.210526  3.000000  2.997917  2.966597  2.885714  3.090452  3.063131 
dram[12]:  3.971888  3.901961  5.012195  4.736527  5.819549  5.881482  4.762791  4.590308  3.797333  3.686375  3.443255  3.456897  3.365180  3.328421  3.450000  3.520513 
dram[13]:  3.389513  3.376384  4.146893  4.228571  5.043478  4.919463  3.706122  3.696850  3.195980  3.221106  2.942974  2.971193  2.964509  2.857143  3.104738  3.066998 
dram[14]:  3.561837  3.639706  4.905882  4.865497  5.726619  5.919708  4.571429  4.648889  3.869565  3.809019  3.414013  3.427660  3.174349  3.194726  3.287059  3.376847 
dram[15]:  3.220588  3.389105  4.509317  4.411043  4.950000  4.854167  3.846808  3.724000  3.329843  3.231738  2.965021  3.014583  2.921649  2.897119  2.995204  3.000000 
dram[16]:  3.733591  3.751969  4.906832  4.753012  5.858268  5.849624  4.819047  4.581498  3.679587  3.715762  3.417021  3.385417  3.340381  3.248963  3.384615  3.337438 
dram[17]:  3.271062  3.246324  4.176136  4.222222  5.044117  4.823129  3.879828  3.808163  3.156327  3.111380  3.042194  2.925703  2.804734  2.746124  3.016867  3.024510 
dram[18]:  3.785992  3.726562  5.038710  4.955414  6.209677  5.871212  4.415585  4.776256  3.869565  3.740260  3.492408  3.594235  3.334755  3.357602  3.415423  3.392947 
dram[19]:  3.360595  3.306818  4.321212  4.275449  4.944056  4.818792  3.832636  3.695652  3.278351  3.274809  2.983471  3.018634  2.957983  2.858012  3.032020  3.093671 
dram[20]:  3.768340  3.755906  4.820988  4.721893  6.023622  5.829629  4.830189  4.452991  3.933702  3.740260  3.544053  3.470085  3.360934  3.275362  3.309353  3.441919 
dram[21]:  3.240602  3.418033  4.333333  4.510067  5.045802  4.977778  3.960870  3.753036  3.212121  3.146699  2.967146  2.908184  2.887295  2.851927  3.017456  2.982630 
dram[22]:  3.711111  3.720755  4.640450  4.757396  6.093750  5.731884  4.513274  4.355372  3.777188  3.664122  3.427660  3.518438  3.319328  3.262940  3.413203  3.475703 
dram[23]:  3.360294  3.286738  4.235632  4.120219  4.621795  4.822369  3.864979  3.738095  3.286822  3.258228  2.925101  2.957404  2.833667  2.899796  2.950588  3.036408 
dram[24]:  3.669065  3.761364  4.923530  4.878788  6.076923  5.728571  4.546256  4.625551  3.737533  3.711340  3.331263  3.379167  3.316456  3.245868  3.378641  3.487245 
dram[25]:  3.295620  3.275735  4.305882  4.210526  4.964539  4.760000  3.821577  3.813008  3.295337  3.258228  2.956967  2.919840  2.877049  2.814741  2.915493  2.985258 
dram[26]:  3.757812  3.721569  4.756410  4.875000  6.090164  5.750000  4.417391  4.547826  3.727749  3.682864  3.364017  3.381250  3.313559  3.271966  3.426768  3.423858 
dram[27]:  3.320611  3.332031  4.320513  4.542484  5.091603  4.928058  3.913793  3.702381  3.295337  3.342857  2.952869  2.985656  2.871951  2.881874  3.128535  3.022670 
dram[28]:  3.753788  3.850980  4.754601  4.833333  5.718519  5.730496  4.556054  4.323651  3.757256  3.654822  3.417021  3.436441  3.280000  3.178862  3.545220  3.534527 
dram[29]:  3.348315  3.448000  4.421384  4.474684  4.936170  4.861111  3.829787  3.608527  3.297927  3.250000  3.050740  3.086864  2.858586  2.919255  3.154430  3.075567 
dram[30]:  3.737226  3.901961  5.036145  4.879518  5.917911  5.662069  4.563877  4.387500  3.656410  3.573201  3.363257  3.416842  3.320675  3.203666  3.380488  3.421836 
dram[31]:  3.173145  3.314176  4.198831  4.279503  4.810811  4.596026  3.676000  3.732000  3.153465  3.177778  2.866799  2.933602  2.814741  2.863821  2.875000  2.877358 
average row locality = 582927/163951 = 3.555495
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       864       844       732       738       741       724       900       928      1216      1224      1280      1280      1280      1280      1184      1168 
dram[1]:       779       763       665       662       668       668       792       813      1064      1071      1120      1120      1120      1120      1053      1033 
dram[2]:       876       868       749       740       728       748       900       924      1216      1224      1280      1280      1280      1280      1192      1188 
dram[3]:       779       777       672       666       668       679       815       833      1064      1071      1120      1120      1114      1114      1023      1028 
dram[4]:       860       835       724       698       727       716       904       920      1216      1224      1280      1280      1280      1276      1176      1161 
dram[5]:       775       754       659       653       666       673       804       821      1064      1071      1120      1120      1120      1113      1029      1016 
dram[6]:       876       876       764       752       784       764       920       944      1216      1224      1280      1280      1268      1272      1172      1144 
dram[7]:       798       774       688       682       696       694       806       820      1064      1071      1120      1120      1117      1117      1051      1034 
dram[8]:       848       852       716       720       712       736       900       920      1216      1224      1280      1280      1280      1276      1168      1176 
dram[9]:       763       773       655       658       627       675       791       805      1064      1071      1120      1120      1120      1117      1036      1041 
dram[10]:       896       868       776       736       764       750       912       932      1216      1224      1280      1280      1280      1280      1196      1168 
dram[11]:       757       743       645       638       648       658       798       812      1064      1071      1120      1120      1120      1120      1018      1008 
dram[12]:       872       868       752       740       740       748       908       924      1216      1224      1280      1280      1280      1280      1180      1176 
dram[13]:       783       789       668       689       671       688       792       822      1064      1071      1120      1120      1120      1120      1041      1032 
dram[14]:       872       860       748       748       756       756       908       928      1216      1224      1280      1280      1276      1276      1184      1168 
dram[15]:       746       747       649       645       651       647       788       813      1064      1071      1120      1120      1117      1117      1035      1010 
dram[16]:       832       820       708       700       709       724       896       920      1216      1224      1280      1280      1276      1268      1152      1152 
dram[17]:       765       758       660       647       652       665       788       813      1064      1071      1120      1120      1120      1114      1040      1022 
dram[18]:       844       824       712       716       736       736       904       924      1216      1224      1280      1280      1268      1272      1160      1144 
dram[19]:       773       748       650       649       667       677       800       813      1064      1071      1120      1120      1111      1110      1020      1016 
dram[20]:       844       824       712       716       720       732       908       920      1216      1224      1280      1280      1280      1276      1160      1148 
dram[21]:       738       713       611       607       615       625       795       805      1064      1071      1120      1120      1117      1114      1010      1003 
dram[22]:       879       868       756       740       740       750       904       932      1216      1224      1280      1280      1280      1280      1200      1164 
dram[23]:       782       792       677       698       683       697       800       820      1064      1071      1120      1120      1117      1120      1053      1045 
dram[24]:       888       864       764       736       756       760       916       928      1216      1224      1280      1280      1276      1280      1184      1169 
dram[25]:       771       767       669       656       666       672       805       816      1064      1071      1120      1120      1113      1120      1032      1018 
dram[26]:       833       828       692       701       712       728       900       924      1216      1224      1280      1280      1272      1268      1156      1144 
dram[27]:       748       734       630       626       632       642       792       813      1064      1071      1120      1120      1117      1117      1025      1008 
dram[28]:       860       852       716       744       741       760       900       920      1216      1224      1280      1280      1268      1268      1172      1176 
dram[29]:       756       737       639       645       654       653       784       809      1064      1071      1120      1120      1117      1114      1036      1021 
dram[30]:       892       872       756       748       748       772       920       932      1216      1224      1280      1280      1276      1280      1172      1172 
dram[31]:       766       748       650       635       662       643       804       809      1064      1071      1120      1120      1117      1120      1020      1011 
total dram reads = 493129
bank skew: 1280/607 = 2.11
chip skew: 16558/14128 = 1.17
number of total write accesses:
dram[0]:       404       393       200       193       172       180       456       464       832       840      1198      1196      1069      1049       707       709 
dram[1]:       399       404       187       163       148       144       421       430       777       785      1101      1108      1057      1045       674       681 
dram[2]:       412       416       184       224       149       198       464       472       832       840      1198      1202      1116      1095       729       732 
dram[3]:       393       403       164       181       141       180       429       437       777       785      1112      1103      1057      1026       709       679 
dram[4]:       419       380       224       172       171       161       464       472       832       840      1192      1181      1086      1043       736       691 
dram[5]:       405       370       192       144       151       153       429       437       777       785      1095      1104      1024       980       674       645 
dram[6]:       421       386       215       170       160       160       464       472       832       840      1191      1199      1088      1045       727       675 
dram[7]:       402       363       192       134       141       143       429       437       777       785      1101      1103      1021       995       668       638 
dram[8]:       380       383       180       207       148       171       464       472       832       840      1181      1173      1059      1036       674       691 
dram[9]:       358       380       159       177       131       143       429       437       777       785      1104      1103      1027      1008       659       690 
dram[10]:       381       354       202       166       156       160       464       472       832       840      1196      1184      1066      1023       718       676 
dram[11]:       357       345       176       154       131       164       429       437       777       785      1093      1089      1013       988       670       643 
dram[12]:       361       362       173       113       136       171       464       472       832       840      1186      1174      1074      1058       688       650 
dram[13]:       361       360       166       125       121       154       429       437       777       785      1106      1102      1003      1010       644       647 
dram[14]:       406       375       200       198       148       193       464       472       832       848      1188      1202      1098      1061       721       672 
dram[15]:       367       343       166       164       138       170       429       437       777       792      1093      1108      1008       976       683       632 
dram[16]:       399       387       195       214       148       192       464       480       832       856      1182      1238      1080      1049       703       709 
dram[17]:       373       378       191       183       131       170       429       444       777       800      1097      1141      1028      1022       674       679 
dram[18]:       383       373       187       172       149       168       464       488       832       864      1195      1214      1049      1043       708       678 
dram[19]:       382       370       175       167       142       151       429       451       777       807      1099      1135       998      1006       675       672 
dram[20]:       387       378       173       188       159       202       464       488       832       864      1198      1236      1071      1079       735       717 
dram[21]:       363       329       126       152       148       170       429       451       777       807      1105      1141       983       981       650       666 
dram[22]:       384       347       172       162       148       168       464       488       832       864      1201      1231      1056      1040       681       640 
dram[23]:       373       350       144       154       131       150       429       451       777       807      1110      1135      1004      1003       640       655 
dram[24]:       381       371       173       163       136       168       464       488       832       864      1194      1232      1040      1030       694       660 
dram[25]:       376       343       145       148       121       150       429       451       777       807      1101      1140       975       985       671       616 
dram[26]:       378       364       126       184       136       192       464       488       832       864      1186      1226      1024      1046       656       679 
dram[27]:       389       361       113       158       131       170       429       451       777       807      1095      1140      1000       994       646       619 
dram[28]:       384       370       162       174       137       180       464       488       832       864      1184      1227      1025      1055       656       683 
dram[29]:       394       347       157       143       141       161       429       451       778       807      1100      1138      1001       997       670       626 
dram[30]:       384       345       194       145       165       190       464       496       840       864      1198      1223      1056      1031       711       685 
dram[31]:       378       348       161       128       166       168       429       459       785       807      1094      1145       999       969       716       658 
total dram writes = 309533
bank skew: 1238/113 = 10.96
chip skew: 10263/9227 = 1.11
average mf latency per bank:
dram[0]:      20872     22328      6341      7338      3756      3717      3629      3540      3303      3392      4542      4458      4746      5021      6522      6936
dram[1]:      17969     18752      6179      6909      3733      3507      3180      3102      2997      2945      3915      3785      3994      3855      4988      5162
dram[2]:      19126     17876      6977      5887      3713      4063      3527      3522      3204      3227      4381      4332      4328      4361      6270      6576
dram[3]:      17691     16755      5639      5252      3203      3464      3280      3181      3109      3000      4136      4064      3974      3781      4943      5082
dram[4]:      19880     19034      6893      5647      3804      3337      3686      3574      3419      3331      4804      4603      4625      4441      6834      6284
dram[5]:      17341     17632      5442      5021      3298      3013      3130      3063      2936      2916      4037      4023      4023      4036      5741      5750
dram[6]:      16758     18052      5672      5138      3414      3405      3651      3615      3362      3394      4632      4660      4189      4392      5251      6186
dram[7]:      18292     18860      6102      6137      3400      3237      3362      3227      3194      3073      4430      4352      4429      4011      5374      5600
dram[8]:      21168     19014      6863      7015      3661      3527      3609      3571      3292      3247      4687      4453      4713      4300      7118      5992
dram[9]:      18371     18494      6546      7381      3420      3358      3077      3076      2817      2886      3759      3924      3760      3824      5106      5132
dram[10]:      20845     25969      6429      9219      3621      3932      3632      3557      3292      3254      4581      4682      4781      5483      7386      8346
dram[11]:      18745     19468      5504      6545      3195      3369      3211      3174      2967      2944      3955      4119      3903      3945      5204      5466
dram[12]:      19036     18094      8099      6256      3634      3834      3644      3622      3281      3299      4461      4618      4544      4286      6080      5557
dram[13]:      20249     19167      8545      6277      3521      3685      3229      3313      3005      3235      4032      4641      4327      4256      5877      5354
dram[14]:      21958     19644      7895      6546      3737      3872      3762      3624      3478      3380      5033      4702      5046      4574      7838      6782
dram[15]:      19277     19674      6287      5785      3216      3469      3037      3014      2853      2943      4037      4265      4235      4553      6034      6639
dram[16]:      18988     18312      6306      5830      3743      3550      3609      3683      3397      3467      4479      4626      4682      4565      5949      5704
dram[17]:      18615     18191      5302      5734      3308      3221      3022      3025      2870      2938      4024      4093      4299      4193      6161      5873
dram[18]:      20755     20148      6075      6813      3581      3535      3706      3689      3428      3418      4998      4921      4726      4628      6420      6310
dram[19]:      17656     17371      5565      5478      3284      3142      3040      3191      2837      2993      3922      4281      3882      3863      5240      4910
dram[20]:      17402     17675      5121      5672      3554      3738      3704      3672      3399      3337      4701      4754      4285      4208      5548      5558
dram[21]:      19644     20141      5881      6214      3307      3373      3038      3034      2966      3004      4177      4304      4587      4541      6264      6085
dram[22]:      20414     23141      6696      7499      3733      3614      3695      3626      3397      3419      4656      4886      4699      5175      6790      7823
dram[23]:      19148     19006      6488      6724      3381      3210      3131      3135      2890      2951      3837      4084      3988      4108      5722      5687
dram[24]:      19986     19683      5908      6909      3469      3619      3708      3765      3509      3538      5201      5234      4891      4668      7403      6560
dram[25]:      17532     18071      5738      6241      3119      3208      3174      3231      3013      3068      4193      4465      4041      4036      5393      5355
dram[26]:      20936     19486      7410      8545      3710      3977      3686      3697      3459      3411      4860      4993      4725      4432      6489      5809
dram[27]:      17829     18542      5426      6045      3027      3377      3173      3140      2942      2971      4173      4427      3958      4030      5086      5477
dram[28]:      21515     21900      8553      6981      3817      4045      3733      3728      3462      3495      5001      5229      4824      4973      6633      7154
dram[29]:      19105     20399      6740      6763      3575      3627      3159      3200      2941      3047      4158      4543      4196      4395      6105      6481
dram[30]:      21349     22994      7566      7696      4112      3869      3719      3686      3555      3516      4870      5234      4872      5399      7160      7674
dram[31]:      19660     19125      6378      6448      3663      3447      3092      3073      3071      2992      4142      4217      4545      4543      6535      5962
maximum mf latency per bank:
dram[0]:       8790      9092      7624      7402      6668      6016      5912      5899      5990      6117      7809      7686      8205      8058      7764      7439
dram[1]:       7066      7294      5866      5968      4966      5009      5136      5187      5160      5165      5473      5279      5924      5752      5809      5964
dram[2]:       8415      9144      5953      6342      5564      5531      5913      5939      5983      6021      6210      6169      6065      6553      6232      6079
dram[3]:       7047      7222      5731      5512      5240      5006      5495      5627      5857      5786      5860      5793      5769      5894      5993      5731
dram[4]:       9721      9900      8680      8604      5822      5569      6014      5944      6752      6518      7666      7747      7689      7497      8550      8549
dram[5]:       7252      7806      6469      4707      4964      4994      5150      5181      5256      5585      6299      6482      6357      6674      6505      6608
dram[6]:       7745      8564      4809      5553      5724      5722      5988      5960      6142      6168      6233      6575      6999      7654      6125      6777
dram[7]:       7239      7223      5242      5329      5378      5663      6367      5767      7040      6729      7205      6637      7530      6891      7695      7163
dram[8]:       9288      8392      9035      8106      5718      5690      5965      5918      6349      6174      8356      6991      9003      7852      9227      8557
dram[9]:       7621      7224      5960      5364      5904      5152      5171      5181      5256      5427      6203      6101      7170      6221      7114      6450
dram[10]:       9123      9467      8288      7838      6676      7588      6024      6017      6128      7172      7911      8033      7809      8437      8224      8554
dram[11]:       7804      8000      5223      5121      5154      5115      5150      5181      5354      5355      7303      7624      7052      7309      7234      7376
dram[12]:       7093      7145      5852      5345      5696      5675      6093      6108      6468      6380      6226      6488      6431      6393      6288      5846
dram[13]:       7301      7510      6308      5843      6886      5936      5150      6323      5593      6741      5960      6935      7493      7149      6937      7231
dram[14]:       9048      8699      7452      6671      5690      5639      5986      6017      6502      6220      7499      6504      7652      6531      7603      6706
dram[15]:       7899      8889      5603      6051      4964      4993      5150      5181      5256      6362      5877      6894      5961      6840      5918      6432
dram[16]:       7490      7428      5940      5579      5826      5535      5949      6131      6278      6256      6494      6354      6293      6429      6162      5889
dram[17]:       8332      7927      6405      5737      4964      5002      5150      5177      5289      6028      6835      6112      6541      6170      6435      6088
dram[18]:      10233      9425      7239      7023      5564      5507      6011      6024      7104      6190      7484      6925      7497      7009      7566      6862
dram[19]:       7294      7207      5347      5052      4969      4986      5187      5857      5272      5959      5260      5946      5424      5903      5542      5857
dram[20]:       7221      7143      5257      5697      5568      5632      6032      5982      6131      6159      6271      6203      6132      6099      5867      6122
dram[21]:       8083      7866      6050      5722      4969      4986      5188      5204      5384      5434      6238      5934      6306      5958      6288      5731
dram[22]:       8836      9614      7747      8487      5612      5593      5902      5940      6104      6891      9237      9690      8906      9470      8925      9639
dram[23]:       7346      7518      5624      5460      5578      5345      5187      5204      5272      5432      5501      5783      5661      6369      6538      6430
dram[24]:       9868      9276      8219      5873      5627      5598      6078      5991      6567      6203      7696      8012      8716      8002      8878      8318
dram[25]:       7254      7144      5449      5668      4969      4992      5187      5371      6065      6486      6821      6606      6592      6671      6739      6741
dram[26]:       7356      7373      6612      6657      6804      6641      5890      5955      6123      6120      6052      6102      6361      6695      6326      6690
dram[27]:       7234      7140      5245      5252      5015      5243      5188      5281      5684      5841      5935      5892      6146      5947      6196      6249
dram[28]:       9356      9760      7927      6977      6336      5630      6019      5978      6091      6260      7148      7481      7875      7555      7928      7850
dram[29]:       8925      8942      6103      5857      5381      5449      5188      5266      6019      5807      6681      6942      7704      7711      7788      7878
dram[30]:       8850      8944      6244      6833      5588      5578      6068      6065      6269      6344      6813      7231      6886      6969      6658      6911
dram[31]:       9021      8092      5742      5143      4969      4986      5196      5236      5923      6058      6976      6087      7307      6355      7436      6288
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 220): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25358 n_act=5034 n_pre=5018 n_ref_event=0 n_req=19252 n_rd=16363 n_rd_L2_A=0 n_write=0 n_wr_bk=10030 bw_util=0.4643
n_activity=50543 dram_eff=0.5222
bk0: 860a 43839i bk1: 844a 44966i bk2: 732a 49081i bk3: 728a 49088i bk4: 735a 50813i bk5: 724a 51110i bk6: 900a 46697i bk7: 928a 46092i bk8: 1216a 38659i bk9: 1224a 37898i bk10: 1280a 32937i bk11: 1280a 32409i bk12: 1280a 32383i bk13: 1280a 33161i bk14: 1184a 38205i bk15: 1168a 37390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738131
Row_Buffer_Locality_read = 0.805194
Row_Buffer_Locality_write = 0.355199
Bank_Level_Parallism = 5.342290
Bank_Level_Parallism_Col = 3.569798
Bank_Level_Parallism_Ready = 1.613344
write_to_read_ratio_blp_rw_average = 0.431639
GrpLevelPara = 2.594028 

BW Util details:
bwutil = 0.464298 
total_CMD = 56845 
util_bw = 26393 
Wasted_Col = 20766 
Wasted_Row = 2261 
Idle = 7425 

BW Util Bottlenecks: 
RCDc_limit = 16806 
RCDWRc_limit = 9068 
WTRc_limit = 10680 
RTWc_limit = 26243 
CCDLc_limit = 11823 
rwq = 0 
CCDLc_limit_alone = 9126 
WTRc_limit_alone = 9736 
RTWc_limit_alone = 24490 

Commands details: 
total_CMD = 56845 
n_nop = 25358 
Read = 16363 
Write = 0 
L2_Alloc = 0 
L2_WB = 10030 
n_act = 5034 
n_pre = 5018 
n_ref = 0 
n_req = 19252 
total_req = 26393 

Dual Bus Interface Util: 
issued_total_row = 10052 
issued_total_col = 26393 
Row_Bus_Util =  0.176832 
CoL_Bus_Util = 0.464298 
Either_Row_CoL_Bus_Util = 0.553910 
Issued_on_Two_Bus_Simul_Util = 0.087220 
issued_two_Eff = 0.157462 
queue_avg = 25.615938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6159
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 228): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27378 n_act=5259 n_pre=5244 n_ref_event=0 n_req=17369 n_rd=14487 n_rd_L2_A=0 n_write=0 n_wr_bk=9504 bw_util=0.422
n_activity=49349 dram_eff=0.4861
bk0: 777a 43972i bk1: 759a 44009i bk2: 665a 48936i bk3: 662a 49359i bk4: 664a 50733i bk5: 660a 50850i bk6: 792a 46033i bk7: 813a 45580i bk8: 1064a 39221i bk9: 1071a 38130i bk10: 1120a 33613i bk11: 1120a 32727i bk12: 1120a 32283i bk13: 1120a 32973i bk14: 1047a 37298i bk15: 1033a 37092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696662
Row_Buffer_Locality_read = 0.768010
Row_Buffer_Locality_write = 0.334501
Bank_Level_Parallism = 5.554992
Bank_Level_Parallism_Col = 3.612915
Bank_Level_Parallism_Ready = 1.599808
write_to_read_ratio_blp_rw_average = 0.450651
GrpLevelPara = 2.598507 

BW Util details:
bwutil = 0.422042 
total_CMD = 56845 
util_bw = 23991 
Wasted_Col = 20422 
Wasted_Row = 3121 
Idle = 9311 

BW Util Bottlenecks: 
RCDc_limit = 18502 
RCDWRc_limit = 9331 
WTRc_limit = 9454 
RTWc_limit = 25869 
CCDLc_limit = 10882 
rwq = 0 
CCDLc_limit_alone = 8363 
WTRc_limit_alone = 8606 
RTWc_limit_alone = 24198 

Commands details: 
total_CMD = 56845 
n_nop = 27378 
Read = 14487 
Write = 0 
L2_Alloc = 0 
L2_WB = 9504 
n_act = 5259 
n_pre = 5244 
n_ref = 0 
n_req = 17369 
total_req = 23991 

Dual Bus Interface Util: 
issued_total_row = 10503 
issued_total_col = 23991 
Row_Bus_Util =  0.184766 
CoL_Bus_Util = 0.422042 
Either_Row_CoL_Bus_Util = 0.518375 
Issued_on_Two_Bus_Simul_Util = 0.088433 
issued_two_Eff = 0.170598 
queue_avg = 23.436943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4369
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 231): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25069 n_act=5080 n_pre=5065 n_ref_event=0 n_req=19393 n_rd=16454 n_rd_L2_A=0 n_write=0 n_wr_bk=10255 bw_util=0.4699
n_activity=51187 dram_eff=0.5218
bk0: 876a 43882i bk1: 864a 43519i bk2: 740a 49281i bk3: 740a 48494i bk4: 728a 51048i bk5: 748a 50940i bk6: 900a 46490i bk7: 924a 45825i bk8: 1216a 38553i bk9: 1224a 38014i bk10: 1280a 33072i bk11: 1280a 33423i bk12: 1280a 32681i bk13: 1280a 33403i bk14: 1192a 36966i bk15: 1182a 36766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737768
Row_Buffer_Locality_read = 0.804205
Row_Buffer_Locality_write = 0.363356
Bank_Level_Parallism = 5.328462
Bank_Level_Parallism_Col = 3.588858
Bank_Level_Parallism_Ready = 1.619978
write_to_read_ratio_blp_rw_average = 0.429935
GrpLevelPara = 2.602295 

BW Util details:
bwutil = 0.469857 
total_CMD = 56845 
util_bw = 26709 
Wasted_Col = 20491 
Wasted_Row = 2821 
Idle = 6824 

BW Util Bottlenecks: 
RCDc_limit = 16995 
RCDWRc_limit = 8885 
WTRc_limit = 10059 
RTWc_limit = 25699 
CCDLc_limit = 11690 
rwq = 0 
CCDLc_limit_alone = 9084 
WTRc_limit_alone = 9129 
RTWc_limit_alone = 24023 

Commands details: 
total_CMD = 56845 
n_nop = 25069 
Read = 16454 
Write = 0 
L2_Alloc = 0 
L2_WB = 10255 
n_act = 5080 
n_pre = 5065 
n_ref = 0 
n_req = 19393 
total_req = 26709 

Dual Bus Interface Util: 
issued_total_row = 10145 
issued_total_col = 26709 
Row_Bus_Util =  0.178468 
CoL_Bus_Util = 0.469857 
Either_Row_CoL_Bus_Util = 0.558994 
Issued_on_Two_Bus_Simul_Util = 0.089331 
issued_two_Eff = 0.159806 
queue_avg = 25.072443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0724
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 216): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27122 n_act=5260 n_pre=5247 n_ref_event=0 n_req=17414 n_rd=14510 n_rd_L2_A=0 n_write=0 n_wr_bk=9562 bw_util=0.4235
n_activity=49480 dram_eff=0.4865
bk0: 771a 43897i bk1: 773a 44346i bk2: 668a 49096i bk3: 661a 49388i bk4: 665a 50285i bk5: 679a 50484i bk6: 815a 46011i bk7: 833a 45578i bk8: 1064a 38170i bk9: 1071a 37485i bk10: 1120a 32927i bk11: 1120a 32629i bk12: 1114a 33705i bk13: 1114a 33289i bk14: 1023a 37278i bk15: 1019a 37666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697233
Row_Buffer_Locality_read = 0.767466
Row_Buffer_Locality_write = 0.341931
Bank_Level_Parallism = 5.520713
Bank_Level_Parallism_Col = 3.585282
Bank_Level_Parallism_Ready = 1.595671
write_to_read_ratio_blp_rw_average = 0.453417
GrpLevelPara = 2.579183 

BW Util details:
bwutil = 0.423467 
total_CMD = 56845 
util_bw = 24072 
Wasted_Col = 20868 
Wasted_Row = 3000 
Idle = 8905 

BW Util Bottlenecks: 
RCDc_limit = 18957 
RCDWRc_limit = 9526 
WTRc_limit = 8465 
RTWc_limit = 27168 
CCDLc_limit = 11079 
rwq = 0 
CCDLc_limit_alone = 8535 
WTRc_limit_alone = 7768 
RTWc_limit_alone = 25321 

Commands details: 
total_CMD = 56845 
n_nop = 27122 
Read = 14510 
Write = 0 
L2_Alloc = 0 
L2_WB = 9562 
n_act = 5260 
n_pre = 5247 
n_ref = 0 
n_req = 17414 
total_req = 24072 

Dual Bus Interface Util: 
issued_total_row = 10507 
issued_total_col = 24072 
Row_Bus_Util =  0.184836 
CoL_Bus_Util = 0.423467 
Either_Row_CoL_Bus_Util = 0.522878 
Issued_on_Two_Bus_Simul_Util = 0.085425 
issued_two_Eff = 0.163375 
queue_avg = 23.229465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2295
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 182): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25589 n_act=4997 n_pre=4984 n_ref_event=0 n_req=19143 n_rd=16221 n_rd_L2_A=0 n_write=0 n_wr_bk=10030 bw_util=0.4618
n_activity=50430 dram_eff=0.5205
bk0: 848a 44188i bk1: 828a 44716i bk2: 716a 49246i bk3: 696a 50092i bk4: 718a 51259i bk5: 716a 51511i bk6: 904a 46847i bk7: 920a 46292i bk8: 1216a 38029i bk9: 1224a 37615i bk10: 1280a 33143i bk11: 1280a 32965i bk12: 1280a 32631i bk13: 1276a 32879i bk14: 1172a 36844i bk15: 1147a 37480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737948
Row_Buffer_Locality_read = 0.803464
Row_Buffer_Locality_write = 0.365990
Bank_Level_Parallism = 5.371286
Bank_Level_Parallism_Col = 3.618256
Bank_Level_Parallism_Ready = 1.631938
write_to_read_ratio_blp_rw_average = 0.435306
GrpLevelPara = 2.618321 

BW Util details:
bwutil = 0.461800 
total_CMD = 56845 
util_bw = 26251 
Wasted_Col = 19928 
Wasted_Row = 2759 
Idle = 7907 

BW Util Bottlenecks: 
RCDc_limit = 16702 
RCDWRc_limit = 8943 
WTRc_limit = 9398 
RTWc_limit = 26175 
CCDLc_limit = 11531 
rwq = 0 
CCDLc_limit_alone = 8826 
WTRc_limit_alone = 8493 
RTWc_limit_alone = 24375 

Commands details: 
total_CMD = 56845 
n_nop = 25589 
Read = 16221 
Write = 0 
L2_Alloc = 0 
L2_WB = 10030 
n_act = 4997 
n_pre = 4984 
n_ref = 0 
n_req = 19143 
total_req = 26251 

Dual Bus Interface Util: 
issued_total_row = 9981 
issued_total_col = 26251 
Row_Bus_Util =  0.175583 
CoL_Bus_Util = 0.461800 
Either_Row_CoL_Bus_Util = 0.549846 
Issued_on_Two_Bus_Simul_Util = 0.087536 
issued_two_Eff = 0.159201 
queue_avg = 24.939766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9398
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 200): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27666 n_act=5195 n_pre=5181 n_ref_event=0 n_req=17275 n_rd=14419 n_rd_L2_A=0 n_write=0 n_wr_bk=9329 bw_util=0.4178
n_activity=49334 dram_eff=0.4814
bk0: 766a 43746i bk1: 751a 44636i bk2: 644a 49313i bk3: 649a 49776i bk4: 666a 50857i bk5: 671a 50533i bk6: 804a 45919i bk7: 821a 45535i bk8: 1064a 38343i bk9: 1071a 38869i bk10: 1120a 33491i bk11: 1120a 33155i bk12: 1120a 32677i bk13: 1113a 34129i bk14: 1029a 37067i bk15: 1010a 38402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698329
Row_Buffer_Locality_read = 0.766986
Row_Buffer_Locality_write = 0.345907
Bank_Level_Parallism = 5.472009
Bank_Level_Parallism_Col = 3.588547
Bank_Level_Parallism_Ready = 1.608262
write_to_read_ratio_blp_rw_average = 0.445490
GrpLevelPara = 2.579182 

BW Util details:
bwutil = 0.417768 
total_CMD = 56845 
util_bw = 23748 
Wasted_Col = 20394 
Wasted_Row = 3427 
Idle = 9276 

BW Util Bottlenecks: 
RCDc_limit = 18407 
RCDWRc_limit = 9433 
WTRc_limit = 9806 
RTWc_limit = 24427 
CCDLc_limit = 10934 
rwq = 0 
CCDLc_limit_alone = 8411 
WTRc_limit_alone = 8944 
RTWc_limit_alone = 22766 

Commands details: 
total_CMD = 56845 
n_nop = 27666 
Read = 14419 
Write = 0 
L2_Alloc = 0 
L2_WB = 9329 
n_act = 5195 
n_pre = 5181 
n_ref = 0 
n_req = 17275 
total_req = 23748 

Dual Bus Interface Util: 
issued_total_row = 10376 
issued_total_col = 23748 
Row_Bus_Util =  0.182531 
CoL_Bus_Util = 0.417768 
Either_Row_CoL_Bus_Util = 0.513308 
Issued_on_Two_Bus_Simul_Util = 0.086991 
issued_two_Eff = 0.169471 
queue_avg = 23.368019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.368
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 191): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25347 n_act=5046 n_pre=5033 n_ref_event=0 n_req=19390 n_rd=16480 n_rd_L2_A=0 n_write=0 n_wr_bk=10005 bw_util=0.4659
n_activity=50612 dram_eff=0.5233
bk0: 876a 43238i bk1: 864a 44047i bk2: 756a 48802i bk3: 740a 49403i bk4: 776a 50911i bk5: 764a 51120i bk6: 912a 46283i bk7: 944a 45723i bk8: 1216a 38251i bk9: 1224a 37614i bk10: 1280a 33224i bk11: 1280a 32709i bk12: 1268a 33804i bk13: 1272a 33507i bk14: 1172a 36812i bk15: 1136a 37604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738750
Row_Buffer_Locality_read = 0.802620
Row_Buffer_Locality_write = 0.369031
Bank_Level_Parallism = 5.387821
Bank_Level_Parallism_Col = 3.648444
Bank_Level_Parallism_Ready = 1.619445
write_to_read_ratio_blp_rw_average = 0.436713
GrpLevelPara = 2.597863 

BW Util details:
bwutil = 0.465916 
total_CMD = 56845 
util_bw = 26485 
Wasted_Col = 20080 
Wasted_Row = 2767 
Idle = 7513 

BW Util Bottlenecks: 
RCDc_limit = 17129 
RCDWRc_limit = 8769 
WTRc_limit = 9359 
RTWc_limit = 25151 
CCDLc_limit = 12031 
rwq = 0 
CCDLc_limit_alone = 9261 
WTRc_limit_alone = 8465 
RTWc_limit_alone = 23275 

Commands details: 
total_CMD = 56845 
n_nop = 25347 
Read = 16480 
Write = 0 
L2_Alloc = 0 
L2_WB = 10005 
n_act = 5046 
n_pre = 5033 
n_ref = 0 
n_req = 19390 
total_req = 26485 

Dual Bus Interface Util: 
issued_total_row = 10079 
issued_total_col = 26485 
Row_Bus_Util =  0.177307 
CoL_Bus_Util = 0.465916 
Either_Row_CoL_Bus_Util = 0.554103 
Issued_on_Two_Bus_Simul_Util = 0.089120 
issued_two_Eff = 0.160836 
queue_avg = 25.224453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2245
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 228): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27412 n_act=5241 n_pre=5228 n_ref_event=0 n_req=17454 n_rd=14628 n_rd_L2_A=0 n_write=0 n_wr_bk=9317 bw_util=0.4212
n_activity=48755 dram_eff=0.4911
bk0: 794a 43040i bk1: 774a 43562i bk2: 680a 48613i bk3: 682a 48580i bk4: 692a 50245i bk5: 694a 50372i bk6: 806a 45919i bk7: 820a 45433i bk8: 1064a 38903i bk9: 1071a 38054i bk10: 1120a 33572i bk11: 1120a 32333i bk12: 1117a 33233i bk13: 1117a 32920i bk14: 1051a 38449i bk15: 1026a 37880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699174
Row_Buffer_Locality_read = 0.768179
Row_Buffer_Locality_write = 0.338571
Bank_Level_Parallism = 5.635982
Bank_Level_Parallism_Col = 3.658927
Bank_Level_Parallism_Ready = 1.614951
write_to_read_ratio_blp_rw_average = 0.434315
GrpLevelPara = 2.597379 

BW Util details:
bwutil = 0.421233 
total_CMD = 56845 
util_bw = 23945 
Wasted_Col = 20268 
Wasted_Row = 2955 
Idle = 9677 

BW Util Bottlenecks: 
RCDc_limit = 18956 
RCDWRc_limit = 9024 
WTRc_limit = 9988 
RTWc_limit = 24924 
CCDLc_limit = 11268 
rwq = 0 
CCDLc_limit_alone = 8554 
WTRc_limit_alone = 8990 
RTWc_limit_alone = 23208 

Commands details: 
total_CMD = 56845 
n_nop = 27412 
Read = 14628 
Write = 0 
L2_Alloc = 0 
L2_WB = 9317 
n_act = 5241 
n_pre = 5228 
n_ref = 0 
n_req = 17454 
total_req = 23945 

Dual Bus Interface Util: 
issued_total_row = 10469 
issued_total_col = 23945 
Row_Bus_Util =  0.184167 
CoL_Bus_Util = 0.421233 
Either_Row_CoL_Bus_Util = 0.517776 
Issued_on_Two_Bus_Simul_Util = 0.087624 
issued_two_Eff = 0.169232 
queue_avg = 23.883490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8835
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 238): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25652 n_act=4960 n_pre=4948 n_ref_event=0 n_req=19127 n_rd=16288 n_rd_L2_A=0 n_write=0 n_wr_bk=9879 bw_util=0.4603
n_activity=49948 dram_eff=0.5239
bk0: 848a 43973i bk1: 840a 43918i bk2: 716a 49377i bk3: 716a 49549i bk4: 712a 51275i bk5: 736a 51500i bk6: 900a 46527i bk7: 920a 46442i bk8: 1216a 37978i bk9: 1224a 37835i bk10: 1280a 32748i bk11: 1280a 32783i bk12: 1280a 33013i bk13: 1276a 33520i bk14: 1168a 37061i bk15: 1176a 37777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740229
Row_Buffer_Locality_read = 0.802701
Row_Buffer_Locality_write = 0.379738
Bank_Level_Parallism = 5.417205
Bank_Level_Parallism_Col = 3.649147
Bank_Level_Parallism_Ready = 1.655215
write_to_read_ratio_blp_rw_average = 0.432946
GrpLevelPara = 2.624547 

BW Util details:
bwutil = 0.460322 
total_CMD = 56845 
util_bw = 26167 
Wasted_Col = 19936 
Wasted_Row = 2511 
Idle = 8231 

BW Util Bottlenecks: 
RCDc_limit = 17000 
RCDWRc_limit = 8469 
WTRc_limit = 9811 
RTWc_limit = 26026 
CCDLc_limit = 11523 
rwq = 0 
CCDLc_limit_alone = 8776 
WTRc_limit_alone = 8852 
RTWc_limit_alone = 24238 

Commands details: 
total_CMD = 56845 
n_nop = 25652 
Read = 16288 
Write = 0 
L2_Alloc = 0 
L2_WB = 9879 
n_act = 4960 
n_pre = 4948 
n_ref = 0 
n_req = 19127 
total_req = 26167 

Dual Bus Interface Util: 
issued_total_row = 9908 
issued_total_col = 26167 
Row_Bus_Util =  0.174299 
CoL_Bus_Util = 0.460322 
Either_Row_CoL_Bus_Util = 0.548738 
Issued_on_Two_Bus_Simul_Util = 0.085883 
issued_two_Eff = 0.156509 
queue_avg = 25.101240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1012
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 246): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27464 n_act=5218 n_pre=5202 n_ref_event=0 n_req=17245 n_rd=14434 n_rd_L2_A=0 n_write=0 n_wr_bk=9363 bw_util=0.4186
n_activity=49073 dram_eff=0.4849
bk0: 763a 44054i bk1: 773a 44141i bk2: 655a 49231i bk3: 658a 49245i bk4: 627a 50783i bk5: 673a 51025i bk6: 791a 46211i bk7: 805a 46612i bk8: 1064a 38744i bk9: 1071a 38819i bk10: 1120a 34482i bk11: 1120a 33650i bk12: 1120a 33377i bk13: 1117a 33218i bk14: 1036a 37966i bk15: 1041a 37700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697286
Row_Buffer_Locality_read = 0.768202
Row_Buffer_Locality_write = 0.332859
Bank_Level_Parallism = 5.474150
Bank_Level_Parallism_Col = 3.513912
Bank_Level_Parallism_Ready = 1.594739
write_to_read_ratio_blp_rw_average = 0.444369
GrpLevelPara = 2.550241 

BW Util details:
bwutil = 0.418630 
total_CMD = 56845 
util_bw = 23797 
Wasted_Col = 20291 
Wasted_Row = 2952 
Idle = 9805 

BW Util Bottlenecks: 
RCDc_limit = 18758 
RCDWRc_limit = 9546 
WTRc_limit = 9180 
RTWc_limit = 23509 
CCDLc_limit = 10641 
rwq = 0 
CCDLc_limit_alone = 8367 
WTRc_limit_alone = 8391 
RTWc_limit_alone = 22024 

Commands details: 
total_CMD = 56845 
n_nop = 27464 
Read = 14434 
Write = 0 
L2_Alloc = 0 
L2_WB = 9363 
n_act = 5218 
n_pre = 5202 
n_ref = 0 
n_req = 17245 
total_req = 23797 

Dual Bus Interface Util: 
issued_total_row = 10420 
issued_total_col = 23797 
Row_Bus_Util =  0.183305 
CoL_Bus_Util = 0.418630 
Either_Row_CoL_Bus_Util = 0.516862 
Issued_on_Two_Bus_Simul_Util = 0.085073 
issued_two_Eff = 0.164596 
queue_avg = 22.946926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.9469
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 210): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25513 n_act=4994 n_pre=4981 n_ref_event=0 n_req=19368 n_rd=16530 n_rd_L2_A=0 n_write=0 n_wr_bk=9846 bw_util=0.464
n_activity=49762 dram_eff=0.53
bk0: 896a 44160i bk1: 864a 43829i bk2: 772a 48504i bk3: 732a 49275i bk4: 758a 51254i bk5: 748a 51206i bk6: 912a 45710i bk7: 932a 44942i bk8: 1216a 37837i bk9: 1224a 37528i bk10: 1280a 33041i bk11: 1280a 32466i bk12: 1280a 32468i bk13: 1280a 32758i bk14: 1196a 37257i bk15: 1160a 38150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741532
Row_Buffer_Locality_read = 0.805189
Row_Buffer_Locality_write = 0.366036
Bank_Level_Parallism = 5.508423
Bank_Level_Parallism_Col = 3.708030
Bank_Level_Parallism_Ready = 1.629815
write_to_read_ratio_blp_rw_average = 0.435276
GrpLevelPara = 2.678375 

BW Util details:
bwutil = 0.463999 
total_CMD = 56845 
util_bw = 26376 
Wasted_Col = 20147 
Wasted_Row = 2214 
Idle = 8108 

BW Util Bottlenecks: 
RCDc_limit = 17189 
RCDWRc_limit = 8413 
WTRc_limit = 10001 
RTWc_limit = 28996 
CCDLc_limit = 11648 
rwq = 0 
CCDLc_limit_alone = 8782 
WTRc_limit_alone = 9062 
RTWc_limit_alone = 27069 

Commands details: 
total_CMD = 56845 
n_nop = 25513 
Read = 16530 
Write = 0 
L2_Alloc = 0 
L2_WB = 9846 
n_act = 4994 
n_pre = 4981 
n_ref = 0 
n_req = 19368 
total_req = 26376 

Dual Bus Interface Util: 
issued_total_row = 9975 
issued_total_col = 26376 
Row_Bus_Util =  0.175477 
CoL_Bus_Util = 0.463999 
Either_Row_CoL_Bus_Util = 0.551183 
Issued_on_Two_Bus_Simul_Util = 0.088293 
issued_two_Eff = 0.160188 
queue_avg = 24.847006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.847
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 95): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27893 n_act=5142 n_pre=5126 n_ref_event=0 n_req=17127 n_rd=14340 n_rd_L2_A=0 n_write=0 n_wr_bk=9247 bw_util=0.4149
n_activity=48994 dram_eff=0.4814
bk0: 757a 44116i bk1: 743a 45146i bk2: 645a 49204i bk3: 638a 49474i bk4: 648a 50758i bk5: 658a 51004i bk6: 798a 46580i bk7: 812a 46242i bk8: 1064a 38794i bk9: 1071a 38615i bk10: 1120a 34079i bk11: 1120a 33374i bk12: 1120a 34204i bk13: 1120a 33960i bk14: 1018a 37479i bk15: 1008a 38473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699772
Row_Buffer_Locality_read = 0.770502
Row_Buffer_Locality_write = 0.335845
Bank_Level_Parallism = 5.429173
Bank_Level_Parallism_Col = 3.554771
Bank_Level_Parallism_Ready = 1.609064
write_to_read_ratio_blp_rw_average = 0.454294
GrpLevelPara = 2.564866 

BW Util details:
bwutil = 0.414935 
total_CMD = 56845 
util_bw = 23587 
Wasted_Col = 19979 
Wasted_Row = 3429 
Idle = 9850 

BW Util Bottlenecks: 
RCDc_limit = 18352 
RCDWRc_limit = 9296 
WTRc_limit = 8425 
RTWc_limit = 24119 
CCDLc_limit = 10743 
rwq = 0 
CCDLc_limit_alone = 8310 
WTRc_limit_alone = 7642 
RTWc_limit_alone = 22469 

Commands details: 
total_CMD = 56845 
n_nop = 27893 
Read = 14340 
Write = 0 
L2_Alloc = 0 
L2_WB = 9247 
n_act = 5142 
n_pre = 5126 
n_ref = 0 
n_req = 17127 
total_req = 23587 

Dual Bus Interface Util: 
issued_total_row = 10268 
issued_total_col = 23587 
Row_Bus_Util =  0.180632 
CoL_Bus_Util = 0.414935 
Either_Row_CoL_Bus_Util = 0.509315 
Issued_on_Two_Bus_Simul_Util = 0.086252 
issued_two_Eff = 0.169349 
queue_avg = 22.879549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.8795
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 226): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25614 n_act=4975 n_pre=4960 n_ref_event=0 n_req=19245 n_rd=16444 n_rd_L2_A=0 n_write=0 n_wr_bk=9738 bw_util=0.4606
n_activity=50200 dram_eff=0.5216
bk0: 864a 44746i bk1: 868a 44487i bk2: 744a 49147i bk3: 740a 49739i bk4: 740a 51132i bk5: 748a 51066i bk6: 908a 46442i bk7: 924a 46362i bk8: 1216a 37835i bk9: 1224a 37538i bk10: 1280a 33158i bk11: 1280a 33781i bk12: 1280a 33206i bk13: 1280a 33256i bk14: 1172a 37280i bk15: 1176a 38401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741103
Row_Buffer_Locality_read = 0.807503
Row_Buffer_Locality_write = 0.347277
Bank_Level_Parallism = 5.337946
Bank_Level_Parallism_Col = 3.596457
Bank_Level_Parallism_Ready = 1.620121
write_to_read_ratio_blp_rw_average = 0.431266
GrpLevelPara = 2.595128 

BW Util details:
bwutil = 0.460586 
total_CMD = 56845 
util_bw = 26182 
Wasted_Col = 20019 
Wasted_Row = 2724 
Idle = 7920 

BW Util Bottlenecks: 
RCDc_limit = 16647 
RCDWRc_limit = 8669 
WTRc_limit = 9080 
RTWc_limit = 26174 
CCDLc_limit = 11557 
rwq = 0 
CCDLc_limit_alone = 8839 
WTRc_limit_alone = 8137 
RTWc_limit_alone = 24399 

Commands details: 
total_CMD = 56845 
n_nop = 25614 
Read = 16444 
Write = 0 
L2_Alloc = 0 
L2_WB = 9738 
n_act = 4975 
n_pre = 4960 
n_ref = 0 
n_req = 19245 
total_req = 26182 

Dual Bus Interface Util: 
issued_total_row = 9935 
issued_total_col = 26182 
Row_Bus_Util =  0.174774 
CoL_Bus_Util = 0.460586 
Either_Row_CoL_Bus_Util = 0.549406 
Issued_on_Two_Bus_Simul_Util = 0.085953 
issued_two_Eff = 0.156447 
queue_avg = 24.434216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4342
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 222): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27471 n_act=5228 n_pre=5213 n_ref_event=0 n_req=17361 n_rd=14564 n_rd_L2_A=0 n_write=0 n_wr_bk=9204 bw_util=0.4181
n_activity=49314 dram_eff=0.482
bk0: 778a 44254i bk1: 786a 44229i bk2: 662a 48869i bk3: 689a 49468i bk4: 661a 50969i bk5: 688a 50559i bk6: 792a 45990i bk7: 820a 45722i bk8: 1064a 38182i bk9: 1071a 37895i bk10: 1120a 33180i bk11: 1120a 32786i bk12: 1120a 34332i bk13: 1120a 33415i bk14: 1041a 37398i bk15: 1032a 37464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698339
Row_Buffer_Locality_read = 0.768961
Row_Buffer_Locality_write = 0.326221
Bank_Level_Parallism = 5.455917
Bank_Level_Parallism_Col = 3.535417
Bank_Level_Parallism_Ready = 1.553980
write_to_read_ratio_blp_rw_average = 0.445799
GrpLevelPara = 2.538062 

BW Util details:
bwutil = 0.418119 
total_CMD = 56845 
util_bw = 23768 
Wasted_Col = 21209 
Wasted_Row = 3069 
Idle = 8799 

BW Util Bottlenecks: 
RCDc_limit = 19162 
RCDWRc_limit = 9222 
WTRc_limit = 8920 
RTWc_limit = 26695 
CCDLc_limit = 11525 
rwq = 0 
CCDLc_limit_alone = 8881 
WTRc_limit_alone = 8156 
RTWc_limit_alone = 24815 

Commands details: 
total_CMD = 56845 
n_nop = 27471 
Read = 14564 
Write = 0 
L2_Alloc = 0 
L2_WB = 9204 
n_act = 5228 
n_pre = 5213 
n_ref = 0 
n_req = 17361 
total_req = 23768 

Dual Bus Interface Util: 
issued_total_row = 10441 
issued_total_col = 23768 
Row_Bus_Util =  0.183675 
CoL_Bus_Util = 0.418119 
Either_Row_CoL_Bus_Util = 0.516738 
Issued_on_Two_Bus_Simul_Util = 0.085056 
issued_two_Eff = 0.164601 
queue_avg = 23.179066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.1791
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 217): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25129 n_act=5129 n_pre=5114 n_ref_event=0 n_req=19352 n_rd=16480 n_rd_L2_A=0 n_write=0 n_wr_bk=10039 bw_util=0.4665
n_activity=50625 dram_eff=0.5238
bk0: 872a 43131i bk1: 860a 43745i bk2: 748a 49307i bk3: 748a 49402i bk4: 756a 50970i bk5: 756a 50573i bk6: 908a 46213i bk7: 928a 45825i bk8: 1216a 38950i bk9: 1224a 37724i bk10: 1280a 32593i bk11: 1280a 32594i bk12: 1276a 31353i bk13: 1276a 32654i bk14: 1184a 36748i bk15: 1168a 37417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734843
Row_Buffer_Locality_read = 0.800667
Row_Buffer_Locality_write = 0.356470
Bank_Level_Parallism = 5.451151
Bank_Level_Parallism_Col = 3.630162
Bank_Level_Parallism_Ready = 1.629436
write_to_read_ratio_blp_rw_average = 0.426521
GrpLevelPara = 2.638516 

BW Util details:
bwutil = 0.466514 
total_CMD = 56845 
util_bw = 26519 
Wasted_Col = 20669 
Wasted_Row = 2281 
Idle = 7376 

BW Util Bottlenecks: 
RCDc_limit = 17752 
RCDWRc_limit = 8907 
WTRc_limit = 10814 
RTWc_limit = 27095 
CCDLc_limit = 11649 
rwq = 0 
CCDLc_limit_alone = 8843 
WTRc_limit_alone = 9768 
RTWc_limit_alone = 25335 

Commands details: 
total_CMD = 56845 
n_nop = 25129 
Read = 16480 
Write = 0 
L2_Alloc = 0 
L2_WB = 10039 
n_act = 5129 
n_pre = 5114 
n_ref = 0 
n_req = 19352 
total_req = 26519 

Dual Bus Interface Util: 
issued_total_row = 10243 
issued_total_col = 26519 
Row_Bus_Util =  0.180192 
CoL_Bus_Util = 0.466514 
Either_Row_CoL_Bus_Util = 0.557938 
Issued_on_Two_Bus_Simul_Util = 0.088768 
issued_two_Eff = 0.159100 
queue_avg = 25.022835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0228
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 76): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27797 n_act=5159 n_pre=5143 n_ref_event=0 n_req=17148 n_rd=14340 n_rd_L2_A=0 n_write=0 n_wr_bk=9283 bw_util=0.4156
n_activity=49207 dram_eff=0.4801
bk0: 746a 44580i bk1: 747a 44977i bk2: 649a 49857i bk3: 645a 49972i bk4: 651a 50903i bk5: 647a 51049i bk6: 788a 46441i bk7: 813a 45305i bk8: 1064a 38956i bk9: 1071a 37849i bk10: 1120a 33302i bk11: 1120a 32972i bk12: 1117a 32756i bk13: 1117a 33955i bk14: 1035a 37371i bk15: 1010a 37975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699149
Row_Buffer_Locality_read = 0.770502
Row_Buffer_Locality_write = 0.334758
Bank_Level_Parallism = 5.440667
Bank_Level_Parallism_Col = 3.536986
Bank_Level_Parallism_Ready = 1.586843
write_to_read_ratio_blp_rw_average = 0.458900
GrpLevelPara = 2.556866 

BW Util details:
bwutil = 0.415569 
total_CMD = 56845 
util_bw = 23623 
Wasted_Col = 20878 
Wasted_Row = 3002 
Idle = 9342 

BW Util Bottlenecks: 
RCDc_limit = 18482 
RCDWRc_limit = 9557 
WTRc_limit = 9302 
RTWc_limit = 26131 
CCDLc_limit = 11355 
rwq = 0 
CCDLc_limit_alone = 8798 
WTRc_limit_alone = 8467 
RTWc_limit_alone = 24409 

Commands details: 
total_CMD = 56845 
n_nop = 27797 
Read = 14340 
Write = 0 
L2_Alloc = 0 
L2_WB = 9283 
n_act = 5159 
n_pre = 5143 
n_ref = 0 
n_req = 17148 
total_req = 23623 

Dual Bus Interface Util: 
issued_total_row = 10302 
issued_total_col = 23623 
Row_Bus_Util =  0.181230 
CoL_Bus_Util = 0.415569 
Either_Row_CoL_Bus_Util = 0.511004 
Issued_on_Two_Bus_Simul_Util = 0.085795 
issued_two_Eff = 0.167895 
queue_avg = 22.057665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0577
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 235): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25535 n_act=5022 n_pre=5008 n_ref_event=0 n_req=19048 n_rd=16144 n_rd_L2_A=0 n_write=0 n_wr_bk=10105 bw_util=0.4618
n_activity=50329 dram_eff=0.5215
bk0: 832a 44566i bk1: 820a 44923i bk2: 704a 50015i bk3: 700a 49738i bk4: 708a 51508i bk5: 724a 51089i bk6: 896a 47127i bk7: 920a 46254i bk8: 1216a 38275i bk9: 1224a 37769i bk10: 1280a 32706i bk11: 1280a 32066i bk12: 1276a 33491i bk13: 1268a 33291i bk14: 1152a 38326i bk15: 1144a 37741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735957
Row_Buffer_Locality_read = 0.803469
Row_Buffer_Locality_write = 0.358281
Bank_Level_Parallism = 5.285740
Bank_Level_Parallism_Col = 3.536920
Bank_Level_Parallism_Ready = 1.625433
write_to_read_ratio_blp_rw_average = 0.433266
GrpLevelPara = 2.620087 

BW Util details:
bwutil = 0.461764 
total_CMD = 56845 
util_bw = 26249 
Wasted_Col = 20260 
Wasted_Row = 2616 
Idle = 7720 

BW Util Bottlenecks: 
RCDc_limit = 16829 
RCDWRc_limit = 8818 
WTRc_limit = 10199 
RTWc_limit = 24690 
CCDLc_limit = 10907 
rwq = 0 
CCDLc_limit_alone = 8532 
WTRc_limit_alone = 9330 
RTWc_limit_alone = 23184 

Commands details: 
total_CMD = 56845 
n_nop = 25535 
Read = 16144 
Write = 0 
L2_Alloc = 0 
L2_WB = 10105 
n_act = 5022 
n_pre = 5008 
n_ref = 0 
n_req = 19048 
total_req = 26249 

Dual Bus Interface Util: 
issued_total_row = 10030 
issued_total_col = 26249 
Row_Bus_Util =  0.176445 
CoL_Bus_Util = 0.461764 
Either_Row_CoL_Bus_Util = 0.550796 
Issued_on_Two_Bus_Simul_Util = 0.087413 
issued_two_Eff = 0.158703 
queue_avg = 23.801477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8015
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 208): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27327 n_act=5283 n_pre=5271 n_ref_event=0 n_req=17280 n_rd=14386 n_rd_L2_A=0 n_write=0 n_wr_bk=9478 bw_util=0.4198
n_activity=49452 dram_eff=0.4826
bk0: 762a 44479i bk1: 749a 44219i bk2: 654a 49208i bk3: 644a 49360i bk4: 647a 51442i bk5: 658a 50850i bk6: 788a 46478i bk7: 813a 46086i bk8: 1064a 37711i bk9: 1071a 37536i bk10: 1120a 32876i bk11: 1120a 31983i bk12: 1120a 32885i bk13: 1114a 32790i bk14: 1040a 37338i bk15: 1022a 37593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693436
Row_Buffer_Locality_read = 0.765773
Row_Buffer_Locality_write = 0.328662
Bank_Level_Parallism = 5.477058
Bank_Level_Parallism_Col = 3.551332
Bank_Level_Parallism_Ready = 1.573500
write_to_read_ratio_blp_rw_average = 0.457858
GrpLevelPara = 2.581475 

BW Util details:
bwutil = 0.419808 
total_CMD = 56845 
util_bw = 23864 
Wasted_Col = 21212 
Wasted_Row = 3111 
Idle = 8658 

BW Util Bottlenecks: 
RCDc_limit = 19297 
RCDWRc_limit = 9597 
WTRc_limit = 9785 
RTWc_limit = 26450 
CCDLc_limit = 11255 
rwq = 0 
CCDLc_limit_alone = 8683 
WTRc_limit_alone = 8974 
RTWc_limit_alone = 24689 

Commands details: 
total_CMD = 56845 
n_nop = 27327 
Read = 14386 
Write = 0 
L2_Alloc = 0 
L2_WB = 9478 
n_act = 5283 
n_pre = 5271 
n_ref = 0 
n_req = 17280 
total_req = 23864 

Dual Bus Interface Util: 
issued_total_row = 10554 
issued_total_col = 23864 
Row_Bus_Util =  0.185663 
CoL_Bus_Util = 0.419808 
Either_Row_CoL_Bus_Util = 0.519272 
Issued_on_Two_Bus_Simul_Util = 0.086199 
issued_two_Eff = 0.166000 
queue_avg = 22.736528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7365
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 222): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25801 n_act=4929 n_pre=4914 n_ref_event=0 n_req=19072 n_rd=16209 n_rd_L2_A=0 n_write=0 n_wr_bk=9955 bw_util=0.4603
n_activity=50420 dram_eff=0.5189
bk0: 841a 44817i bk1: 824a 44853i bk2: 704a 49808i bk3: 708a 49618i bk4: 728a 51553i bk5: 732a 51199i bk6: 904a 45909i bk7: 924a 46462i bk8: 1216a 38769i bk9: 1224a 37265i bk10: 1280a 33192i bk11: 1280a 32697i bk12: 1268a 32705i bk13: 1272a 32891i bk14: 1160a 37791i bk15: 1144a 37848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741073
Row_Buffer_Locality_read = 0.805835
Row_Buffer_Locality_write = 0.370187
Bank_Level_Parallism = 5.339050
Bank_Level_Parallism_Col = 3.628938
Bank_Level_Parallism_Ready = 1.622038
write_to_read_ratio_blp_rw_average = 0.447786
GrpLevelPara = 2.626993 

BW Util details:
bwutil = 0.460269 
total_CMD = 56845 
util_bw = 26164 
Wasted_Col = 19922 
Wasted_Row = 2833 
Idle = 7926 

BW Util Bottlenecks: 
RCDc_limit = 16710 
RCDWRc_limit = 8728 
WTRc_limit = 8906 
RTWc_limit = 26353 
CCDLc_limit = 11450 
rwq = 0 
CCDLc_limit_alone = 8906 
WTRc_limit_alone = 8167 
RTWc_limit_alone = 24548 

Commands details: 
total_CMD = 56845 
n_nop = 25801 
Read = 16209 
Write = 0 
L2_Alloc = 0 
L2_WB = 9955 
n_act = 4929 
n_pre = 4914 
n_ref = 0 
n_req = 19072 
total_req = 26164 

Dual Bus Interface Util: 
issued_total_row = 9843 
issued_total_col = 26164 
Row_Bus_Util =  0.173155 
CoL_Bus_Util = 0.460269 
Either_Row_CoL_Bus_Util = 0.546117 
Issued_on_Two_Bus_Simul_Util = 0.087308 
issued_two_Eff = 0.159870 
queue_avg = 25.191679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1917
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 210): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27516 n_act=5162 n_pre=5149 n_ref_event=0 n_req=17249 n_rd=14372 n_rd_L2_A=0 n_write=0 n_wr_bk=9407 bw_util=0.4183
n_activity=49489 dram_eff=0.4805
bk0: 770a 43743i bk1: 742a 44329i bk2: 641a 49708i bk3: 643a 49792i bk4: 663a 51091i bk5: 674a 50727i bk6: 800a 46674i bk7: 813a 45870i bk8: 1064a 39215i bk9: 1071a 38352i bk10: 1120a 33559i bk11: 1120a 34452i bk12: 1111a 33806i bk13: 1110a 33655i bk14: 1017a 37621i bk15: 1013a 38595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699785
Row_Buffer_Locality_read = 0.772917
Row_Buffer_Locality_write = 0.328627
Bank_Level_Parallism = 5.322717
Bank_Level_Parallism_Col = 3.484213
Bank_Level_Parallism_Ready = 1.594432
write_to_read_ratio_blp_rw_average = 0.453051
GrpLevelPara = 2.535353 

BW Util details:
bwutil = 0.418313 
total_CMD = 56845 
util_bw = 23779 
Wasted_Col = 20663 
Wasted_Row = 3566 
Idle = 8837 

BW Util Bottlenecks: 
RCDc_limit = 18242 
RCDWRc_limit = 9700 
WTRc_limit = 8741 
RTWc_limit = 23732 
CCDLc_limit = 10648 
rwq = 0 
CCDLc_limit_alone = 8319 
WTRc_limit_alone = 7908 
RTWc_limit_alone = 22236 

Commands details: 
total_CMD = 56845 
n_nop = 27516 
Read = 14372 
Write = 0 
L2_Alloc = 0 
L2_WB = 9407 
n_act = 5162 
n_pre = 5149 
n_ref = 0 
n_req = 17249 
total_req = 23779 

Dual Bus Interface Util: 
issued_total_row = 10311 
issued_total_col = 23779 
Row_Bus_Util =  0.181388 
CoL_Bus_Util = 0.418313 
Either_Row_CoL_Bus_Util = 0.515947 
Issued_on_Two_Bus_Simul_Util = 0.083754 
issued_two_Eff = 0.162331 
queue_avg = 22.335033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.335
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 174): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25510 n_act=4988 n_pre=4972 n_ref_event=0 n_req=19135 n_rd=16240 n_rd_L2_A=0 n_write=0 n_wr_bk=10156 bw_util=0.4644
n_activity=49634 dram_eff=0.5318
bk0: 844a 43921i bk1: 824a 44541i bk2: 712a 49428i bk3: 716a 49552i bk4: 720a 51643i bk5: 732a 50969i bk6: 908a 46519i bk7: 920a 45727i bk8: 1216a 38489i bk9: 1224a 37370i bk10: 1280a 32974i bk11: 1280a 32586i bk12: 1280a 33120i bk13: 1276a 32422i bk14: 1160a 36909i bk15: 1148a 37033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739285
Row_Buffer_Locality_read = 0.805480
Row_Buffer_Locality_write = 0.367566
Bank_Level_Parallism = 5.487143
Bank_Level_Parallism_Col = 3.693649
Bank_Level_Parallism_Ready = 1.669647
write_to_read_ratio_blp_rw_average = 0.440939
GrpLevelPara = 2.660310 

BW Util details:
bwutil = 0.464350 
total_CMD = 56845 
util_bw = 26396 
Wasted_Col = 19691 
Wasted_Row = 2289 
Idle = 8469 

BW Util Bottlenecks: 
RCDc_limit = 16581 
RCDWRc_limit = 8583 
WTRc_limit = 9561 
RTWc_limit = 27009 
CCDLc_limit = 11192 
rwq = 0 
CCDLc_limit_alone = 8559 
WTRc_limit_alone = 8667 
RTWc_limit_alone = 25270 

Commands details: 
total_CMD = 56845 
n_nop = 25510 
Read = 16240 
Write = 0 
L2_Alloc = 0 
L2_WB = 10156 
n_act = 4988 
n_pre = 4972 
n_ref = 0 
n_req = 19135 
total_req = 26396 

Dual Bus Interface Util: 
issued_total_row = 9960 
issued_total_col = 26396 
Row_Bus_Util =  0.175213 
CoL_Bus_Util = 0.464350 
Either_Row_CoL_Bus_Util = 0.551236 
Issued_on_Two_Bus_Simul_Util = 0.088328 
issued_two_Eff = 0.160236 
queue_avg = 24.716949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7169
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 216): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=28000 n_act=5132 n_pre=5116 n_ref_event=0 n_req=16924 n_rd=14095 n_rd_L2_A=0 n_write=0 n_wr_bk=9253 bw_util=0.4107
n_activity=48085 dram_eff=0.4856
bk0: 730a 43837i bk1: 713a 45760i bk2: 607a 50065i bk3: 603a 50051i bk4: 615a 51381i bk5: 621a 50904i bk6: 795a 46101i bk7: 805a 45296i bk8: 1064a 37662i bk9: 1071a 37213i bk10: 1120a 33781i bk11: 1120a 31842i bk12: 1117a 33533i bk13: 1114a 33737i bk14: 1005a 38421i bk15: 995a 37898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696092
Row_Buffer_Locality_read = 0.766596
Row_Buffer_Locality_write = 0.339785
Bank_Level_Parallism = 5.565201
Bank_Level_Parallism_Col = 3.610280
Bank_Level_Parallism_Ready = 1.598124
write_to_read_ratio_blp_rw_average = 0.449001
GrpLevelPara = 2.619855 

BW Util details:
bwutil = 0.410731 
total_CMD = 56845 
util_bw = 23348 
Wasted_Col = 20403 
Wasted_Row = 2774 
Idle = 10320 

BW Util Bottlenecks: 
RCDc_limit = 18711 
RCDWRc_limit = 9182 
WTRc_limit = 9818 
RTWc_limit = 26424 
CCDLc_limit = 10778 
rwq = 0 
CCDLc_limit_alone = 8375 
WTRc_limit_alone = 9027 
RTWc_limit_alone = 24812 

Commands details: 
total_CMD = 56845 
n_nop = 28000 
Read = 14095 
Write = 0 
L2_Alloc = 0 
L2_WB = 9253 
n_act = 5132 
n_pre = 5116 
n_ref = 0 
n_req = 16924 
total_req = 23348 

Dual Bus Interface Util: 
issued_total_row = 10248 
issued_total_col = 23348 
Row_Bus_Util =  0.180280 
CoL_Bus_Util = 0.410731 
Either_Row_CoL_Bus_Util = 0.507433 
Issued_on_Two_Bus_Simul_Util = 0.083578 
issued_two_Eff = 0.164708 
queue_avg = 22.703352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7034
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 215): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25537 n_act=5073 n_pre=5058 n_ref_event=0 n_req=19305 n_rd=16468 n_rd_L2_A=0 n_write=0 n_wr_bk=9829 bw_util=0.4626
n_activity=49120 dram_eff=0.5354
bk0: 872a 43751i bk1: 864a 44178i bk2: 756a 48868i bk3: 736a 49484i bk4: 740a 51494i bk5: 748a 50938i bk6: 904a 46504i bk7: 932a 45228i bk8: 1216a 38674i bk9: 1224a 37704i bk10: 1280a 33429i bk11: 1280a 32283i bk12: 1280a 32715i bk13: 1280a 31991i bk14: 1192a 36812i bk15: 1164a 37947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736599
Row_Buffer_Locality_read = 0.801044
Row_Buffer_Locality_write = 0.357500
Bank_Level_Parallism = 5.546078
Bank_Level_Parallism_Col = 3.682021
Bank_Level_Parallism_Ready = 1.643001
write_to_read_ratio_blp_rw_average = 0.419288
GrpLevelPara = 2.679052 

BW Util details:
bwutil = 0.462609 
total_CMD = 56845 
util_bw = 26297 
Wasted_Col = 19741 
Wasted_Row = 2065 
Idle = 8742 

BW Util Bottlenecks: 
RCDc_limit = 17043 
RCDWRc_limit = 8568 
WTRc_limit = 11289 
RTWc_limit = 25851 
CCDLc_limit = 11286 
rwq = 0 
CCDLc_limit_alone = 8636 
WTRc_limit_alone = 10260 
RTWc_limit_alone = 24230 

Commands details: 
total_CMD = 56845 
n_nop = 25537 
Read = 16468 
Write = 0 
L2_Alloc = 0 
L2_WB = 9829 
n_act = 5073 
n_pre = 5058 
n_ref = 0 
n_req = 19305 
total_req = 26297 

Dual Bus Interface Util: 
issued_total_row = 10131 
issued_total_col = 26297 
Row_Bus_Util =  0.178221 
CoL_Bus_Util = 0.462609 
Either_Row_CoL_Bus_Util = 0.550761 
Issued_on_Two_Bus_Simul_Util = 0.090069 
issued_two_Eff = 0.163536 
queue_avg = 25.401320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4013
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 224): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27302 n_act=5296 n_pre=5282 n_ref_event=0 n_req=17452 n_rd=14638 n_rd_L2_A=0 n_write=0 n_wr_bk=9301 bw_util=0.4211
n_activity=48771 dram_eff=0.4908
bk0: 782a 44074i bk1: 792a 44210i bk2: 677a 49042i bk3: 686a 48951i bk4: 683a 50347i bk5: 691a 49912i bk6: 800a 45460i bk7: 820a 45344i bk8: 1064a 38353i bk9: 1071a 38061i bk10: 1120a 32650i bk11: 1120a 32990i bk12: 1117a 33155i bk13: 1120a 33555i bk14: 1050a 36908i bk15: 1045a 37791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696036
Row_Buffer_Locality_read = 0.767964
Row_Buffer_Locality_write = 0.319012
Bank_Level_Parallism = 5.666397
Bank_Level_Parallism_Col = 3.688346
Bank_Level_Parallism_Ready = 1.624546
write_to_read_ratio_blp_rw_average = 0.451923
GrpLevelPara = 2.645255 

BW Util details:
bwutil = 0.421128 
total_CMD = 56845 
util_bw = 23939 
Wasted_Col = 20006 
Wasted_Row = 3024 
Idle = 9876 

BW Util Bottlenecks: 
RCDc_limit = 18683 
RCDWRc_limit = 9460 
WTRc_limit = 9469 
RTWc_limit = 26122 
CCDLc_limit = 10569 
rwq = 0 
CCDLc_limit_alone = 8014 
WTRc_limit_alone = 8635 
RTWc_limit_alone = 24401 

Commands details: 
total_CMD = 56845 
n_nop = 27302 
Read = 14638 
Write = 0 
L2_Alloc = 0 
L2_WB = 9301 
n_act = 5296 
n_pre = 5282 
n_ref = 0 
n_req = 17452 
total_req = 23939 

Dual Bus Interface Util: 
issued_total_row = 10578 
issued_total_col = 23939 
Row_Bus_Util =  0.186085 
CoL_Bus_Util = 0.421128 
Either_Row_CoL_Bus_Util = 0.519711 
Issued_on_Two_Bus_Simul_Util = 0.087501 
issued_two_Eff = 0.168365 
queue_avg = 22.765625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7656
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 240): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25300 n_act=5092 n_pre=5078 n_ref_event=0 n_req=19330 n_rd=16520 n_rd_L2_A=0 n_write=0 n_wr_bk=9858 bw_util=0.464
n_activity=50548 dram_eff=0.5218
bk0: 888a 43360i bk1: 864a 44138i bk2: 764a 49070i bk3: 736a 49320i bk4: 756a 51511i bk5: 760a 51121i bk6: 916a 45435i bk7: 928a 45232i bk8: 1216a 38075i bk9: 1224a 37527i bk10: 1280a 32000i bk11: 1280a 32162i bk12: 1276a 33375i bk13: 1280a 32527i bk14: 1184a 36534i bk15: 1168a 38770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736365
Row_Buffer_Locality_read = 0.801271
Row_Buffer_Locality_write = 0.354241
Bank_Level_Parallism = 5.459725
Bank_Level_Parallism_Col = 3.665030
Bank_Level_Parallism_Ready = 1.630791
write_to_read_ratio_blp_rw_average = 0.425404
GrpLevelPara = 2.645611 

BW Util details:
bwutil = 0.464034 
total_CMD = 56845 
util_bw = 26378 
Wasted_Col = 20346 
Wasted_Row = 2488 
Idle = 7633 

BW Util Bottlenecks: 
RCDc_limit = 17684 
RCDWRc_limit = 8770 
WTRc_limit = 10473 
RTWc_limit = 27137 
CCDLc_limit = 11678 
rwq = 0 
CCDLc_limit_alone = 8987 
WTRc_limit_alone = 9525 
RTWc_limit_alone = 25394 

Commands details: 
total_CMD = 56845 
n_nop = 25300 
Read = 16520 
Write = 0 
L2_Alloc = 0 
L2_WB = 9858 
n_act = 5092 
n_pre = 5078 
n_ref = 0 
n_req = 19330 
total_req = 26378 

Dual Bus Interface Util: 
issued_total_row = 10170 
issued_total_col = 26378 
Row_Bus_Util =  0.178908 
CoL_Bus_Util = 0.464034 
Either_Row_CoL_Bus_Util = 0.554930 
Issued_on_Two_Bus_Simul_Util = 0.088011 
issued_two_Eff = 0.158599 
queue_avg = 25.231647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2316
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 256): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27525 n_act=5256 n_pre=5240 n_ref_event=0 n_req=17252 n_rd=14480 n_rd_L2_A=0 n_write=0 n_wr_bk=9231 bw_util=0.4171
n_activity=49513 dram_eff=0.4789
bk0: 771a 43398i bk1: 767a 44343i bk2: 669a 49352i bk3: 656a 49359i bk4: 666a 50991i bk5: 672a 50630i bk6: 805a 46074i bk7: 816a 45952i bk8: 1064a 38824i bk9: 1071a 38460i bk10: 1120a 32687i bk11: 1120a 31531i bk12: 1113a 33927i bk13: 1120a 33430i bk14: 1032a 37286i bk15: 1018a 38105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695340
Row_Buffer_Locality_read = 0.767058
Row_Buffer_Locality_write = 0.320707
Bank_Level_Parallism = 5.533761
Bank_Level_Parallism_Col = 3.616364
Bank_Level_Parallism_Ready = 1.629919
write_to_read_ratio_blp_rw_average = 0.446028
GrpLevelPara = 2.602039 

BW Util details:
bwutil = 0.417117 
total_CMD = 56845 
util_bw = 23711 
Wasted_Col = 20496 
Wasted_Row = 3215 
Idle = 9423 

BW Util Bottlenecks: 
RCDc_limit = 19173 
RCDWRc_limit = 9525 
WTRc_limit = 9608 
RTWc_limit = 26110 
CCDLc_limit = 10538 
rwq = 0 
CCDLc_limit_alone = 7966 
WTRc_limit_alone = 8762 
RTWc_limit_alone = 24384 

Commands details: 
total_CMD = 56845 
n_nop = 27525 
Read = 14480 
Write = 0 
L2_Alloc = 0 
L2_WB = 9231 
n_act = 5256 
n_pre = 5240 
n_ref = 0 
n_req = 17252 
total_req = 23711 

Dual Bus Interface Util: 
issued_total_row = 10496 
issued_total_col = 23711 
Row_Bus_Util =  0.184642 
CoL_Bus_Util = 0.417117 
Either_Row_CoL_Bus_Util = 0.515789 
Issued_on_Two_Bus_Simul_Util = 0.085971 
issued_two_Eff = 0.166678 
queue_avg = 23.077421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.0774
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 238): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25855 n_act=5013 n_pre=5000 n_ref_event=0 n_req=18960 n_rd=16144 n_rd_L2_A=0 n_write=0 n_wr_bk=9829 bw_util=0.4569
n_activity=49587 dram_eff=0.5238
bk0: 832a 43665i bk1: 820a 44035i bk2: 692a 49956i bk3: 700a 49489i bk4: 708a 51533i bk5: 728a 51171i bk6: 900a 45948i bk7: 924a 45847i bk8: 1216a 38627i bk9: 1224a 37761i bk10: 1280a 32270i bk11: 1280a 33144i bk12: 1272a 33367i bk13: 1268a 32844i bk14: 1156a 38028i bk15: 1144a 38025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735289
Row_Buffer_Locality_read = 0.802812
Row_Buffer_Locality_write = 0.346181
Bank_Level_Parallism = 5.456267
Bank_Level_Parallism_Col = 3.660475
Bank_Level_Parallism_Ready = 1.641512
write_to_read_ratio_blp_rw_average = 0.436006
GrpLevelPara = 2.651420 

BW Util details:
bwutil = 0.456909 
total_CMD = 56845 
util_bw = 25973 
Wasted_Col = 19597 
Wasted_Row = 2586 
Idle = 8689 

BW Util Bottlenecks: 
RCDc_limit = 16531 
RCDWRc_limit = 8699 
WTRc_limit = 10044 
RTWc_limit = 25986 
CCDLc_limit = 11294 
rwq = 0 
CCDLc_limit_alone = 8576 
WTRc_limit_alone = 9077 
RTWc_limit_alone = 24235 

Commands details: 
total_CMD = 56845 
n_nop = 25855 
Read = 16144 
Write = 0 
L2_Alloc = 0 
L2_WB = 9829 
n_act = 5013 
n_pre = 5000 
n_ref = 0 
n_req = 18960 
total_req = 25973 

Dual Bus Interface Util: 
issued_total_row = 10013 
issued_total_col = 25973 
Row_Bus_Util =  0.176146 
CoL_Bus_Util = 0.456909 
Either_Row_CoL_Bus_Util = 0.545167 
Issued_on_Two_Bus_Simul_Util = 0.087888 
issued_two_Eff = 0.161213 
queue_avg = 24.321329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3213
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 172): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27973 n_act=5093 n_pre=5081 n_ref_event=0 n_req=17050 n_rd=14195 n_rd_L2_A=0 n_write=0 n_wr_bk=9246 bw_util=0.4124
n_activity=49190 dram_eff=0.4765
bk0: 734a 44325i bk1: 725a 45286i bk2: 623a 49966i bk3: 623a 50161i bk4: 628a 51558i bk5: 634a 50608i bk6: 792a 46446i bk7: 810a 45832i bk8: 1064a 38978i bk9: 1071a 38882i bk10: 1120a 33472i bk11: 1120a 33371i bk12: 1117a 33802i bk13: 1117a 34279i bk14: 1012a 39164i bk15: 1005a 38834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699947
Row_Buffer_Locality_read = 0.772090
Row_Buffer_Locality_write = 0.331897
Bank_Level_Parallism = 5.312207
Bank_Level_Parallism_Col = 3.475227
Bank_Level_Parallism_Ready = 1.584190
write_to_read_ratio_blp_rw_average = 0.460797
GrpLevelPara = 2.545695 

BW Util details:
bwutil = 0.412367 
total_CMD = 56845 
util_bw = 23441 
Wasted_Col = 20430 
Wasted_Row = 3479 
Idle = 9495 

BW Util Bottlenecks: 
RCDc_limit = 18181 
RCDWRc_limit = 9633 
WTRc_limit = 8741 
RTWc_limit = 24134 
CCDLc_limit = 10528 
rwq = 0 
CCDLc_limit_alone = 8282 
WTRc_limit_alone = 8023 
RTWc_limit_alone = 22606 

Commands details: 
total_CMD = 56845 
n_nop = 27973 
Read = 14195 
Write = 0 
L2_Alloc = 0 
L2_WB = 9246 
n_act = 5093 
n_pre = 5081 
n_ref = 0 
n_req = 17050 
total_req = 23441 

Dual Bus Interface Util: 
issued_total_row = 10174 
issued_total_col = 23441 
Row_Bus_Util =  0.178978 
CoL_Bus_Util = 0.412367 
Either_Row_CoL_Bus_Util = 0.507907 
Issued_on_Two_Bus_Simul_Util = 0.083437 
issued_two_Eff = 0.164277 
queue_avg = 21.760313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.7603
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 232): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25677 n_act=5048 n_pre=5033 n_ref_event=0 n_req=19185 n_rd=16356 n_rd_L2_A=0 n_write=0 n_wr_bk=9872 bw_util=0.4614
n_activity=49891 dram_eff=0.5257
bk0: 860a 43388i bk1: 852a 43927i bk2: 704a 49383i bk3: 740a 49678i bk4: 736a 51133i bk5: 760a 50755i bk6: 900a 46031i bk7: 920a 45348i bk8: 1216a 38152i bk9: 1224a 37137i bk10: 1280a 32676i bk11: 1280a 32282i bk12: 1268a 32958i bk13: 1268a 31848i bk14: 1172a 38038i bk15: 1176a 37473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736513
Row_Buffer_Locality_read = 0.802739
Row_Buffer_Locality_write = 0.350552
Bank_Level_Parallism = 5.552469
Bank_Level_Parallism_Col = 3.738167
Bank_Level_Parallism_Ready = 1.632606
write_to_read_ratio_blp_rw_average = 0.432014
GrpLevelPara = 2.685243 

BW Util details:
bwutil = 0.461395 
total_CMD = 56845 
util_bw = 26228 
Wasted_Col = 19650 
Wasted_Row = 2474 
Idle = 8493 

BW Util Bottlenecks: 
RCDc_limit = 17100 
RCDWRc_limit = 8548 
WTRc_limit = 10065 
RTWc_limit = 27275 
CCDLc_limit = 11722 
rwq = 0 
CCDLc_limit_alone = 8944 
WTRc_limit_alone = 9096 
RTWc_limit_alone = 25466 

Commands details: 
total_CMD = 56845 
n_nop = 25677 
Read = 16356 
Write = 0 
L2_Alloc = 0 
L2_WB = 9872 
n_act = 5048 
n_pre = 5033 
n_ref = 0 
n_req = 19185 
total_req = 26228 

Dual Bus Interface Util: 
issued_total_row = 10081 
issued_total_col = 26228 
Row_Bus_Util =  0.177342 
CoL_Bus_Util = 0.461395 
Either_Row_CoL_Bus_Util = 0.548298 
Issued_on_Two_Bus_Simul_Util = 0.090439 
issued_two_Eff = 0.164945 
queue_avg = 25.072918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0729
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 255): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27760 n_act=5108 n_pre=5092 n_ref_event=0 n_req=17145 n_rd=14340 n_rd_L2_A=0 n_write=0 n_wr_bk=9335 bw_util=0.4165
n_activity=48877 dram_eff=0.4844
bk0: 756a 43614i bk1: 737a 45298i bk2: 639a 50005i bk3: 645a 49803i bk4: 654a 51076i bk5: 653a 51055i bk6: 784a 46624i bk7: 809a 45895i bk8: 1064a 39219i bk9: 1071a 38196i bk10: 1120a 33733i bk11: 1120a 33186i bk12: 1117a 33546i bk13: 1114a 34343i bk14: 1036a 37829i bk15: 1021a 38733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702012
Row_Buffer_Locality_read = 0.772943
Row_Buffer_Locality_write = 0.339394
Bank_Level_Parallism = 5.440298
Bank_Level_Parallism_Col = 3.561051
Bank_Level_Parallism_Ready = 1.611320
write_to_read_ratio_blp_rw_average = 0.442882
GrpLevelPara = 2.592852 

BW Util details:
bwutil = 0.416483 
total_CMD = 56845 
util_bw = 23675 
Wasted_Col = 19826 
Wasted_Row = 3281 
Idle = 10063 

BW Util Bottlenecks: 
RCDc_limit = 18091 
RCDWRc_limit = 9083 
WTRc_limit = 9205 
RTWc_limit = 23622 
CCDLc_limit = 10250 
rwq = 0 
CCDLc_limit_alone = 7948 
WTRc_limit_alone = 8376 
RTWc_limit_alone = 22149 

Commands details: 
total_CMD = 56845 
n_nop = 27760 
Read = 14340 
Write = 0 
L2_Alloc = 0 
L2_WB = 9335 
n_act = 5108 
n_pre = 5092 
n_ref = 0 
n_req = 17145 
total_req = 23675 

Dual Bus Interface Util: 
issued_total_row = 10200 
issued_total_col = 23675 
Row_Bus_Util =  0.179435 
CoL_Bus_Util = 0.416483 
Either_Row_CoL_Bus_Util = 0.511654 
Issued_on_Two_Bus_Simul_Util = 0.084264 
issued_two_Eff = 0.164690 
queue_avg = 22.518831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.5188
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 200): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=25117 n_act=5130 n_pre=5116 n_ref_event=0 n_req=19387 n_rd=16532 n_rd_L2_A=0 n_write=0 n_wr_bk=9976 bw_util=0.4663
n_activity=50475 dram_eff=0.5252
bk0: 892a 43963i bk1: 872a 44679i bk2: 756a 49604i bk3: 748a 49648i bk4: 748a 51263i bk5: 768a 50481i bk6: 920a 46218i bk7: 928a 46076i bk8: 1216a 37932i bk9: 1224a 37003i bk10: 1280a 32912i bk11: 1280a 32590i bk12: 1276a 33446i bk13: 1280a 33002i bk14: 1172a 36691i bk15: 1172a 37246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735191
Row_Buffer_Locality_read = 0.800895
Row_Buffer_Locality_write = 0.353479
Bank_Level_Parallism = 5.396099
Bank_Level_Parallism_Col = 3.572752
Bank_Level_Parallism_Ready = 1.618002
write_to_read_ratio_blp_rw_average = 0.422250
GrpLevelPara = 2.604501 

BW Util details:
bwutil = 0.466321 
total_CMD = 56845 
util_bw = 26508 
Wasted_Col = 20600 
Wasted_Row = 2213 
Idle = 7524 

BW Util Bottlenecks: 
RCDc_limit = 17536 
RCDWRc_limit = 8900 
WTRc_limit = 10520 
RTWc_limit = 25767 
CCDLc_limit = 11545 
rwq = 0 
CCDLc_limit_alone = 9010 
WTRc_limit_alone = 9582 
RTWc_limit_alone = 24170 

Commands details: 
total_CMD = 56845 
n_nop = 25117 
Read = 16532 
Write = 0 
L2_Alloc = 0 
L2_WB = 9976 
n_act = 5130 
n_pre = 5116 
n_ref = 0 
n_req = 19387 
total_req = 26508 

Dual Bus Interface Util: 
issued_total_row = 10246 
issued_total_col = 26508 
Row_Bus_Util =  0.180245 
CoL_Bus_Util = 0.466321 
Either_Row_CoL_Bus_Util = 0.558149 
Issued_on_Two_Bus_Simul_Util = 0.088416 
issued_two_Eff = 0.158409 
queue_avg = 24.113308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1133
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 239): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56845 n_nop=27391 n_act=5331 n_pre=5317 n_ref_event=0 n_req=17186 n_rd=14348 n_rd_L2_A=0 n_write=0 n_wr_bk=9397 bw_util=0.4177
n_activity=49019 dram_eff=0.4844
bk0: 766a 43703i bk1: 740a 44287i bk2: 650a 49556i bk3: 632a 49947i bk4: 662a 50940i bk5: 643a 50781i bk6: 803a 45834i bk7: 809a 45930i bk8: 1064a 38496i bk9: 1071a 37703i bk10: 1120a 32654i bk11: 1120a 32226i bk12: 1117a 32824i bk13: 1120a 32998i bk14: 1020a 36226i bk15: 1011a 37660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689396
Row_Buffer_Locality_read = 0.762857
Row_Buffer_Locality_write = 0.315976
Bank_Level_Parallism = 5.564440
Bank_Level_Parallism_Col = 3.584430
Bank_Level_Parallism_Ready = 1.590482
write_to_read_ratio_blp_rw_average = 0.448792
GrpLevelPara = 2.585716 

BW Util details:
bwutil = 0.417715 
total_CMD = 56845 
util_bw = 23745 
Wasted_Col = 20942 
Wasted_Row = 2923 
Idle = 9235 

BW Util Bottlenecks: 
RCDc_limit = 19169 
RCDWRc_limit = 9781 
WTRc_limit = 10368 
RTWc_limit = 25861 
CCDLc_limit = 10904 
rwq = 0 
CCDLc_limit_alone = 8332 
WTRc_limit_alone = 9422 
RTWc_limit_alone = 24235 

Commands details: 
total_CMD = 56845 
n_nop = 27391 
Read = 14348 
Write = 0 
L2_Alloc = 0 
L2_WB = 9397 
n_act = 5331 
n_pre = 5317 
n_ref = 0 
n_req = 17186 
total_req = 23745 

Dual Bus Interface Util: 
issued_total_row = 10648 
issued_total_col = 23745 
Row_Bus_Util =  0.187316 
CoL_Bus_Util = 0.417715 
Either_Row_CoL_Bus_Util = 0.518146 
Issued_on_Two_Bus_Simul_Util = 0.086885 
issued_two_Eff = 0.167685 
queue_avg = 22.733221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22375, Miss = 15144, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 842
L2_cache_bank[1]: Access = 22254, Miss = 15174, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 84
L2_cache_bank[2]: Access = 20275, Miss = 13892, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 66
L2_cache_bank[3]: Access = 20131, Miss = 13854, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 1109
L2_cache_bank[4]: Access = 22178, Miss = 15156, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 431
L2_cache_bank[5]: Access = 22620, Miss = 15217, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[6]: Access = 20157, Miss = 13904, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 157
L2_cache_bank[7]: Access = 20372, Miss = 13936, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 238
L2_cache_bank[8]: Access = 22447, Miss = 15067, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 21742, Miss = 14832, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 748
L2_cache_bank[10]: Access = 20337, Miss = 13843, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 67
L2_cache_bank[11]: Access = 19795, Miss = 13675, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 189
L2_cache_bank[12]: Access = 22485, Miss = 15220, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 279
L2_cache_bank[13]: Access = 21795, Miss = 15015, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 88
L2_cache_bank[14]: Access = 20360, Miss = 13895, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 74
L2_cache_bank[15]: Access = 19725, Miss = 13698, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 848
L2_cache_bank[16]: Access = 21921, Miss = 14885, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 137
L2_cache_bank[17]: Access = 22234, Miss = 15020, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 45
L2_cache_bank[18]: Access = 19762, Miss = 13589, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 196
L2_cache_bank[19]: Access = 19997, Miss = 13729, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[20]: Access = 22211, Miss = 15152, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 53
L2_cache_bank[21]: Access = 21837, Miss = 14966, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 261
L2_cache_bank[22]: Access = 19882, Miss = 13632, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 166
L2_cache_bank[23]: Access = 19850, Miss = 13634, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 53
L2_cache_bank[24]: Access = 22034, Miss = 14964, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 520
L2_cache_bank[25]: Access = 21548, Miss = 14953, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[26]: Access = 19853, Miss = 13707, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 1680
L2_cache_bank[27]: Access = 19791, Miss = 13788, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 3
L2_cache_bank[28]: Access = 22478, Miss = 15158, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 465
L2_cache_bank[29]: Access = 22564, Miss = 15160, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 492
L2_cache_bank[30]: Access = 20176, Miss = 13754, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 95
L2_cache_bank[31]: Access = 20295, Miss = 13740, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 211
L2_cache_bank[32]: Access = 22264, Miss = 15042, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 707
L2_cache_bank[33]: Access = 22539, Miss = 15171, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 23
L2_cache_bank[34]: Access = 20284, Miss = 13830, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 963
L2_cache_bank[35]: Access = 20466, Miss = 13901, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[36]: Access = 22106, Miss = 15051, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 22198, Miss = 15100, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 407
L2_cache_bank[38]: Access = 20136, Miss = 13843, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 1160
L2_cache_bank[39]: Access = 20217, Miss = 13906, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[40]: Access = 21767, Miss = 14882, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 301
L2_cache_bank[41]: Access = 22465, Miss = 15106, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 431
L2_cache_bank[42]: Access = 19643, Miss = 13533, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 11
L2_cache_bank[43]: Access = 20205, Miss = 13716, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[44]: Access = 22072, Miss = 15006, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 73
L2_cache_bank[45]: Access = 22163, Miss = 15098, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 271
L2_cache_bank[46]: Access = 19838, Miss = 13718, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 977
L2_cache_bank[47]: Access = 20224, Miss = 13869, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[48]: Access = 21972, Miss = 14992, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 905
L2_cache_bank[49]: Access = 22065, Miss = 15071, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 507
L2_cache_bank[50]: Access = 19855, Miss = 13688, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 48
L2_cache_bank[51]: Access = 20035, Miss = 13751, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 601
L2_cache_bank[52]: Access = 21234, Miss = 14735, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[53]: Access = 22114, Miss = 14956, Miss_rate = 0.676, Pending_hits = 0, Reservation_fails = 349
L2_cache_bank[54]: Access = 19411, Miss = 13547, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 882
L2_cache_bank[55]: Access = 20141, Miss = 13794, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[56]: Access = 21475, Miss = 14751, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 22220, Miss = 15109, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 581
L2_cache_bank[58]: Access = 19754, Miss = 13658, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 779
L2_cache_bank[59]: Access = 20074, Miss = 13730, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[60]: Access = 22337, Miss = 15219, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 34
L2_cache_bank[61]: Access = 22150, Miss = 15090, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 396
L2_cache_bank[62]: Access = 20167, Miss = 13847, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 46
L2_cache_bank[63]: Access = 19988, Miss = 13724, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 293
L2_total_cache_accesses = 1349060
L2_total_cache_misses = 921787
L2_total_cache_miss_rate = 0.6833
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 20447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 132390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 365097
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 427273
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99736
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 324564
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 497487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 851573
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20447
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.102

icnt_total_pkts_mem_to_simt=1622599
icnt_total_pkts_simt_to_mem=1686480
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1686480
Req_Network_cycles = 75705
Req_Network_injected_packets_per_cycle =      22.2770 
Req_Network_conflicts_per_cycle =      51.5222
Req_Network_conflicts_per_cycle_util =      55.3096
Req_Bank_Level_Parallism =      23.3349
Req_Network_in_buffer_full_per_cycle =      75.8699
Req_Network_in_buffer_avg_util =     471.6843
Req_Network_out_buffer_full_per_cycle =       3.2545
Req_Network_out_buffer_avg_util =     147.2380

Reply_Network_injected_packets_num = 1622725
Reply_Network_cycles = 75705
Reply_Network_injected_packets_per_cycle =       21.4348
Reply_Network_conflicts_per_cycle =        8.1434
Reply_Network_conflicts_per_cycle_util =       9.0412
Reply_Bank_Level_Parallism =      23.7966
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.0186
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2679
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 27 sec (687 sec)
gpgpu_simulation_rate = 74559 (inst/sec)
gpgpu_simulation_rate = 110 (cycle/sec)
gpgpu_silicon_slowdown = 10290909x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
