<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://www.tomshardware.com/tech-industry/optical-pcie-70-connection-hits-a-blazing-128-gts">Original</a>
    <h1>Optical PCIe 7.0 connection hits 128 GT/s</h1>
    
    <div id="readability-page-1" class="page"><div data-widget-type="contentparsed" id="content">
<div>

<section>
<div itemprop="image" itemscope="" itemtype="https://schema.org/ImageObject">
<div>
<div>
<div>
<picture><source type="image/webp" srcset="https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-320-80.jpg.webp 320w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-480-80.jpg.webp 480w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-650-80.jpg.webp 650w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-970-80.jpg.webp 970w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-1024-80.jpg.webp 1024w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-1200-80.jpg.webp 1200w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-1920-80.jpg.webp 1920w" sizes="(min-width: 1000px) 600px, calc(100vw - 40px)"/><img src="https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-320-80.jpg" alt="colorful optical fiber cables against black background" srcset="https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-1200-80.jpg 1200w, https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM-1920-80.jpg 1920w" sizes="(min-width: 1000px) 600px, calc(100vw - 40px)" data-original-mos="https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM.jpg"/></picture>
</div>
</div>
</div>
<meta itemprop="url" content="https://cdn.mos.cms.futurecdn.net/HoTE65rdtRNVZxUos9nedM.jpg"/>
<meta itemprop="height" content="600"/>
<meta itemprop="width" content="338"/>
<figcaption itemprop="caption description">
<span itemprop="copyrightHolder">(Image credit: Shutterstock)</span>
</figcaption>
</div>

<div id="article-body">
<p>Cadence <a data-analytics-id="inline-link" href="https://community.cadence.com/cadence_blogs_8/b/ip/posts/cadence-showcases-world-s-first-working-128gt-s-pcie-7-0-ip-with-off-the-shelf-optics" data-url="https://community.cadence.com/cadence_blogs_8/b/ip/posts/cadence-showcases-world-s-first-working-128gt-s-pcie-7-0-ip-with-off-the-shelf-optics" target="_blank" referrerpolicy="no-referrer-when-downgrade" data-hl-processed="none">demonstrated</a> its proprietary optical connectivity solution for PCIe 7.0 at the PCI-SIG DevCon 2024 earlier this month. The world&#39;s first demonstration of 128 GT/s PCIe 7.0 interconnection over optics is largely a proof-of-concept as the PCIe 7.0 specification is yet to be finalized. However, having a working optical connectivity solution for a standard that is set to be used towards the end of the decade clearly demonstrates Cadence&#39;s technical prowess.</p><p>During the event, Cadence demonstrated its 128 GT/s PCIe 7.0 IP&#39;s transmission and reception capabilities using a real-world, low-latency, non-retimed, linear optical connection. This setup consistently achieved a pre-FEC BER of ~3E-8, well within the PCIe specification requirement of 1E-6, making it the first stable demonstration of 128 GT/s over standard optical connectors. The receiver Eye PAM4 histograms, depicted on an image demonstrated by Cadence, exhibit excellent linearity and margin.</p><figure data-bordeaux-image-check=""><div><p><picture><source type="image/webp" srcset="https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-320-80.jpg.webp 320w, https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-480-80.jpg.webp 480w, https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-650-80.jpg.webp 650w, https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-970-80.jpg.webp 970w, https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-1024-80.jpg.webp 1024w, https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-1200-80.jpg.webp 1200w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)"/><img src="https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-320-80.jpg" alt="Cadence" srcset="https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68-1200-80.jpg 1200w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" loading="lazy" data-original-mos="https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/22c7v8Fez22R3JjR9iNT68.jpg"/></picture></p></div><figcaption itemprop="caption description"><span itemprop="copyrightHolder">(Image credit: Cadence)</span></figcaption></figure><p>Back in August last year PCI-SIG formed its Optical Workgroup, which will work on industry-standard PCIe over optical interfaces. To this day, PCI Express has relied solely on copper interconnections. </p><p>However, because PCIe interconnections are getting longer in applications like AI and HPC servers and usage of retimers is both complicated, expensive and power consuming as well as having its limitations (as only two retimers per link can be used). Therefore, the decision to explore optical connectivity is certainly an important one.</p><figure data-bordeaux-image-check=""><div><p><picture><source type="image/webp" srcset="https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-320-80.jpg.webp 320w, https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-480-80.jpg.webp 480w, https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-650-80.jpg.webp 650w, https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-970-80.jpg.webp 970w, https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-1024-80.jpg.webp 1024w, https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-1200-80.jpg.webp 1200w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)"/><img src="https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-320-80.jpg" alt="Cadence" srcset="https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-320-80.jpg 320w, https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-480-80.jpg 480w, https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-650-80.jpg 650w, https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-970-80.jpg 970w, https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-1024-80.jpg 1024w, https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8-1200-80.jpg 1200w" sizes="(min-width: 1000px) 970px, calc(100vw - 40px)" loading="lazy" data-original-mos="https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8.jpg" data-pin-media="https://cdn.mos.cms.futurecdn.net/2BAsjTvsecnjf35NeHtkB8.jpg"/></picture></p></div><figcaption itemprop="caption description"><span itemprop="copyrightHolder">(Image credit: Cadence)</span></figcaption></figure><p>Just like Cadence, there are several other vendors currently provide proprietary external PCIe connectivity solutions. This does not necessarily contradict PCI-SIG&#39;s plan to standardize optical PCIe connectivity, as the development of an optical standard seeks to establish a unified approach for PCIe over fiber optics. PCI-SIG emphasized that it is not creating a standard for any specific optical technology, but aims to develop a technology-agnostic specification that supports a broad spectrum of optical technologies.</p><p>An optical solution for PCIe 7.0 is something that will be required in the years to come. But Cadence showcased quite a number of PCIe setups, including PCIe 7.0 electrical, and various PCIe 6.0 configurations at the event. These included RP/EP interop back-to-back setups, protocol demonstrations in FLIT mode at both the Cadence and Lecroy booths, JTOL testing with Anritsu and Tektronix equipment, and system-level interoperability demos with a PCIe Gen5 platform at the SerialTek booth.</p><div id="slice-container-newsletterForm-articleInbodyContent-FRjYG3iiz2UZpnzXHnY4eB"><div data-hydrate="true"><div><section></section><section><p>Get Tom&#39;s Hardware&#39;s best news and in-depth reviews, straight to your inbox.</p></section></div></div></div>
</div>
<div id="slice-container-authorBio-FRjYG3iiz2UZpnzXHnY4eB"><div><p>Anton Shilov is a Freelance News Writer at Tom’s Hardware US. Over the past couple of decades, he has covered everything from CPUs and GPUs to supercomputers and from modern process technologies and latest fab tools to high-tech industry trends.</p></div></div>



<!-- Drop in a standard article here maybe? -->


</section>














</div>
</div></div>
  </body>
</html>
