[SETTINGS]
UUT_module%vgaHdmi%
TB_module%vgaHdmi_tb%
DSN_PATH%$dsn\src\TestBench%
OUTPUT_DIRECTORY%d:\ownCloud\Ecografo\FPGA\pruebas\de10nano\vgaHdmi_chip\src\vgaHdmi_sim\vgaHdmi_sim\src\TestBench%
STIMULUS%YES%
VECTORS_FILE%d:\ownCloud\Ecografo\FPGA\pruebas\de10nano\vgaHdmi_chip\src\vgaHdmi_sim\vgaHdmi_sim\compile\wave.ver%
AWF_FILE%d:\ownCloud\Ecografo\FPGA\pruebas\de10nano\vgaHdmi_chip\src\vgaHdmi_sim\vgaHdmi_sim\compile\wave.ver%
TB_FILE%vgaHdmi_TB.v%
MACRO_FILE%vgaHdmi_TB_runtest.do%
UUT_module_FILE%%
LIBRARY_NAME%vgaHdmi_sim%
LIBRARY_TYPE%work%
END_SIMULATION_TIME%100.00 ns%
SIMULATION_TIME%%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]

[PORTS]
clock%in%wire%YES%NOCLK%
reset%in%wire%YES%NOCLK%
hsync%out%reg%NO%NOCLK%
vsync%out%reg%NO%NOCLK%
pixelH%out%[9:0]reg%NO%NOCLK%
pixelV%out%[9:0]reg%NO%NOCLK%
dataEnable%out%reg%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]
d:\ownCloud\Ecografo\FPGA\pruebas\de10nano\vgaHdmi_chip\src\vgaHdmi.v

