 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 21 04:01:45 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_REG_FILE/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][0]/Q (DFFRQX2M)               0.59       0.59 r
  U0_REG_FILE/U9/Y (BUFX20M)                              0.35       0.94 r
  U0_REG_FILE/REG1[0] (RegFile_WIDTH8_ADDR4)              0.00       0.94 r
  U0_ALU/B[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.94 r
  U0_ALU/div_52/b[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.94 r
  U0_ALU/div_52/U20/Y (INVX32M)                           0.20       1.14 f
  U0_ALU/div_52/U15/Y (OR2X8M)                            0.24       1.38 f
  U0_ALU/div_52/U49/Y (AND3X4M)                           0.22       1.60 f
  U0_ALU/div_52/U42/Y (NAND2X12M)                         0.14       1.74 r
  U0_ALU/div_52/U31/Y (CLKINVX32M)                        0.08       1.83 f
  U0_ALU/div_52/U30/Y (MX2X6M)                            0.33       2.16 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.42       2.58 f
  U0_ALU/div_52/U5/Y (AND2X12M)                           0.23       2.81 f
  U0_ALU/div_52/U51/Y (INVX4M)                            0.17       2.98 r
  U0_ALU/div_52/U9/Y (CLKNAND2X8M)                        0.19       3.17 f
  U0_ALU/div_52/U8/Y (NAND2X12M)                          0.23       3.40 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.40       3.80 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       4.01 r
  U0_ALU/div_52/U6/Y (CLKAND2X3M)                         0.32       4.34 r
  U0_ALU/div_52/U2/Y (BUFX20M)                            0.21       4.54 r
  U0_ALU/div_52/U38/Y (MX2X12M)                           0.36       4.90 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.42       5.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.28       5.61 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.27       5.87 f
  U0_ALU/div_52/U25/Y (AND2X2M)                           0.35       6.22 f
  U0_ALU/div_52/U21/Y (MX2X8M)                            0.39       6.62 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.69       7.31 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.33       7.64 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.23       7.87 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.36       8.23 r
  U0_ALU/div_52/U10/Y (AND2X12M)                          0.37       8.60 r
  U0_ALU/div_52/U22/Y (MX2X4M)                            0.36       8.96 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.69       9.65 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.47      10.12 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.38      10.50 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.47      10.97 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.44      11.41 r
  U0_ALU/div_52/U36/Y (CLKAND2X6M)                        0.26      11.67 r
  U0_ALU/div_52/U23/Y (BUFX12M)                           0.33      12.01 r
  U0_ALU/div_52/U32/Y (MX2X6M)                            0.40      12.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.61      13.01 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.52      13.53 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.34      13.88 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.33      14.21 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.29      14.50 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.27      14.77 f
  U0_ALU/div_52/U37/Y (AND2X12M)                          0.20      14.98 f
  U0_ALU/div_52/U3/Y (CLKBUFX40M)                         0.14      15.11 f
  U0_ALU/div_52/U11/Y (MX2X4M)                            0.28      15.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX8M)
                                                          0.41      15.80 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX4M)     0.50      16.30 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX8M)
                                                          0.29      16.59 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.47      17.06 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.51      17.57 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.51      18.07 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.52      18.59 f
  U0_ALU/div_52/quotient[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      18.59 f
  U0_ALU/U13/Y (AOI222X4M)                                0.67      19.26 r
  U0_ALU/U8/Y (AND3X6M)                                   0.30      19.56 r
  U0_ALU/U7/Y (NOR2X8M)                                   0.08      19.65 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00      19.65 f
  data arrival time                                                 19.65

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -19.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_REG_FILE/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][0]/Q (DFFRQX2M)               0.59       0.59 r
  U0_REG_FILE/U9/Y (BUFX20M)                              0.35       0.94 r
  U0_REG_FILE/REG1[0] (RegFile_WIDTH8_ADDR4)              0.00       0.94 r
  U0_ALU/B[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.94 r
  U0_ALU/div_52/b[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.94 r
  U0_ALU/div_52/U20/Y (INVX32M)                           0.20       1.14 f
  U0_ALU/div_52/U15/Y (OR2X8M)                            0.24       1.38 f
  U0_ALU/div_52/U49/Y (AND3X4M)                           0.22       1.60 f
  U0_ALU/div_52/U42/Y (NAND2X12M)                         0.14       1.74 r
  U0_ALU/div_52/U31/Y (CLKINVX32M)                        0.08       1.83 f
  U0_ALU/div_52/U30/Y (MX2X6M)                            0.33       2.16 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.42       2.58 f
  U0_ALU/div_52/U5/Y (AND2X12M)                           0.23       2.81 f
  U0_ALU/div_52/U51/Y (INVX4M)                            0.17       2.98 r
  U0_ALU/div_52/U9/Y (CLKNAND2X8M)                        0.19       3.17 f
  U0_ALU/div_52/U8/Y (NAND2X12M)                          0.23       3.40 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.40       3.80 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       4.01 r
  U0_ALU/div_52/U6/Y (CLKAND2X3M)                         0.32       4.34 r
  U0_ALU/div_52/U2/Y (BUFX20M)                            0.21       4.54 r
  U0_ALU/div_52/U38/Y (MX2X12M)                           0.36       4.90 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.42       5.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.28       5.61 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.27       5.87 f
  U0_ALU/div_52/U25/Y (AND2X2M)                           0.35       6.22 f
  U0_ALU/div_52/U21/Y (MX2X8M)                            0.39       6.62 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.69       7.31 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.33       7.64 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.23       7.87 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.36       8.23 r
  U0_ALU/div_52/U10/Y (AND2X12M)                          0.37       8.60 r
  U0_ALU/div_52/U22/Y (MX2X4M)                            0.38       8.98 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.62       9.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.51      10.11 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.39      10.50 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.49      10.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.50      11.49 f
  U0_ALU/div_52/U36/Y (CLKAND2X6M)                        0.24      11.73 f
  U0_ALU/div_52/U23/Y (BUFX12M)                           0.25      11.98 f
  U0_ALU/div_52/U32/Y (MX2X6M)                            0.37      12.35 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.68      13.03 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.49      13.52 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.31      13.83 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.31      14.13 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.25      14.38 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.22      14.60 r
  U0_ALU/div_52/U37/Y (AND2X12M)                          0.21      14.81 r
  U0_ALU/div_52/U4/Y (CLKBUFX40M)                         0.22      15.04 r
  U0_ALU/div_52/quotient[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      15.04 r
  U0_ALU/U32/Y (NAND2XLM)                                 0.54      15.57 f
  U0_ALU/U12/Y (AND3X2M)                                  0.50      16.07 f
  U0_ALU/U11/Y (AOI31X2M)                                 0.50      16.57 r
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      16.57 r
  data arrival time                                                 16.57

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                -16.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.85


  Startpoint: U0_REG_FILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.86       0.86 r
  U0_REG_FILE/REG0[1] (RegFile_WIDTH8_ADDR4)              0.00       0.86 r
  U0_ALU/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.86 r
  U0_ALU/U142/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U105/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.99 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       9.42 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      12.70 r
  U0_ALU/mult_49/FS_1/U2/Y (OAI21BX4M)                    0.46      13.16 f
  U0_ALU/mult_49/FS_1/U24/Y (OAI21X1M)                    0.73      13.89 r
  U0_ALU/mult_49/FS_1/U23/Y (OAI2BB1X1M)                  0.50      14.39 f
  U0_ALU/mult_49/FS_1/U8/Y (CLKXOR2X2M)                   0.53      14.92 r
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      14.92 r
  U0_ALU/mult_49/PRODUCT[15] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      14.92 r
  U0_ALU/U55/Y (OAI2BB1X2M)                               0.33      15.25 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00      15.25 r
  data arrival time                                                 15.25

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -15.25
  --------------------------------------------------------------------------
  slack (MET)                                                        4.21


  Startpoint: U0_REG_FILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.86       0.86 r
  U0_REG_FILE/REG0[1] (RegFile_WIDTH8_ADDR4)              0.00       0.86 r
  U0_ALU/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.86 r
  U0_ALU/U142/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U105/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.99 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       9.42 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      12.70 r
  U0_ALU/mult_49/FS_1/U2/Y (OAI21BX4M)                    0.46      13.16 f
  U0_ALU/mult_49/FS_1/U25/Y (XOR3XLM)                     0.74      13.91 r
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      13.91 r
  U0_ALU/mult_49/PRODUCT[14] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      13.91 r
  U0_ALU/U56/Y (OAI2BB1X2M)                               0.36      14.27 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00      14.27 r
  data arrival time                                                 14.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -14.27
  --------------------------------------------------------------------------
  slack (MET)                                                        5.19


  Startpoint: U0_REG_FILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.86       0.86 r
  U0_REG_FILE/REG0[1] (RegFile_WIDTH8_ADDR4)              0.00       0.86 r
  U0_ALU/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.86 r
  U0_ALU/U142/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U105/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.99 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       9.42 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      12.70 r
  U0_ALU/mult_49/FS_1/U26/Y (XNOR2X1M)                    0.62      13.32 r
  U0_ALU/mult_49/FS_1/SUM[11] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      13.32 r
  U0_ALU/mult_49/PRODUCT[13] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      13.32 r
  U0_ALU/U57/Y (OAI2BB1X2M)                               0.37      13.70 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00      13.70 r
  data arrival time                                                 13.70

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -13.70
  --------------------------------------------------------------------------
  slack (MET)                                                        5.76


  Startpoint: U0_REG_FILE/regArr_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[1][0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[1][0]/Q (DFFRQX2M)               0.59       0.59 r
  U0_REG_FILE/U9/Y (BUFX20M)                              0.35       0.94 r
  U0_REG_FILE/REG1[0] (RegFile_WIDTH8_ADDR4)              0.00       0.94 r
  U0_ALU/B[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.94 r
  U0_ALU/div_52/b[0] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00       0.94 r
  U0_ALU/div_52/U20/Y (INVX32M)                           0.20       1.14 f
  U0_ALU/div_52/U15/Y (OR2X8M)                            0.24       1.38 f
  U0_ALU/div_52/U49/Y (AND3X4M)                           0.22       1.60 f
  U0_ALU/div_52/U42/Y (NAND2X12M)                         0.14       1.74 r
  U0_ALU/div_52/U31/Y (CLKINVX32M)                        0.08       1.83 f
  U0_ALU/div_52/U30/Y (MX2X6M)                            0.33       2.16 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.42       2.58 f
  U0_ALU/div_52/U5/Y (AND2X12M)                           0.23       2.81 f
  U0_ALU/div_52/U51/Y (INVX4M)                            0.17       2.98 r
  U0_ALU/div_52/U9/Y (CLKNAND2X8M)                        0.19       3.17 f
  U0_ALU/div_52/U8/Y (NAND2X12M)                          0.23       3.40 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.40       3.80 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       4.01 r
  U0_ALU/div_52/U6/Y (CLKAND2X3M)                         0.32       4.34 r
  U0_ALU/div_52/U2/Y (BUFX20M)                            0.21       4.54 r
  U0_ALU/div_52/U38/Y (MX2X12M)                           0.36       4.90 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.42       5.32 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.28       5.61 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX8M)
                                                          0.27       5.87 f
  U0_ALU/div_52/U25/Y (AND2X2M)                           0.35       6.22 f
  U0_ALU/div_52/U21/Y (MX2X8M)                            0.39       6.62 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.69       7.31 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.33       7.64 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.23       7.87 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX2M)
                                                          0.36       8.23 r
  U0_ALU/div_52/U10/Y (AND2X12M)                          0.37       8.60 r
  U0_ALU/div_52/U22/Y (MX2X4M)                            0.38       8.98 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.62       9.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.51      10.11 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.39      10.50 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.49      10.99 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.50      11.49 f
  U0_ALU/div_52/U36/Y (CLKAND2X6M)                        0.24      11.73 f
  U0_ALU/div_52/U23/Y (BUFX12M)                           0.25      11.98 f
  U0_ALU/div_52/quotient[2] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                                          0.00      11.98 f
  U0_ALU/U103/Y (AOI222X2M)                               0.92      12.90 r
  U0_ALU/U100/Y (AOI31X2M)                                0.49      13.40 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      13.40 f
  data arrival time                                                 13.40

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -13.40
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: U0_REG_FILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.86       0.86 r
  U0_REG_FILE/REG0[1] (RegFile_WIDTH8_ADDR4)              0.00       0.86 r
  U0_ALU/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.86 r
  U0_ALU/U142/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U105/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.99 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       9.42 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      11.93 r
  U0_ALU/mult_49/FS_1/U30/Y (CLKXOR2X2M)                  0.60      12.53 r
  U0_ALU/mult_49/FS_1/SUM[10] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      12.53 r
  U0_ALU/mult_49/PRODUCT[12] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      12.53 r
  U0_ALU/U58/Y (OAI2BB1X2M)                               0.33      12.86 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00      12.86 r
  data arrival time                                                 12.86

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -12.86
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: U0_REG_FILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.86       0.86 r
  U0_REG_FILE/REG0[1] (RegFile_WIDTH8_ADDR4)              0.00       0.86 r
  U0_ALU/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.86 r
  U0_ALU/U142/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U105/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.99 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       9.42 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.02 r
  U0_ALU/mult_49/FS_1/U19/Y (XNOR2X1M)                    0.61      11.63 r
  U0_ALU/mult_49/FS_1/SUM[9] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      11.63 r
  U0_ALU/mult_49/PRODUCT[11] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      11.63 r
  U0_ALU/U60/Y (OAI2BB1X2M)                               0.37      12.01 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00      12.01 r
  data arrival time                                                 12.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -12.01
  --------------------------------------------------------------------------
  slack (MET)                                                        7.45


  Startpoint: U0_REG_FILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.86       0.86 r
  U0_REG_FILE/REG0[1] (RegFile_WIDTH8_ADDR4)              0.00       0.86 r
  U0_ALU/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.86 r
  U0_ALU/U142/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U105/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.99 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       8.74 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68       9.42 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       9.42 f
  U0_ALU/mult_49/FS_1/U4/Y (NOR2X2M)                      0.86      10.28 r
  U0_ALU/mult_49/FS_1/U22/Y (NAND2BX1M)                   0.44      10.73 r
  U0_ALU/mult_49/FS_1/U21/Y (CLKXOR2X2M)                  0.48      11.21 f
  U0_ALU/mult_49/FS_1/SUM[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00      11.21 f
  U0_ALU/mult_49/PRODUCT[10] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00      11.21 f
  U0_ALU/U59/Y (OAI2BB1X2M)                               0.40      11.61 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00      11.61 f
  data arrival time                                                 11.61

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.61
  --------------------------------------------------------------------------
  slack (MET)                                                        7.98


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            1.02       3.64 f
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.87       4.51 r
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.50       5.01 f
  U0_SYS_CTRL/U8/Y (NOR2X6M)                              0.80       5.80 r
  U0_SYS_CTRL/ALU_FUN[0] (sys_ctrl)                       0.00       5.80 r
  U0_ALU/ALU_FUN[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)         0.00       5.80 r
  U0_ALU/U40/Y (NOR2X2M)                                  0.48       6.28 f
  U0_ALU/U63/Y (INVX2M)                                   0.66       6.94 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       7.55 r
  U0_ALU/U51/Y (INVX4M)                                   0.60       8.15 f
  U0_ALU/U154/Y (AOI221X2M)                               0.87       9.01 r
  U0_ALU/U153/Y (OAI222X1M)                               0.79       9.81 f
  U0_ALU/U125/Y (AOI221X2M)                               0.95      10.76 r
  U0_ALU/U123/Y (AOI31X2M)                                0.44      11.20 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00      11.20 f
  data arrival time                                                 11.20

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -11.20
  --------------------------------------------------------------------------
  slack (MET)                                                        8.37


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            1.02       3.64 f
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.87       4.51 r
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.50       5.01 f
  U0_SYS_CTRL/U8/Y (NOR2X6M)                              0.80       5.80 r
  U0_SYS_CTRL/ALU_FUN[0] (sys_ctrl)                       0.00       5.80 r
  U0_ALU/ALU_FUN[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)         0.00       5.80 r
  U0_ALU/U40/Y (NOR2X2M)                                  0.48       6.28 f
  U0_ALU/U63/Y (INVX2M)                                   0.66       6.94 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       7.55 r
  U0_ALU/U52/Y (INVX4M)                                   0.56       8.10 f
  U0_ALU/U157/Y (AOI221X2M)                               0.85       8.96 r
  U0_ALU/U156/Y (OAI222X1M)                               0.79       9.75 f
  U0_ALU/U116/Y (AOI221X2M)                               0.95      10.70 r
  U0_ALU/U114/Y (AOI31X2M)                                0.44      11.14 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00      11.14 f
  data arrival time                                                 11.14

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -11.14
  --------------------------------------------------------------------------
  slack (MET)                                                        8.42


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            1.02       3.64 f
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.87       4.51 r
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.50       5.01 f
  U0_SYS_CTRL/U8/Y (NOR2X6M)                              0.80       5.80 r
  U0_SYS_CTRL/ALU_FUN[0] (sys_ctrl)                       0.00       5.80 r
  U0_ALU/ALU_FUN[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)         0.00       5.80 r
  U0_ALU/U40/Y (NOR2X2M)                                  0.48       6.28 f
  U0_ALU/U63/Y (INVX2M)                                   0.66       6.94 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       7.55 r
  U0_ALU/U52/Y (INVX4M)                                   0.56       8.10 f
  U0_ALU/U166/Y (AOI221X2M)                               0.85       8.96 r
  U0_ALU/U165/Y (OAI222X1M)                               0.79       9.75 f
  U0_ALU/U110/Y (AOI221X2M)                               0.95      10.70 r
  U0_ALU/U108/Y (AOI31X2M)                                0.44      11.14 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00      11.14 f
  data arrival time                                                 11.14

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -11.14
  --------------------------------------------------------------------------
  slack (MET)                                                        8.42


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            1.02       3.64 f
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.87       4.51 r
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.50       5.01 f
  U0_SYS_CTRL/U8/Y (NOR2X6M)                              0.80       5.80 r
  U0_SYS_CTRL/ALU_FUN[0] (sys_ctrl)                       0.00       5.80 r
  U0_ALU/ALU_FUN[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)         0.00       5.80 r
  U0_ALU/U40/Y (NOR2X2M)                                  0.48       6.28 f
  U0_ALU/U63/Y (INVX2M)                                   0.66       6.94 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       7.55 r
  U0_ALU/U52/Y (INVX4M)                                   0.56       8.10 f
  U0_ALU/U160/Y (AOI221X2M)                               0.85       8.96 r
  U0_ALU/U159/Y (OAI222X1M)                               0.79       9.75 f
  U0_ALU/U121/Y (AOI221X2M)                               0.95      10.69 r
  U0_ALU/U119/Y (AOI31X2M)                                0.44      11.14 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00      11.14 f
  data arrival time                                                 11.14

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -11.14
  --------------------------------------------------------------------------
  slack (MET)                                                        8.43


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            1.02       3.64 f
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.87       4.51 r
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.50       5.01 f
  U0_SYS_CTRL/U8/Y (NOR2X6M)                              0.80       5.80 r
  U0_SYS_CTRL/ALU_FUN[0] (sys_ctrl)                       0.00       5.80 r
  U0_ALU/ALU_FUN[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)         0.00       5.80 r
  U0_ALU/U40/Y (NOR2X2M)                                  0.48       6.28 f
  U0_ALU/U63/Y (INVX2M)                                   0.66       6.94 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       7.55 r
  U0_ALU/U52/Y (INVX4M)                                   0.56       8.10 f
  U0_ALU/U130/Y (AOI221X2M)                               0.85       8.96 r
  U0_ALU/U129/Y (OAI222X1M)                               0.79       9.75 f
  U0_ALU/U76/Y (AOI221X2M)                                0.95      10.69 r
  U0_ALU/U74/Y (AOI31X2M)                                 0.44      11.14 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00      11.14 f
  data arrival time                                                 11.14

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -11.14
  --------------------------------------------------------------------------
  slack (MET)                                                        8.43


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            1.02       3.64 f
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.87       4.51 r
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.50       5.01 f
  U0_SYS_CTRL/U8/Y (NOR2X6M)                              0.80       5.80 r
  U0_SYS_CTRL/ALU_FUN[0] (sys_ctrl)                       0.00       5.80 r
  U0_ALU/ALU_FUN[0] (ALU_OPER_WIDTH8_OUT_WIDTH16)         0.00       5.80 r
  U0_ALU/U40/Y (NOR2X2M)                                  0.48       6.28 f
  U0_ALU/U63/Y (INVX2M)                                   0.66       6.94 r
  U0_ALU/U15/Y (OR2X2M)                                   0.60       7.55 r
  U0_ALU/U51/Y (INVX4M)                                   0.60       8.15 f
  U0_ALU/U137/Y (AOI211X2M)                               0.86       9.00 r
  U0_ALU/U136/Y (INVX2M)                                  0.50       9.51 f
  U0_ALU/U83/Y (NAND2X4M)                                 0.79      10.30 r
  U0_ALU/U61/Y (OAI2BB1X2M)                               0.36      10.66 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00      10.66 f
  data arrival time                                                 10.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -10.66
  --------------------------------------------------------------------------
  slack (MET)                                                        8.93


  Startpoint: U0_REG_FILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_REG_FILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_REG_FILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.86       0.86 r
  U0_REG_FILE/REG0[1] (RegFile_WIDTH8_ADDR4)              0.00       0.86 r
  U0_ALU/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16)               0.00       0.86 r
  U0_ALU/U142/Y (INVX2M)                                  0.45       1.32 f
  U0_ALU/U105/Y (INVX4M)                                  0.67       1.99 r
  U0_ALU/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       1.99 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       2.62 f
  U0_ALU/mult_49/U17/Y (NOR2X2M)                          0.87       3.49 r
  U0_ALU/mult_49/U59/Y (XOR2X1M)                          0.69       4.18 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.56       4.74 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.77       5.51 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.77       6.27 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.77       7.04 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.77       7.81 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.89       8.70 f
  U0_ALU/mult_49/U52/Y (CLKXOR2X2M)                       0.52       9.22 r
  U0_ALU/mult_49/FS_1/A[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       9.22 r
  U0_ALU/mult_49/FS_1/U11/Y (INVX2M)                      0.20       9.41 f
  U0_ALU/mult_49/FS_1/U12/Y (INVX2M)                      0.24       9.66 r
  U0_ALU/mult_49/FS_1/SUM[6] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1)
                                                          0.00       9.66 r
  U0_ALU/mult_49/PRODUCT[8] (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                                          0.00       9.66 r
  U0_ALU/U134/Y (AOI2BB2X2M)                              0.27       9.92 f
  U0_ALU/U132/Y (AOI21X2M)                                0.53      10.45 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00      10.45 r
  data arrival time                                                 10.45

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                -10.45
  --------------------------------------------------------------------------
  slack (MET)                                                        8.97


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            1.02       3.64 f
  U0_SYS_CTRL/U23/Y (NOR2X4M)                             0.87       4.51 r
  U0_SYS_CTRL/U19/Y (INVX4M)                              0.50       5.01 f
  U0_SYS_CTRL/U116/Y (NAND2X4M)                           0.55       5.56 r
  U0_SYS_CTRL/ALU_EN (sys_ctrl)                           0.00       5.56 r
  U0_ALU/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       5.56 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       5.56 r
  data arrival time                                                  5.56

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -5.56
  --------------------------------------------------------------------------
  slack (MET)                                                       13.87


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U95/Y (BUFX2M)                              0.94       8.63 r
  U0_REG_FILE/U69/Y (BUFX2M)                              0.53       9.16 r
  U0_REG_FILE/U31/Y (CLKBUFX8M)                           0.99      10.15 r
  U0_REG_FILE/U24/Y (MX4XLM)                              0.88      11.03 f
  U0_REG_FILE/U234/Y (MX4XLM)                             0.84      11.86 f
  U0_REG_FILE/U233/Y (AO22X1M)                            0.67      12.53 f
  U0_REG_FILE/RdData_reg[3]/D (DFFRQX2M)                  0.00      12.53 f
  data arrival time                                                 12.53

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/RdData_reg[3]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.53
  --------------------------------------------------------------------------
  slack (MET)                                                        7.06


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U95/Y (BUFX2M)                              0.94       8.63 r
  U0_REG_FILE/U69/Y (BUFX2M)                              0.53       9.16 r
  U0_REG_FILE/U31/Y (CLKBUFX8M)                           0.99      10.15 r
  U0_REG_FILE/U23/Y (MX4XLM)                              0.88      11.03 f
  U0_REG_FILE/U231/Y (MX4XLM)                             0.84      11.86 f
  U0_REG_FILE/U230/Y (AO22X1M)                            0.67      12.53 f
  U0_REG_FILE/RdData_reg[2]/D (DFFRQX2M)                  0.00      12.53 f
  data arrival time                                                 12.53

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/RdData_reg[2]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.53
  --------------------------------------------------------------------------
  slack (MET)                                                        7.06


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U95/Y (BUFX2M)                              0.94       8.63 r
  U0_REG_FILE/U69/Y (BUFX2M)                              0.53       9.16 r
  U0_REG_FILE/U31/Y (CLKBUFX8M)                           0.99      10.15 r
  U0_REG_FILE/U25/Y (MX4XLM)                              0.88      11.03 f
  U0_REG_FILE/U237/Y (MX4XLM)                             0.84      11.86 f
  U0_REG_FILE/U236/Y (AO22X1M)                            0.67      12.53 f
  U0_REG_FILE/RdData_reg[4]/D (DFFRQX2M)                  0.00      12.53 f
  data arrival time                                                 12.53

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/RdData_reg[4]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.53
  --------------------------------------------------------------------------
  slack (MET)                                                        7.07


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U95/Y (BUFX2M)                              0.94       8.63 r
  U0_REG_FILE/U69/Y (BUFX2M)                              0.53       9.16 r
  U0_REG_FILE/U32/Y (CLKBUFX6M)                           0.95      10.11 r
  U0_REG_FILE/U22/Y (MX4XLM)                              0.87      10.99 f
  U0_REG_FILE/U228/Y (MX4XLM)                             0.84      11.82 f
  U0_REG_FILE/U227/Y (AO22X1M)                            0.67      12.49 f
  U0_REG_FILE/RdData_reg[1]/D (DFFRQX2M)                  0.00      12.49 f
  data arrival time                                                 12.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/RdData_reg[1]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.49
  --------------------------------------------------------------------------
  slack (MET)                                                        7.10


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U95/Y (BUFX2M)                              0.94       8.63 r
  U0_REG_FILE/U69/Y (BUFX2M)                              0.53       9.16 r
  U0_REG_FILE/U32/Y (CLKBUFX6M)                           0.95      10.11 r
  U0_REG_FILE/U21/Y (MX4XLM)                              0.87      10.99 f
  U0_REG_FILE/U225/Y (MX4XLM)                             0.84      11.82 f
  U0_REG_FILE/U224/Y (AO22X1M)                            0.67      12.49 f
  U0_REG_FILE/RdData_reg[0]/D (DFFRQX2M)                  0.00      12.49 f
  data arrival time                                                 12.49

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/RdData_reg[0]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.49
  --------------------------------------------------------------------------
  slack (MET)                                                        7.11


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U95/Y (BUFX2M)                              0.94       8.63 r
  U0_REG_FILE/U69/Y (BUFX2M)                              0.53       9.16 r
  U0_REG_FILE/U31/Y (CLKBUFX8M)                           0.99      10.15 r
  U0_REG_FILE/U219/Y (MX4X1M)                             0.71      10.86 f
  U0_REG_FILE/U246/Y (MX4XLM)                             0.83      11.69 f
  U0_REG_FILE/U245/Y (AO22X1M)                            0.67      12.36 f
  U0_REG_FILE/RdData_reg[7]/D (DFFRQX2M)                  0.00      12.36 f
  data arrival time                                                 12.36

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/RdData_reg[7]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.36
  --------------------------------------------------------------------------
  slack (MET)                                                        7.23


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U95/Y (BUFX2M)                              0.94       8.63 r
  U0_REG_FILE/U69/Y (BUFX2M)                              0.53       9.16 r
  U0_REG_FILE/U32/Y (CLKBUFX6M)                           0.95      10.11 r
  U0_REG_FILE/U218/Y (MX4X1M)                             0.71      10.82 f
  U0_REG_FILE/U243/Y (MX4XLM)                             0.83      11.65 f
  U0_REG_FILE/U242/Y (AO22X1M)                            0.67      12.32 f
  U0_REG_FILE/RdData_reg[6]/D (DFFRQX2M)                  0.00      12.32 f
  data arrival time                                                 12.32

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/RdData_reg[6]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.32
  --------------------------------------------------------------------------
  slack (MET)                                                        7.27


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U95/Y (BUFX2M)                              0.94       8.63 r
  U0_REG_FILE/U44/Y (BUFX2M)                              0.99       9.62 r
  U0_REG_FILE/U26/Y (MX4XLM)                              0.88      10.50 f
  U0_REG_FILE/U240/Y (MX4XLM)                             0.83      11.34 f
  U0_REG_FILE/U239/Y (AO22X1M)                            0.67      12.01 f
  U0_REG_FILE/RdData_reg[5]/D (DFFRQX2M)                  0.00      12.01 f
  data arrival time                                                 12.01

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/RdData_reg[5]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.01
  --------------------------------------------------------------------------
  slack (MET)                                                        7.59


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U98/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U72/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U278/Y (OAI2BB2X1M)                         0.61      10.27 f
  U0_REG_FILE/regArr_reg[2][0]/D (DFFSQX4M)               0.00      10.27 f
  data arrival time                                                 10.27

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[2][0]/CK (DFFSQX4M)              0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                -10.27
  --------------------------------------------------------------------------
  slack (MET)                                                        9.17


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U97/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U74/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U258/Y (OAI2BB2X1M)                         0.49      10.15 r
  U0_REG_FILE/regArr_reg[0][3]/D (DFFRQX2M)               0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[0][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U97/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U74/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U257/Y (OAI2BB2X1M)                         0.49      10.15 r
  U0_REG_FILE/regArr_reg[0][2]/D (DFFRQX2M)               0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[0][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U97/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U74/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U255/Y (OAI2BB2X1M)                         0.49      10.15 r
  U0_REG_FILE/regArr_reg[0][0]/D (DFFRQX2M)               0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[0][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U97/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U74/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U256/Y (OAI2BB2X1M)                         0.49      10.15 r
  U0_REG_FILE/regArr_reg[0][1]/D (DFFRQX2M)               0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U97/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U74/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U248/Y (OAI2BB2X1M)                         0.49      10.15 r
  U0_REG_FILE/regArr_reg[0][5]/D (DFFRQX2M)               0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[0][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U85/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U51/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U148/Y (OAI2BB2X1M)                         0.49      10.15 r
  U0_REG_FILE/regArr_reg[6][0]/D (DFFRQX2M)               0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[6][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U83/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U49/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U136/Y (OAI2BB2X1M)                         0.49      10.15 r
  U0_REG_FILE/regArr_reg[4][0]/D (DFFRQX2M)               0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[4][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U83/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U49/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U139/Y (OAI2BB2X1M)                         0.49      10.15 r
  U0_REG_FILE/regArr_reg[4][3]/D (DFFRQX2M)               0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[4][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U83/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U49/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U138/Y (OAI2BB2X1M)                         0.49      10.15 r
  U0_REG_FILE/regArr_reg[4][2]/D (DFFRQX2M)               0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[4][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U83/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U49/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U137/Y (OAI2BB2X1M)                         0.49      10.15 r
  U0_REG_FILE/regArr_reg[4][1]/D (DFFRQX2M)               0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[4][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           1.09       1.09 r
  U0_SYS_CTRL/U59/Y (INVX4M)                              0.61       1.69 f
  U0_SYS_CTRL/U11/Y (NOR2X4M)                             0.93       2.63 r
  U0_SYS_CTRL/U5/Y (NAND3X2M)                             0.96       3.59 f
  U0_SYS_CTRL/U25/Y (AND3X4M)                             0.68       4.26 f
  U0_SYS_CTRL/U65/Y (OAI22X1M)                            0.78       5.04 r
  U0_SYS_CTRL/Address[0] (sys_ctrl)                       0.00       5.04 r
  U6/Y (BUFX2M)                                           0.99       6.03 r
  U0_REG_FILE/Address[0] (RegFile_WIDTH8_ADDR4)           0.00       6.03 r
  U0_REG_FILE/U19/Y (INVX2M)                              0.70       6.73 f
  U0_REG_FILE/U102/Y (INVX2M)                             0.95       7.68 r
  U0_REG_FILE/U11/Y (NOR2BX4M)                            0.50       8.19 f
  U0_REG_FILE/U98/Y (NAND2X2M)                            0.53       8.72 r
  U0_REG_FILE/U72/Y (BUFX4M)                              0.94       9.66 r
  U0_REG_FILE/U267/Y (OAI2BB2X1M)                         0.49      10.15 r
  U0_REG_FILE/regArr_reg[2][1]/D (DFFRQX2M)               0.00      10.15 r
  data arrival time                                                 10.15

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_REG_FILE/regArr_reg[2][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: U0_CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_TX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_TX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_TX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_TX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_TX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_TX/U32/Y (AOI21X1M)                          0.90       6.15 r
  U0_CLK_DIV_TX/U31/Y (CLKXOR2X2M)                        0.57       6.72 r
  U0_CLK_DIV_TX/div_clk_reg/D (DFFRQX2M)                  0.00       6.72 r
  data arrival time                                                  6.72

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_TX/div_clk_reg/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -6.72
  --------------------------------------------------------------------------
  slack (MET)                                                      264.03


  Startpoint: U0_CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_RX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_RX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_RX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_RX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_RX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_RX/U32/Y (AOI21X1M)                          0.90       6.15 r
  U0_CLK_DIV_RX/U31/Y (CLKXOR2X2M)                        0.57       6.72 r
  U0_CLK_DIV_RX/div_clk_reg/D (DFFRQX2M)                  0.00       6.72 r
  data arrival time                                                  6.72

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_RX/div_clk_reg/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -6.72
  --------------------------------------------------------------------------
  slack (MET)                                                      264.03


  Startpoint: U0_CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_TX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_TX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_TX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_TX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_TX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_TX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_TX/U7/Y (AO22XLM)                            0.76       6.78 f
  U0_CLK_DIV_TX/count_reg[6]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_TX/count_reg[6]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_TX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_TX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_TX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_TX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_TX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_TX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_TX/U8/Y (AO22XLM)                            0.76       6.78 f
  U0_CLK_DIV_TX/count_reg[0]/D (DFFRQX4M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_TX/count_reg[0]/CK (DFFRQX4M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_TX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_TX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_TX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_TX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_TX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_TX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_TX/U13/Y (AO22XLM)                           0.76       6.78 f
  U0_CLK_DIV_TX/count_reg[5]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_TX/count_reg[5]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_TX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_TX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_TX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_TX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_TX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_TX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_TX/U12/Y (AO22XLM)                           0.76       6.78 f
  U0_CLK_DIV_TX/count_reg[4]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_TX/count_reg[4]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_TX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_TX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_TX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_TX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_TX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_TX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_TX/U11/Y (AO22XLM)                           0.76       6.78 f
  U0_CLK_DIV_TX/count_reg[3]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_TX/count_reg[3]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_TX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_TX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_TX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_TX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_TX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_TX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_TX/U10/Y (AO22XLM)                           0.76       6.78 f
  U0_CLK_DIV_TX/count_reg[2]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_TX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_TX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_TX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_TX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_TX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_TX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_TX/U9/Y (AO22XLM)                            0.76       6.78 f
  U0_CLK_DIV_TX/count_reg[1]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_TX/count_reg[1]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_RX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_RX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_RX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_RX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_RX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_RX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_RX/U8/Y (AO22XLM)                            0.76       6.78 f
  U0_CLK_DIV_RX/count_reg[6]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_RX/count_reg[6]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_RX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_RX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_RX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_RX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_RX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_RX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_RX/U9/Y (AO22XLM)                            0.76       6.78 f
  U0_CLK_DIV_RX/count_reg[0]/D (DFFRQX4M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_RX/count_reg[0]/CK (DFFRQX4M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_RX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_RX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_RX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_RX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_RX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_RX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_RX/U14/Y (AO22XLM)                           0.76       6.78 f
  U0_CLK_DIV_RX/count_reg[5]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_RX/count_reg[5]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_RX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_RX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_RX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_RX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_RX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_RX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_RX/U13/Y (AO22XLM)                           0.76       6.78 f
  U0_CLK_DIV_RX/count_reg[4]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_RX/count_reg[4]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_RX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_RX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_RX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_RX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_RX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_RX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_RX/U12/Y (AO22XLM)                           0.76       6.78 f
  U0_CLK_DIV_RX/count_reg[3]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_RX/count_reg[3]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_RX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_RX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_RX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_RX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_RX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_RX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_RX/U11/Y (AO22XLM)                           0.76       6.78 f
  U0_CLK_DIV_RX/count_reg[2]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_RX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_RX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_RX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_RX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_RX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_RX/U5/Y (AND3X4M)                            0.77       6.02 f
  U0_CLK_DIV_RX/U10/Y (AO22XLM)                           0.76       6.78 f
  U0_CLK_DIV_RX/count_reg[1]/D (DFFRQX2M)                 0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_RX/count_reg[1]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.07


  Startpoint: U0_CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_TX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_TX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_TX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_TX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_TX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_TX/U35/Y (OR2X1M)                            0.72       5.97 f
  U0_CLK_DIV_TX/U34/Y (XNOR2X1M)                          0.48       6.46 f
  U0_CLK_DIV_TX/odd_edge_tog_reg/D (DFFSQX2M)             0.00       6.46 f
  data arrival time                                                  6.46

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_TX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -6.46
  --------------------------------------------------------------------------
  slack (MET)                                                      264.29


  Startpoint: U0_CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_CLK_DIV_RX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U0_CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.05       1.05 r
  U0_CLK_DIV_RX/U47/Y (CLKXOR2X2M)                        0.65       1.70 f
  U0_CLK_DIV_RX/U46/Y (NOR4X1M)                           0.98       2.68 r
  U0_CLK_DIV_RX/U45/Y (NAND4X1M)                          0.76       3.44 f
  U0_CLK_DIV_RX/U37/Y (MXI2X1M)                           0.70       4.14 r
  U0_CLK_DIV_RX/U36/Y (CLKNAND2X2M)                       1.12       5.25 f
  U0_CLK_DIV_RX/U35/Y (OR2X1M)                            0.72       5.97 f
  U0_CLK_DIV_RX/U34/Y (XNOR2X1M)                          0.48       6.46 f
  U0_CLK_DIV_RX/odd_edge_tog_reg/D (DFFSQX2M)             0.00       6.46 f
  data arrival time                                                  6.46

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_CLK_DIV_RX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -6.46
  --------------------------------------------------------------------------
  slack (MET)                                                      264.29


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: FIFO/U_FIFO_RD/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04       1.04 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00       1.04 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00       1.04 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83       1.87 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00       1.87 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00       1.87 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.43       2.31 f
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.52       2.83 r
  FIFO/U_FIFO_RD/U14/Y (NAND2X2M)                         0.49       3.33 f
  FIFO/U_FIFO_RD/U10/Y (NOR2BX2M)                         0.88       4.21 r
  FIFO/U_FIFO_RD/U13/Y (NAND2X2M)                         0.59       4.80 f
  FIFO/U_FIFO_RD/U12/Y (NOR2BX2M)                         0.54       5.34 r
  FIFO/U_FIFO_RD/U11/Y (CLKXOR2X2M)                       0.52       5.86 r
  FIFO/U_FIFO_RD/rptr_reg[3]/D (DFFRQX2M)                 0.00       5.86 r
  data arrival time                                                  5.86

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  FIFO/U_FIFO_RD/rptr_reg[3]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                      264.89


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: FIFO/U_FIFO_RD/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04       1.04 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00       1.04 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00       1.04 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83       1.87 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00       1.87 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00       1.87 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.43       2.31 f
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.52       2.83 r
  FIFO/U_FIFO_RD/U14/Y (NAND2X2M)                         0.49       3.33 f
  FIFO/U_FIFO_RD/U10/Y (NOR2BX2M)                         0.88       4.21 r
  FIFO/U_FIFO_RD/U13/Y (NAND2X2M)                         0.59       4.80 f
  FIFO/U_FIFO_RD/U16/Y (XNOR2X2M)                         0.53       5.33 r
  FIFO/U_FIFO_RD/rptr_reg[2]/D (DFFRQX4M)                 0.00       5.33 r
  data arrival time                                                  5.33

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  FIFO/U_FIFO_RD/rptr_reg[2]/CK (DFFRQX4M)                0.00     271.07 r
  library setup time                                     -0.38     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                      265.36


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_SERIALIZER/Data_Valid (Serializer)              0.00    8413.42 f
  U0_TX/U_SERIALIZER/U12/Y (NOR2BX2M)                     0.37    8413.79 f
  U0_TX/U_SERIALIZER/U11/Y (CLKBUFX6M)                    0.85    8414.64 f
  U0_TX/U_SERIALIZER/U20/Y (NOR2X12M)                     0.82    8415.46 r
  U0_TX/U_SERIALIZER/U8/Y (NOR2X8M)                       0.44    8415.90 f
  U0_TX/U_SERIALIZER/U28/Y (AO22X1M)                      0.65    8416.55 f
  U0_TX/U_SERIALIZER/data_reg[7]/D (DFFRX1M)              0.00    8416.55 f
  data arrival time                                               8416.55

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[7]/CK (DFFRX1M)             0.00    8680.34 r
  library setup time                                     -0.20    8680.15
  data required time                                              8680.15
  --------------------------------------------------------------------------
  data required time                                              8680.15
  data arrival time                                              -8416.55
  --------------------------------------------------------------------------
  slack (MET)                                                      263.60


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_SERIALIZER/Data_Valid (Serializer)              0.00    8413.42 f
  U0_TX/U_SERIALIZER/U12/Y (NOR2BX2M)                     0.37    8413.79 f
  U0_TX/U_SERIALIZER/U11/Y (CLKBUFX6M)                    0.85    8414.64 f
  U0_TX/U_SERIALIZER/U20/Y (NOR2X12M)                     0.82    8415.46 r
  U0_TX/U_SERIALIZER/U27/Y (AOI22X1M)                     0.51    8415.97 f
  U0_TX/U_SERIALIZER/U26/Y (OAI2BB1X2M)                   0.40    8416.37 r
  U0_TX/U_SERIALIZER/data_reg[6]/D (DFFRX1M)              0.00    8416.37 r
  data arrival time                                               8416.37

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[6]/CK (DFFRX1M)             0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8416.37
  --------------------------------------------------------------------------
  slack (MET)                                                      263.70


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_SERIALIZER/Data_Valid (Serializer)              0.00    8413.42 f
  U0_TX/U_SERIALIZER/U12/Y (NOR2BX2M)                     0.37    8413.79 f
  U0_TX/U_SERIALIZER/U11/Y (CLKBUFX6M)                    0.85    8414.64 f
  U0_TX/U_SERIALIZER/U20/Y (NOR2X12M)                     0.82    8415.46 r
  U0_TX/U_SERIALIZER/U25/Y (AOI22X1M)                     0.51    8415.97 f
  U0_TX/U_SERIALIZER/U24/Y (OAI2BB1X2M)                   0.40    8416.37 r
  U0_TX/U_SERIALIZER/data_reg[5]/D (DFFRX1M)              0.00    8416.37 r
  data arrival time                                               8416.37

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[5]/CK (DFFRX1M)             0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8416.37
  --------------------------------------------------------------------------
  slack (MET)                                                      263.70


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_SERIALIZER/Data_Valid (Serializer)              0.00    8413.42 f
  U0_TX/U_SERIALIZER/U12/Y (NOR2BX2M)                     0.37    8413.79 f
  U0_TX/U_SERIALIZER/U11/Y (CLKBUFX6M)                    0.85    8414.64 f
  U0_TX/U_SERIALIZER/U20/Y (NOR2X12M)                     0.82    8415.46 r
  U0_TX/U_SERIALIZER/U23/Y (AOI22X1M)                     0.51    8415.97 f
  U0_TX/U_SERIALIZER/U22/Y (OAI2BB1X2M)                   0.40    8416.37 r
  U0_TX/U_SERIALIZER/data_reg[4]/D (DFFRX1M)              0.00    8416.37 r
  data arrival time                                               8416.37

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[4]/CK (DFFRX1M)             0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8416.37
  --------------------------------------------------------------------------
  slack (MET)                                                      263.70


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_SERIALIZER/Data_Valid (Serializer)              0.00    8413.42 f
  U0_TX/U_SERIALIZER/U12/Y (NOR2BX2M)                     0.37    8413.79 f
  U0_TX/U_SERIALIZER/U11/Y (CLKBUFX6M)                    0.85    8414.64 f
  U0_TX/U_SERIALIZER/U20/Y (NOR2X12M)                     0.82    8415.46 r
  U0_TX/U_SERIALIZER/U21/Y (AOI22X1M)                     0.51    8415.97 f
  U0_TX/U_SERIALIZER/U19/Y (OAI2BB1X2M)                   0.40    8416.37 r
  U0_TX/U_SERIALIZER/data_reg[3]/D (DFFRX1M)              0.00    8416.37 r
  data arrival time                                               8416.37

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[3]/CK (DFFRX1M)             0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8416.37
  --------------------------------------------------------------------------
  slack (MET)                                                      263.70


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_SERIALIZER/Data_Valid (Serializer)              0.00    8413.42 f
  U0_TX/U_SERIALIZER/U12/Y (NOR2BX2M)                     0.37    8413.79 f
  U0_TX/U_SERIALIZER/U11/Y (CLKBUFX6M)                    0.85    8414.64 f
  U0_TX/U_SERIALIZER/U20/Y (NOR2X12M)                     0.82    8415.46 r
  U0_TX/U_SERIALIZER/U18/Y (AOI22X1M)                     0.51    8415.97 f
  U0_TX/U_SERIALIZER/U17/Y (OAI2BB1X2M)                   0.40    8416.37 r
  U0_TX/U_SERIALIZER/data_reg[2]/D (DFFRX1M)              0.00    8416.37 r
  data arrival time                                               8416.37

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[2]/CK (DFFRX1M)             0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8416.37
  --------------------------------------------------------------------------
  slack (MET)                                                      263.70


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_SERIALIZER/Data_Valid (Serializer)              0.00    8413.42 f
  U0_TX/U_SERIALIZER/U12/Y (NOR2BX2M)                     0.37    8413.79 f
  U0_TX/U_SERIALIZER/U11/Y (CLKBUFX6M)                    0.85    8414.64 f
  U0_TX/U_SERIALIZER/U20/Y (NOR2X12M)                     0.82    8415.46 r
  U0_TX/U_SERIALIZER/U16/Y (AOI22X1M)                     0.51    8415.97 f
  U0_TX/U_SERIALIZER/U15/Y (OAI2BB1X2M)                   0.40    8416.37 r
  U0_TX/U_SERIALIZER/data_reg[1]/D (DFFRX1M)              0.00    8416.37 r
  data arrival time                                               8416.37

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[1]/CK (DFFRX1M)             0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8416.37
  --------------------------------------------------------------------------
  slack (MET)                                                      263.70


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_SERIALIZER/Data_Valid (Serializer)              0.00    8413.42 f
  U0_TX/U_SERIALIZER/U12/Y (NOR2BX2M)                     0.37    8413.79 f
  U0_TX/U_SERIALIZER/U11/Y (CLKBUFX6M)                    0.85    8414.64 f
  U0_TX/U_SERIALIZER/U20/Y (NOR2X12M)                     0.82    8415.46 r
  U0_TX/U_SERIALIZER/U14/Y (AOI22X1M)                     0.51    8415.97 f
  U0_TX/U_SERIALIZER/U13/Y (OAI2BB1X2M)                   0.40    8416.37 r
  U0_TX/U_SERIALIZER/data_reg[0]/D (DFFRX1M)              0.00    8416.37 r
  data arrival time                                               8416.37

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[0]/CK (DFFRX1M)             0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                              -8416.37
  --------------------------------------------------------------------------
  slack (MET)                                                      263.70


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_MUX/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_FSM/Data_Valid (TX_FSM)                         0.00    8413.42 f
  U0_TX/U_FSM/U11/Y (OAI221X1M)                           0.85    8414.27 r
  U0_TX/U_FSM/mux_sel[0] (TX_FSM)                         0.00    8414.27 r
  U0_TX/U_MUX/mux_sel[0] (MUX)                            0.00    8414.27 r
  U0_TX/U_MUX/U6/Y (INVX2M)                               0.49    8414.76 f
  U0_TX/U_MUX/U5/Y (NAND3X2M)                             0.38    8415.14 r
  U0_TX/U_MUX/U3/Y (OAI21X2M)                             0.29    8415.43 f
  U0_TX/U_MUX/TX_OUT_reg/D (DFFRHQX8M)                    0.00    8415.43 f
  data arrival time                                               8415.43

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_MUX/TX_OUT_reg/CK (DFFRHQX8M)                   0.00    8680.34 r
  library setup time                                     -0.22    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                              -8415.43
  --------------------------------------------------------------------------
  slack (MET)                                                      264.70


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_PARITY_CALC/Data_Valid (Parity_calc)            0.00    8413.42 f
  U0_TX/U_PARITY_CALC/U4/Y (INVX2M)                       0.57    8413.99 r
  U0_TX/U_PARITY_CALC/U3/Y (INVX4M)                       0.54    8414.52 f
  U0_TX/U_PARITY_CALC/U12/Y (AO2B2X2M)                    0.55    8415.07 r
  U0_TX/U_PARITY_CALC/par_data_reg[7]/D (DFFRX1M)         0.00    8415.07 r
  data arrival time                                               8415.07

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_PARITY_CALC/par_data_reg[7]/CK (DFFRX1M)        0.00    8680.34 r
  library setup time                                     -0.27    8680.08
  data required time                                              8680.08
  --------------------------------------------------------------------------
  data required time                                              8680.08
  data arrival time                                              -8415.07
  --------------------------------------------------------------------------
  slack (MET)                                                      265.01


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_PARITY_CALC/Data_Valid (Parity_calc)            0.00    8413.42 f
  U0_TX/U_PARITY_CALC/U4/Y (INVX2M)                       0.57    8413.99 r
  U0_TX/U_PARITY_CALC/U2/Y (INVX4M)                       0.54    8414.52 f
  U0_TX/U_PARITY_CALC/U11/Y (AO2B2X2M)                    0.55    8415.07 r
  U0_TX/U_PARITY_CALC/par_data_reg[6]/D (DFFRX1M)         0.00    8415.07 r
  data arrival time                                               8415.07

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_PARITY_CALC/par_data_reg[6]/CK (DFFRX1M)        0.00    8680.34 r
  library setup time                                     -0.27    8680.08
  data required time                                              8680.08
  --------------------------------------------------------------------------
  data required time                                              8680.08
  data arrival time                                              -8415.07
  --------------------------------------------------------------------------
  slack (MET)                                                      265.01


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_PARITY_CALC/Data_Valid (Parity_calc)            0.00    8413.42 f
  U0_TX/U_PARITY_CALC/U4/Y (INVX2M)                       0.57    8413.99 r
  U0_TX/U_PARITY_CALC/U3/Y (INVX4M)                       0.54    8414.52 f
  U0_TX/U_PARITY_CALC/U10/Y (AO2B2X2M)                    0.55    8415.07 r
  U0_TX/U_PARITY_CALC/par_data_reg[5]/D (DFFRX1M)         0.00    8415.07 r
  data arrival time                                               8415.07

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_PARITY_CALC/par_data_reg[5]/CK (DFFRX1M)        0.00    8680.34 r
  library setup time                                     -0.27    8680.08
  data required time                                              8680.08
  --------------------------------------------------------------------------
  data required time                                              8680.08
  data arrival time                                              -8415.07
  --------------------------------------------------------------------------
  slack (MET)                                                      265.01


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_PARITY_CALC/Data_Valid (Parity_calc)            0.00    8413.42 f
  U0_TX/U_PARITY_CALC/U4/Y (INVX2M)                       0.57    8413.99 r
  U0_TX/U_PARITY_CALC/U2/Y (INVX4M)                       0.54    8414.52 f
  U0_TX/U_PARITY_CALC/U9/Y (AO2B2X2M)                     0.55    8415.07 r
  U0_TX/U_PARITY_CALC/par_data_reg[4]/D (DFFRX1M)         0.00    8415.07 r
  data arrival time                                               8415.07

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_PARITY_CALC/par_data_reg[4]/CK (DFFRX1M)        0.00    8680.34 r
  library setup time                                     -0.27    8680.08
  data required time                                              8680.08
  --------------------------------------------------------------------------
  data required time                                              8680.08
  data arrival time                                              -8415.07
  --------------------------------------------------------------------------
  slack (MET)                                                      265.01


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_PARITY_CALC/Data_Valid (Parity_calc)            0.00    8413.42 f
  U0_TX/U_PARITY_CALC/U4/Y (INVX2M)                       0.57    8413.99 r
  U0_TX/U_PARITY_CALC/U3/Y (INVX4M)                       0.54    8414.52 f
  U0_TX/U_PARITY_CALC/U8/Y (AO2B2X2M)                     0.55    8415.07 r
  U0_TX/U_PARITY_CALC/par_data_reg[3]/D (DFFRX1M)         0.00    8415.07 r
  data arrival time                                               8415.07

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_PARITY_CALC/par_data_reg[3]/CK (DFFRX1M)        0.00    8680.34 r
  library setup time                                     -0.27    8680.08
  data required time                                              8680.08
  --------------------------------------------------------------------------
  data required time                                              8680.08
  data arrival time                                              -8415.07
  --------------------------------------------------------------------------
  slack (MET)                                                      265.01


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_PARITY_CALC/Data_Valid (Parity_calc)            0.00    8413.42 f
  U0_TX/U_PARITY_CALC/U4/Y (INVX2M)                       0.57    8413.99 r
  U0_TX/U_PARITY_CALC/U2/Y (INVX4M)                       0.54    8414.52 f
  U0_TX/U_PARITY_CALC/U7/Y (AO2B2X2M)                     0.55    8415.07 r
  U0_TX/U_PARITY_CALC/par_data_reg[2]/D (DFFRX1M)         0.00    8415.07 r
  data arrival time                                               8415.07

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_PARITY_CALC/par_data_reg[2]/CK (DFFRX1M)        0.00    8680.34 r
  library setup time                                     -0.27    8680.08
  data required time                                              8680.08
  --------------------------------------------------------------------------
  data required time                                              8680.08
  data arrival time                                              -8415.07
  --------------------------------------------------------------------------
  slack (MET)                                                      265.01


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_PARITY_CALC/Data_Valid (Parity_calc)            0.00    8413.42 f
  U0_TX/U_PARITY_CALC/U4/Y (INVX2M)                       0.57    8413.99 r
  U0_TX/U_PARITY_CALC/U3/Y (INVX4M)                       0.54    8414.52 f
  U0_TX/U_PARITY_CALC/U6/Y (AO2B2X2M)                     0.55    8415.07 r
  U0_TX/U_PARITY_CALC/par_data_reg[1]/D (DFFRX1M)         0.00    8415.07 r
  data arrival time                                               8415.07

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_PARITY_CALC/par_data_reg[1]/CK (DFFRX1M)        0.00    8680.34 r
  library setup time                                     -0.27    8680.08
  data required time                                              8680.08
  --------------------------------------------------------------------------
  data required time                                              8680.08
  data arrival time                                              -8415.07
  --------------------------------------------------------------------------
  slack (MET)                                                      265.01


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_PARITY_CALC/Data_Valid (Parity_calc)            0.00    8413.42 f
  U0_TX/U_PARITY_CALC/U4/Y (INVX2M)                       0.57    8413.99 r
  U0_TX/U_PARITY_CALC/U2/Y (INVX4M)                       0.54    8414.52 f
  U0_TX/U_PARITY_CALC/U5/Y (AO2B2X2M)                     0.55    8415.07 r
  U0_TX/U_PARITY_CALC/par_data_reg[0]/D (DFFRX1M)         0.00    8415.07 r
  data arrival time                                               8415.07

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_PARITY_CALC/par_data_reg[0]/CK (DFFRX1M)        0.00    8680.34 r
  library setup time                                     -0.27    8680.08
  data required time                                              8680.08
  --------------------------------------------------------------------------
  data required time                                              8680.08
  data arrival time                                              -8415.07
  --------------------------------------------------------------------------
  slack (MET)                                                      265.01


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_FSM/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_FSM/Data_Valid (TX_FSM)                         0.00    8413.42 f
  U0_TX/U_FSM/U3/Y (AOI31X2M)                             0.95    8414.37 r
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.39    8414.76 f
  U0_TX/U_FSM/busy_reg/D (DFFRX1M)                        0.00    8414.76 f
  data arrival time                                               8414.76

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_FSM/busy_reg/CK (DFFRX1M)                       0.00    8680.34 r
  library setup time                                     -0.21    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                              -8414.76
  --------------------------------------------------------------------------
  slack (MET)                                                      265.37


  Startpoint: FIFO/U_FIFO_RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_TX/U_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  FIFO/U_FIFO_RD/rptr_reg[0]/CK (DFFRQX2M)                0.00    8409.28 r
  FIFO/U_FIFO_RD/rptr_reg[0]/Q (DFFRQX2M)                 1.04    8410.32 r
  FIFO/U_FIFO_RD/rptr[0] (FIFO_RD)                        0.00    8410.32 r
  FIFO/encoder2/binary[0] (B2G_encoder_1)                 0.00    8410.32 r
  FIFO/encoder2/U5/Y (CLKXOR2X2M)                         0.83    8411.15 f
  FIFO/encoder2/gray[0] (B2G_encoder_1)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/rptr_gray[0] (FIFO_RD)                   0.00    8411.15 f
  FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                          0.54    8411.70 r
  FIFO/U_FIFO_RD/U6/Y (NAND4X2M)                          0.77    8412.47 f
  FIFO/U_FIFO_RD/U4/Y (INVX2M)                            0.46    8412.93 r
  FIFO/U_FIFO_RD/rempty (FIFO_RD)                         0.00    8412.93 r
  FIFO/rempty (FIFO_top)                                  0.00    8412.93 r
  U3/Y (INVX2M)                                           0.49    8413.42 f
  U0_TX/Data_Valid (UART_TX_top)                          0.00    8413.42 f
  U0_TX/U_FSM/Data_Valid (TX_FSM)                         0.00    8413.42 f
  U0_TX/U_FSM/U3/Y (AOI31X2M)                             0.95    8414.37 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.35    8414.72 f
  U0_TX/U_FSM/current_state_reg[0]/D (DFFRX4M)            0.00    8414.72 f
  data arrival time                                               8414.72

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_FSM/current_state_reg[0]/CK (DFFRX4M)           0.00    8680.34 r
  library setup time                                     -0.21    8680.14
  data required time                                              8680.14
  --------------------------------------------------------------------------
  data required time                                              8680.14
  data arrival time                                              -8414.72
  --------------------------------------------------------------------------
  slack (MET)                                                      265.42


  Startpoint: U0_TX/U_MUX/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_MUX/TX_OUT_reg/CK (DFFRHQX8M)                   0.00       0.00 r
  U0_TX/U_MUX/TX_OUT_reg/Q (DFFRHQX8M)                    1.11       1.11 r
  U0_TX/U_MUX/TX_OUT (MUX)                                0.00       1.11 r
  U0_TX/TX_OUT (UART_TX_top)                              0.00       1.11 r
  UART_TX_O (out)                                         0.00       1.11 r
  data arrival time                                                  1.11

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                               -1736.11    6944.23
  data required time                                              6944.23
  --------------------------------------------------------------------------
  data required time                                              6944.23
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                     6943.12


1
