Analysis & Synthesis Status : Successful - Wed Feb 05 10:57:46 2020
Quartus Prime Version : 17.1.0 Build 590 10/25/2017 SJ Standard Edition
Revision Name : 2tut
Top-level Entity Name : clock_divider
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 33
Total pins : 3
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
