
---------- Begin Simulation Statistics ----------
final_tick                               1527355221201                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167740                       # Simulator instruction rate (inst/s)
host_mem_usage                              134478528                       # Number of bytes of host memory used
host_op_rate                                   194091                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 93750.74                       # Real time elapsed on the host
host_tick_rate                                6269891                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 15725763148                       # Number of instructions simulated
sim_ops                                   18196195214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.587807                       # Number of seconds simulated
sim_ticks                                587806886280                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  185                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  135                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  239                       # Number of system calls
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.workload.numSyscalls                  155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           427                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    35.901349                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      122988007                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    342572104                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect       572531                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    299051771                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     12476326                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     12478928                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         2602                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      364581931                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       18483351                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        556023789                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       501520935                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts       571687                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         358880873                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    136901961                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     27416001                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     30884017                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   1923862998                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    2244294199                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   1405395847                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.596913                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.586391                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    764595074     54.40%     54.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    262178078     18.66%     73.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     90858319      6.46%     79.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     43261212      3.08%     82.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     32503153      2.31%     84.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     26281073      1.87%     86.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     27736657      1.97%     88.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     21080320      1.50%     90.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    136901961      9.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   1405395847                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     18378322                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2056817181                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            470541604                       # Number of loads committed
system.switch_cpus0.commit.membars           33507789                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1310982585     58.41%     58.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     52194962      2.33%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    470541604     20.97%     81.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    410575048     18.29%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   2244294199                       # Class of committed instruction
system.switch_cpus0.commit.refs             881116652                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        102241090                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         1923862998                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           2244294199                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.732697                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.732697                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles    993050032                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1035                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    122109021                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    2281800713                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles        97427098                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        237775320                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles        608929                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         3372                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles     80746918                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          364581931                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        252602842                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           1155912450                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes        22155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            1965357860                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        1219546                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.258640                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    253085982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    153947684                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.394258                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   1409608299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.629201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.829536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       965591647     68.50%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        54452735      3.86%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        49247549      3.49%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        35941307      2.55%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        60028755      4.26%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        31728248      2.25%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        25076890      1.78%     86.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        13783890      0.98%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       173757278     12.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   1409608299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       575109                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       360941396                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.641999                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           939554422                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         413819276                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        3646048                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    478608479                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     27511762                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        35390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    417984921                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   2274439105                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    525735146                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       375885                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   2314576394                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         34274                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     87835816                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        608929                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     87633497                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     40439424                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2303                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        62994                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     50021042                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads      8066865                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      7409869                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        62994                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        77289                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       497820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       2028260301                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           2263815506                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.596353                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       1209558298                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.605988                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            2263983154                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      2760211077                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     1581645012                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.364820                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.364820                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1322933264     57.15%     57.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     52212207      2.26%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            4      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            2      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    525870766     22.72%     82.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    413936039     17.88%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    2314952282                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           55020154                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.023767                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1072774      1.95%      1.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         86294      0.16%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      2.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      26064103     47.37%     49.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     27796983     50.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    2216217778                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   5793249079                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2159943291                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   2190349439                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        2246927158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       2314952282                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     27511947                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     30144865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        30126                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        95946                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     25409086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1409608299                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.642266                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.123052                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    653491036     46.36%     46.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    237144651     16.82%     63.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    133348811      9.46%     72.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    103475381      7.34%     79.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     97970942      6.95%     86.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     76711564      5.44%     92.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     53838902      3.82%     96.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     26807230      1.90%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     26819782      1.90%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1409608299                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.642266                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     153754658                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    301314061                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    103872215                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    114297088                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     37116720                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     45588206                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    478608479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    417984921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     3072778033                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     109663264                       # number of misc regfile writes
system.switch_cpus0.numCycles              1409608840                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      100881950                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   2153187768                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      20275496                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       133148663                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents      89487558                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        27637                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   3591631470                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    2277403197                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   2182266201                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        282722559                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      50295632                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles        608929                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    208400191                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps        29078385                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   2725946681                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    683845994                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     33700591                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        442348266                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     27511766                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups     72131030                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          3543669697                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         4554575298                       # The number of ROB writes
system.switch_cpus0.timesIdled                      7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads        69150846                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes       34725492                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    40.220065                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      113372214                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    281879737                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      1730341                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    256178789                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits      9056804                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups      9058616                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         1812                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      299214705                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       11201168                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        473252319                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       434022834                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      1729559                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         293678467                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    113784834                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     19901879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts     14737485                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   1792987450                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    2018574229                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   1406696784                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.434975                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.379339                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    752832023     53.52%     53.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    273674432     19.46%     72.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    151486237     10.77%     83.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     33270192      2.37%     86.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     31630736      2.25%     88.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     12286185      0.87%     89.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     20240809      1.44%     90.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     17491336      1.24%     91.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    113784834      8.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   1406696784                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     11130036                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       1858641506                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            451783492                       # Number of loads committed
system.switch_cpus1.commit.membars           22112828                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1190492507     58.98%     58.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    112772748      5.59%     64.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv      2211214      0.11%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    451783492     22.38%     87.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    261314268     12.95%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   2018574229                       # Class of committed instruction
system.switch_cpus1.commit.refs             713097760                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts         34209852                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         1792987450                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           2018574229                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.786179                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.786179                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1027049391                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1046                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    112022376                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    2046000021                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles        93308449                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        189016935                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       1758598                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         2455                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles     98474811                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          299214705                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        231804750                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           1175572384                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       685267                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            1834479430                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles           77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        3518760                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.212268                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    232276275                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    133630186                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.301410                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   1409608185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.465730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.724435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1010218251     71.67%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        50449392      3.58%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        31419435      2.23%     77.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        61366475      4.35%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        31165973      2.21%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        19914943      1.41%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        41611968      2.95%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        12886931      0.91%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       150574817     10.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   1409608185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1870016                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       294257386                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.453930                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           740854987                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         261768238                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       70256401                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    455854889                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     19971256                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts      1747906                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    262436521                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   2033269865                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    479086749                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3231703                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   2049472313                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents      10054717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3336924                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1758598                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     18519322                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        88445                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     28744833                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        42559                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     25500368                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4071366                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      1122253                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        42559                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       111583                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1758433                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       1780327637                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           2022560147                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.680377                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       1211293388                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.434838                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            2022886693                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      2638427953                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1538192458                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.271975                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.271975                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1195136844     58.22%     58.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    112778348      5.49%     63.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      2211214      0.11%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            2      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            1      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    480728075     23.42%     87.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    261849533     12.76%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    2052704017                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           38713742                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.018860                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        6232904     16.10%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     16.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      19090835     49.31%     65.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     13390003     34.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2034331450                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   5441398717                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1988346277                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2013656214                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        2013298608                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       2052704017                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     19971257                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     14695542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        51012                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        69378                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     12649142                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1409608185                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.456223                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.953675                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    633014043     44.91%     44.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    326085180     23.13%     68.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    147340794     10.45%     78.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     80305415      5.70%     84.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     74012847      5.25%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     62142408      4.41%     93.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     42622752      3.02%     96.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     24156904      1.71%     98.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19927842      1.41%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1409608185                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.456222                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses      57086309                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    112382255                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses     34213870                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes     34351748                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     56029426                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     20142177                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    455854889                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    262436521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     2136333541                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes      79606976                       # number of misc regfile writes
system.switch_cpus1.numCycles              1409608840                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      235516186                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   2018365044                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents     225014180                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       127978467                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      21151021                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        19195                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   3214971938                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    2039583797                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   2041966949                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        246040198                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents       9710082                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       1758598                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    303550830                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps        23601807                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   2631834524                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    494763905                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     24463743                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        627876648                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     20040359                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups     22859109                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          3326221909                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         4069535066                       # The number of ROB writes
system.switch_cpus1.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads        22806819                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes       11408162                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    29.845683                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      128041713                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    429012503                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect       492749                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    377154176                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     16027623                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     16029758                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses         2135                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      448848481                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       19818651                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        636923163                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       566591772                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts       492175                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         443897507                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    133988930                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     35213417                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts     11747069                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   1954846501                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    2287252284                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   1407908733                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.624574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.587071                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    766338401     54.43%     54.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    249764549     17.74%     72.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     82664539      5.87%     78.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     45518451      3.23%     81.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     58464629      4.15%     85.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     19658361      1.40%     86.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     29034568      2.06%     88.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     22476305      1.60%     90.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    133988930      9.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   1407908733                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     19692947                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2075084586                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            493153162                       # Number of loads committed
system.switch_cpus2.commit.membars           39125355                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1390427483     60.79%     60.79% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      7826266      0.34%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    493153162     21.56%     82.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    395845373     17.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   2287252284                       # Class of committed instruction
system.switch_cpus2.commit.refs             888998535                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts         48425014                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         1954846501                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           2287252284                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.721084                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.721084                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1018998196                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred          579                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    127729643                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    2305996877                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles        71921189                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        238565805                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles        503804                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts         1141                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles     79619716                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          448848481                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        238679211                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           1170143735                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes        98810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            1975722601                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles          125                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        1008756                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.318421                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    238960424                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    163887987                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.401611                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   1409608713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.639425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.855603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       961615943     68.22%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        68877389      4.89%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        31525409      2.24%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        53611332      3.80%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        51759469      3.67%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        18344780      1.30%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        32293365      2.29%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         6983933      0.50%     86.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       184597093     13.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   1409608713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       736989                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       444667017                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.645890                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           918013479                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         396422125                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        1196176                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    495382080                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     35336168                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        60816                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    397576288                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   2298995624                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    521591354                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       865274                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   2320060997                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       976801                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        503804                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       973238                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     16021347                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        15688                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     27393696                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2228892                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      1730902                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        15688                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         1966                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       735023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       2103043846                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           2291903801                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.572230                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       1203424852                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.625915                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            2292164937                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      2656140022                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     1573379317                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.386801                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.386801                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1394568955     60.09%     60.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      7826266      0.34%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            2      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            1      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    521861500     22.49%     82.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    396669552     17.09%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    2320926276                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           34302049                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014779                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4739473     13.82%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      11534726     33.63%     47.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     18027850     52.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    2283203105                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   5941877595                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   2243478054                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   2262308822                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        2263659455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       2320926276                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     35336169                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     11743245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        40396                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       122752                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     10227958                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1409608713                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.646504                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.222416                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    709964459     50.37%     50.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    201438385     14.29%     64.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    108939815      7.73%     72.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     81963995      5.81%     78.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     91890635      6.52%     84.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     95530437      6.78%     91.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     53044574      3.76%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     42457197      3.01%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     24379216      1.73%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1409608713                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.646504                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses      72025220                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    143926110                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses     48425747                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes     48445637                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     15887212                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     35165463                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    495382080                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    397576288                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     2739417797                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     140852712                       # number of misc regfile writes
system.switch_cpus2.numCycles              1409608840                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles        2170080                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   2221452607                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents       3760193                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       107701432                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents      70421091                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   3434308222                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    2302401892                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   2236972295                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        286162750                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents          9063                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles        503804                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    138446262                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps        15519591                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   2641094954                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles    874624382                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     43284933                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        476856095                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     35336171                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups     32290137                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          3572916049                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         4599699026                       # The number of ROB writes
system.switch_cpus2.timesIdled                      6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads        32283751                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes       16141998                       # number of vector regfile writes
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    46.692208                       # BTB Hit Percentage
system.switch_cpus3.branchPred.BTBHits      181277510                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBLookups    388239321                       # Number of BTB lookups
system.switch_cpus3.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.condIncorrect       481588                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.condPredicted    350172590                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.indirectHits     10425482                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectLookups     10505036                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectMisses        79554                       # Number of indirect misses.
system.switch_cpus3.branchPred.lookups      450705898                       # Number of BP lookups
system.switch_cpus3.branchPred.usedRAS       38294590                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.switch_cpus3.cc_regfile_reads        767248584                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       722039181                       # number of cc regfile writes
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.branchMispredicts       480855                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.branches         445849861                       # Number of branches committed
system.switch_cpus3.commit.bw_lim_events    162393630                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.commitNonSpecStalls     22731773                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.commitSquashedInsts     11883763                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.committedInsts   2235238315                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    2642022792                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.committed_per_cycle::samples   1407868181                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.876612                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.740171                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    734804179     52.19%     52.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    180284052     12.81%     65.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    136476769      9.69%     74.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     37642112      2.67%     77.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     82386834      5.85%     83.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     21300322      1.51%     84.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     27401101      1.95%     86.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7     25179182      1.79%     88.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8    162393630     11.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total   1407868181                       # Number of insts commited each cycle
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.function_calls     37969188                       # Number of function calls committed.
system.switch_cpus3.commit.int_insts       2383654568                       # Number of committed integer instructions.
system.switch_cpus3.commit.loads            530532302                       # Number of loads committed
system.switch_cpus3.commit.membars           25257095                       # Number of memory barriers committed
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu   1587745856     60.10%     60.10% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult     93459890      3.54%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc       157852      0.01%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    530532302     20.08%     83.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    430126892     16.28%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   2642022792                       # Class of committed instruction
system.switch_cpus3.commit.refs             960659194                       # Number of memory references committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.vec_insts         84852000                       # Number of committed Vector instructions.
system.switch_cpus3.committedInsts         2235238315                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           2642022792                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.630630                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.630630                       # CPI: Total CPI of All Threads
system.switch_cpus3.decode.BlockedCycles    752313538                       # Number of cycles decode is blocked
system.switch_cpus3.decode.BranchMispred          743                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.BranchResolved    181086053                       # Number of times decode resolved a branch
system.switch_cpus3.decode.DecodedInsts    2659269060                       # Number of instructions handled by decode
system.switch_cpus3.decode.IdleCycles       210444913                       # Number of cycles decode is idle
system.switch_cpus3.decode.RunCycles        387066628                       # Number of cycles decode is running
system.switch_cpus3.decode.SquashCycles        503106                       # Number of cycles decode is squashing
system.switch_cpus3.decode.SquashedInsts         1117                       # Number of squashed instructions handled by decode
system.switch_cpus3.decode.UnblockCycles     59280528                       # Number of cycles decode is unblocking
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.fetch.Branches          450705898                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.CacheLines        340720724                       # Number of cache lines fetched
system.switch_cpus3.fetch.Cycles           1068000614                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.IcacheSquashes        37142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.Insts            2256516667                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.MiscStallCycles           56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.SquashCycles        1007678                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.branchRate         0.319738                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.icacheStallCycles    341104162                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.predictedBranches    229997582                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.rate               1.600811                       # Number of inst fetches per cycle
system.switch_cpus3.fetch.rateDist::samples   1409608715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.891882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.944344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       865600485     61.41%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       110999038      7.87%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        32299612      2.29%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        62634297      4.44%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        38334023      2.72%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        52410564      3.72%     82.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        34790750      2.47%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7        21141248      1.50%     86.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       191398698     13.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total   1409608715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.idleCycles                    125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       490589                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches       446846342                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.909028                       # Inst execution rate
system.switch_cpus3.iew.exec_refs          1005554556                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores         430967282                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        1237488                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    533326164                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     22889946                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         3103                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts    432184340                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts   2653906554                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    574587274                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       509670                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts   2690983228                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         46439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      1308355                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        503106                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1354932                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.lsq.thread0.forwLoads     75692314                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         3657                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        33467                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads     42982081                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2793858                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.squashedStores      2057448                       # Number of stores squashed
system.switch_cpus3.iew.memOrderViolationEvents        33467                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       174312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       316277                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers       2491457256                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count           2647397155                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.596712                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers       1486682899                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.878108                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent            2647573532                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads      3294549798                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes     1881512999                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.585715                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.585715                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu   1592067544     59.15%     59.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult     93490104      3.47%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            2      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       157854      0.01%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     62.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    574719656     21.35%     83.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    431057740     16.02%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    2691492900                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           61028540                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022675                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        2255490      3.70%      3.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult       5061147      8.29%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      21415016     35.09%     47.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     32296887     52.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses    2616070087                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   6591931818                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   2562490499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   2580606449                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded        2631016607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued       2691492900                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded     22889947                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     11883731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        53480                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       158174                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      9223672                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1409608715                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.909390                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.224895                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    559254047     39.67%     39.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    246715491     17.50%     57.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    156273733     11.09%     68.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    120496624      8.55%     76.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4    102022382      7.24%     84.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     93362680      6.62%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     59862921      4.25%     94.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     36307079      2.58%     97.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     35313758      2.51%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1409608715                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.909390                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses     136451353                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads    261744715                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses     84906656                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes     85217176                       # Number of vector instruction queue writes
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.memDep0.conflictingLoads     28170478                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     23155110                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    533326164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    432184340                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads     3242280901                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes      90926472                       # number of misc regfile writes
system.switch_cpus3.numCycles              1409608840                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.rename.BlockCycles        8647010                       # Number of cycles rename is blocking
system.switch_cpus3.rename.CommittedMaps   2672425061                       # Number of HB maps that are committed
system.switch_cpus3.rename.IQFullEvents      13811191                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.IdleCycles       236943025                       # Number of cycles rename is idle
system.switch_cpus3.rename.LQFullEvents      17098740                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.RenameLookups   4273821195                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.RenamedInsts    2656532224                       # Number of instructions processed by rename
system.switch_cpus3.rename.RenamedOperands   2685488328                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RunCycles        418353184                       # Number of cycles rename is running
system.switch_cpus3.rename.SQFullEvents     101100700                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.SquashCycles        503106                       # Number of cycles rename is squashing
system.switch_cpus3.rename.UnblockCycles    175558425                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.UndoneMaps        13063210                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.int_rename_lookups   3262215713                       # Number of integer rename lookups
system.switch_cpus3.rename.serializeStallCycles    569603963                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.serializingInsts     28021071                       # count of serializing insts renamed
system.switch_cpus3.rename.skidInsts        309424028                       # count of insts added to the skid buffer
system.switch_cpus3.rename.tempSerializingInsts     22889948                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.vec_rename_lookups     56714592                       # Number of vector rename lookups
system.switch_cpus3.rob.rob_reads          3899379091                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         5309554852                       # The number of ROB writes
system.switch_cpus3.timesIdled                      4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.vec_regfile_reads        56630520                       # number of vector regfile reads
system.switch_cpus3.vec_regfile_writes       28356817                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          139                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     18693342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     37386686                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                148                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          242                       # Transaction distribution
system.membus.trans_dist::CleanEvict               37                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           148                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        23424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        26496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        49920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 148                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1166610                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1364025                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1399115                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.pwrStateResidencyTicks::OFF 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   939548334921                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  587806886280                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1964371065                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    238679161                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2203050226                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1964371065                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    238679161                       # number of overall hits
system.cpu2.icache.overall_hits::total     2203050226                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          803                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           851                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          803                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total          851                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      3923553                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3923553                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      3923553                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3923553                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1964371868                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    238679209                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2203051077                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1964371868                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    238679209                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2203051077                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 81740.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  4610.520564                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 81740.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  4610.520564                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          328                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    54.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          209                       # number of writebacks
system.cpu2.icache.writebacks::total              209                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           30                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      2821005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2821005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      2821005                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2821005                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 94033.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 94033.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 94033.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 94033.500000                       # average overall mshr miss latency
system.cpu2.icache.replacements                   209                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1964371065                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    238679161                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2203050226                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          803                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          851                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      3923553                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3923553                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1964371868                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    238679209                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2203051077                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 81740.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  4610.520564                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      2821005                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2821005                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 94033.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 94033.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.857428                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2203051059                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              833                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2644719.158463                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   612.321338                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    11.536090                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.981284                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.018487                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999772                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      85918992836                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     85918992836                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    740289554                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    792177793                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1532467347                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    740289554                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    792177793                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1532467347                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6760272                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     15332962                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      22093234                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6760272                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     15332962                       # number of overall misses
system.cpu2.dcache.overall_misses::total     22093234                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 180272759592                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 180272759592                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 180272759592                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 180272759592                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    747049826                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    807510755                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1554560581                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    747049826                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    807510755                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1554560581                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.009049                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.018988                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014212                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.009049                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.018988                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014212                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 11757.203833                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8159.636547                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 11757.203833                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8159.636547                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9084755                       # number of writebacks
system.cpu2.dcache.writebacks::total          9084755                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     11680182                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     11680182                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     11680182                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     11680182                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3652780                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3652780                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3652780                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3652780                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  36709847736                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  36709847736                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  36709847736                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  36709847736                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.004524                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002350                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.004524                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002350                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10049.838133                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10049.838133                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10049.838133                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10049.838133                       # average overall mshr miss latency
system.cpu2.dcache.replacements              10413221                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    384340904                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    431550381                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      815891285                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2702322                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     15328182                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     18030504                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 180215269887                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 180215269887                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    387043226                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    446878563                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    833921789                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.006982                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.034301                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021621                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 11757.119656                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9995.021209                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     11676119                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     11676119                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3652063                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3652063                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  36702626130                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  36702626130                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.008172                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004379                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10049.833787                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10049.833787                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    355948650                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    360627412                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     716576062                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      4057950                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         4780                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      4062730                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     57489705                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     57489705                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    360006600                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    360632192                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    720638792                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.011272                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005638                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 12027.134937                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total    14.150511                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         4063                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4063                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data          717                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          717                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data      7221606                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      7221606                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 10071.974895                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10071.974895                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     27707551                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     35212949                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     62920500                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          187                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          476                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          663                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data      6080694                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6080694                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     27707738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     35213425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     62921163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 12774.567227                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  9171.484163                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          237                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          237                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          239                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          239                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      2604999                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2604999                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10899.577406                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10899.577406                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     27707738                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     35213178                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     62920916                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     27707738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     35213178                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     62920916                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999098                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1668722240                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10413477                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           160.246404                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   177.876858                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data    78.122240                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.694831                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.305165                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      53783298597                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     53783298597                       # Number of data accesses
system.cpu3.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu3.pwrStateResidencyTicks::ON   939548334921                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  587806886280                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst   1923936743                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    340720668                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2264657411                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst   1923936743                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    340720668                       # number of overall hits
system.cpu3.icache.overall_hits::total     2264657411                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          787                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           842                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          787                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total          842                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst      4867641                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4867641                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst      4867641                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4867641                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst   1923937530                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    340720723                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2264658253                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst   1923937530                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    340720723                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2264658253                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 88502.563636                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5781.046318                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 88502.563636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5781.046318                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    53.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          196                       # number of writebacks
system.cpu3.icache.writebacks::total              196                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           33                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      3272199                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3272199                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      3272199                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3272199                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 99157.545455                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 99157.545455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 99157.545455                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 99157.545455                       # average overall mshr miss latency
system.cpu3.icache.replacements                   196                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst   1923936743                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    340720668                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2264657411                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          787                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          842                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst      4867641                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4867641                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst   1923937530                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    340720723                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2264658253                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 88502.563636                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5781.046318                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      3272199                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3272199                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 99157.545455                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 99157.545455                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          623.742982                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2264658231                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              820                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         2761778.330488                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   611.048613                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    12.694369                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.979245                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.020344                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999588                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      88321672687                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     88321672687                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data    745074857                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    815917488                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      1560992345                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data    745074857                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    815917488                       # number of overall hits
system.cpu3.dcache.overall_hits::total     1560992345                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7044525                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     27638895                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      34683420                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7044525                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     27638895                       # number of overall misses
system.cpu3.dcache.overall_misses::total     34683420                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 330866562915                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 330866562915                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 330866562915                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 330866562915                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    752119382                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    843556383                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   1595675765                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    752119382                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    843556383                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   1595675765                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.009366                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.032765                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021736                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.009366                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.032765                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021736                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 11971.048876                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  9539.617573                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 11971.048876                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  9539.617573                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     11205657                       # number of writebacks
system.cpu3.dcache.writebacks::total         11205657                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     22644475                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     22644475                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     22644475                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     22644475                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      4994420                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4994420                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      4994420                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4994420                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  51300535122                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  51300535122                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  51300535122                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  51300535122                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.005921                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003130                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.005921                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003130                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 10271.570097                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10271.570097                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 10271.570097                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10271.570097                       # average overall mshr miss latency
system.cpu3.dcache.replacements              12038966                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data    401832093                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    408522529                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      810354622                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      3510549                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     27638585                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     31149134                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 330862970043                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 330862970043                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    405342642                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    436161114                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    841503756                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.008661                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.063368                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.037016                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 11971.053151                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 10621.899474                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     22644320                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     22644320                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      4994265                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      4994265                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  51298977210                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51298977210                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.011451                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005935                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 10271.576941                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 10271.576941                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data    343242764                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    407394959                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     750637723                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      3533976                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          310                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      3534286                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data      3592872                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3592872                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data    346776740                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    407395269                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    754172009                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.010191                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000001                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004686                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 11589.909677                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total     1.016576                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          155                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          155                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data          155                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data      1557912                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1557912                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 10051.045161                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10051.045161                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data     17866859                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data     22731472                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total     40598331                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          122                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          308                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          430                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      3670017                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3670017                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data     17866981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data     22731780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total     40598761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 11915.639610                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  8534.923256                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus3.data          153                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          155                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          155                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1683012                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1683012                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 10858.141935                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10858.141935                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data     17866981                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data     22731618                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total     40598599                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data     17866981                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data     22731618                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total     40598599                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          255.999102                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         1654228497                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         12039222                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           137.403272                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   180.184855                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data    75.814247                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.703847                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.296149                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses      53671979222                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses     53671979222                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   939548334921                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  587806886280                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1936819432                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    252602792                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2189422224                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1936819432                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    252602792                       # number of overall hits
system.cpu0.icache.overall_hits::total     2189422224                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          813                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           862                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          813                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total          862                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      5172051                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5172051                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      5172051                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5172051                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1936820245                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    252602841                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2189423086                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1936820245                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    252602841                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2189423086                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 105552.061224                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6000.059165                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 105552.061224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6000.059165                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          649                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    92.714286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          224                       # number of writebacks
system.cpu0.icache.writebacks::total              224                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      3917715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3917715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      3917715                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3917715                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 111934.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 111934.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 111934.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 111934.714286                       # average overall mshr miss latency
system.cpu0.icache.replacements                   224                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1936819432                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    252602792                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2189422224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          813                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          862                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      5172051                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5172051                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1936820245                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    252602841                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2189423086                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 105552.061224                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6000.059165                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      3917715                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3917715                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 111934.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 111934.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.857580                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2189423072                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              848                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2581866.830189                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   610.442909                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    13.414671                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.978274                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.021498                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999772                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      85387501202                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     85387501202                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    792985635                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    784377995                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1577363630                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    792985635                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    784377995                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1577363630                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8844891                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     13416020                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22260911                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8844891                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     13416020                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22260911                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 124232869767                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 124232869767                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 124232869767                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 124232869767                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    801830526                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    797794015                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1599624541                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    801830526                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    797794015                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1599624541                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.011031                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.016816                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013916                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.011031                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.016816                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013916                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  9260.039100                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5580.763059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  9260.039100                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5580.763059                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           56                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           56                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     13335957                       # number of writebacks
system.cpu0.dcache.writebacks::total         13335957                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      7534709                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7534709                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      7534709                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7534709                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      5881311                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5881311                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      5881311                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5881311                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  59358540123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59358540123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  59358540123                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59358540123                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.007372                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003677                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.007372                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003677                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10092.739548                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10092.739548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10092.739548                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10092.739548                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14728140                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    415098306                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    401220613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      816318919                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4871657                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     13414170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18285827                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 124209077415                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 124209077415                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    419969963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    414634783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    834604746                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.011600                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.032352                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021910                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  9259.542515                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  6792.642051                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      7533414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7533414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      5880756                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5880756                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  59352659589                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  59352659589                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.014183                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007046                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10092.692094                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10092.692094                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    377887329                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    383157382                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     761044711                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3973234                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         1850                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3975084                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     23792352                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     23792352                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    381860563                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    383159232                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    765019795                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.010405                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 12860.730811                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     5.985371                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         1295                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1295                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data          555                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          555                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      5880534                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5880534                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 10595.556757                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10595.556757                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     23255702                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     27415830                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     50671532                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1824                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          370                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2194                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      4481082                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4481082                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     23257526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     27416200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     50673726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000078                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000013                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000043                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 12111.032432                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  2042.425706                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          370                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          370                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      4172502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4172502                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000013                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 11277.032432                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11277.032432                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     23257526                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     27415816                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     50673342                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     23257526                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     27415816                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     50673342                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999110                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1693436900                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14728396                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           114.977687                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   178.645199                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    77.353911                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.697833                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.302164                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      54445819884                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     54445819884                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   939548334921                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  587806886280                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2002099782                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    231804700                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2233904482                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2002099782                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    231804700                       # number of overall hits
system.cpu1.icache.overall_hits::total     2233904482                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          794                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           842                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          794                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total          842                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5028186                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5028186                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5028186                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5028186                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2002100576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    231804748                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2233905324                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2002100576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    231804748                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2233905324                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 104753.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5971.717340                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 104753.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5971.717340                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          826                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   137.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          203                       # number of writebacks
system.cpu1.icache.writebacks::total              203                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           33                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      3824724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3824724                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      3824724                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3824724                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 115900.727273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115900.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 115900.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115900.727273                       # average overall mshr miss latency
system.cpu1.icache.replacements                   203                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2002099782                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    231804700                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2233904482                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          794                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          842                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5028186                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5028186                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    231804748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2233905324                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 104753.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5971.717340                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      3824724                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3824724                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 115900.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115900.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.628239                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2233905309                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              827                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2701215.609432                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   610.978588                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    12.649651                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.979132                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.020272                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999404                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      87122308463                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     87122308463                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    721672751                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    636153257                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1357826008                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    721672751                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    636153257                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1357826008                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7533239                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     12933430                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20466669                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7533239                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     12933430                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20466669                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 134027062608                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 134027062608                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 134027062608                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 134027062608                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    729205990                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    649086687                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1378292677                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    729205990                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    649086687                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1378292677                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010331                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.019926                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014849                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010331                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.019926                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014849                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 10362.839758                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6548.552801                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 10362.839758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6548.552801                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       767760                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          88445                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets     8.680649                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7931765                       # number of writebacks
system.cpu1.dcache.writebacks::total          7931765                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      8769629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8769629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      8769629                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8769629                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      4163801                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4163801                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      4163801                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4163801                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  41857264878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  41857264878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  41857264878                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  41857264878                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006415                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003021                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006415                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003021                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 10052.657386                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10052.657386                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 10052.657386                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10052.657386                       # average overall mshr miss latency
system.cpu1.dcache.replacements              11697057                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    442180936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    394668047                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      836848983                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3817983                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     12746998                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16564981                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 131758840314                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 131758840314                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    445998919                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    407415045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    853413964                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.008561                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.031287                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019410                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10336.460421                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7954.059248                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      8583602                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8583602                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      4163396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      4163396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  41853189120                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  41853189120                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010219                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004879                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10052.656322                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10052.656322                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    279491815                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    241485210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     520977025                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3715256                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       186432                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3901688                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2268222294                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2268222294                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    241671642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    524878713                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.013119                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000771                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007434                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12166.485872                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   581.343842                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       186027                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       186027                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          405                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          405                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      4075758                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4075758                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 10063.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10063.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     20099644                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     19901615                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     40001259                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          270                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          408                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      3184212                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3184212                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     19901885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     40001667                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11793.377778                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7804.441176                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          135                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          135                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          135                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          135                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1435314                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1435314                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10631.955556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10631.955556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     20099782                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     19901744                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     40001526                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     19901744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     40001526                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999100                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1449526106                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11697313                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           123.919579                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   176.721663                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    79.277437                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.690319                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.309677                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      46677165153                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     46677165153                       # Number of data accesses
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          18506022                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14764211                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          131                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3929278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           187319                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          187319                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           131                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     18505892                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     17645043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     12491808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     10959055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     14983725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              56080024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1414782848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    812974080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         7680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    837950208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1216811776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4282552448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             279                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18693623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18693484    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    139      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18693623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        40216767219                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             62966                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy      10414631084                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            68805                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12267951035                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        8686060015                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             69221                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        7620343401                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus3.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus3.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              9216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus3.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         8064                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        14208                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          14208                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                 72                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          111                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               111                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         4791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data         1307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         3266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data          218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         2395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data          218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus3.inst         3266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus3.data          218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                15679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         4791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         3266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         2395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus3.inst         3266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           13719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks         24171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               24171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks         24171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         4791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data         1307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         3266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data          218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         2395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data          218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus3.inst         3266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus3.data          218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total               39850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus3.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus3.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.006394872936                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             151288                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               184                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                         72                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       111                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      144                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     222                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               22                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               14                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               20                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               22                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               7                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               8                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               6                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     26.96                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                     4760842                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                    720000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat                7460842                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    33061.40                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               51811.40                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                      85                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     93                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                59.03                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               41.89                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  144                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 222                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     47                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     24                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     23                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    15                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    15                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          161                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   134.757764                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   128.646341                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    47.248780                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-95           13      8.07%      8.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-159          135     83.85%     91.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287           11      6.83%     98.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-415            2      1.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          161                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     12.545455                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    11.699299                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.145165                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6                1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8                1      9.09%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10               3     27.27%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12               3     27.27%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14               1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22               2     18.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.727273                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.669949                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.489356                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               4     36.36%     36.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               3     27.27%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               3     27.27%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                  9216                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12480                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   9216                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               14208                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                   8358498954                       # Total gap between requests
system.mem_ctrls0.avgGap                  45674857.67                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data          768                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         1408                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus3.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus3.data          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        12480                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 4790.689026835605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 1306.551552773347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 3266.378881933367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 217.758592128891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 2395.344513417802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 217.758592128891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus3.inst 3266.378881933367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus3.data 217.758592128891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 21231.462732566884                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data           12                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           22                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus3.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus3.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          222                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2602730                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data       682426                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1381498                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data       194096                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst       937584                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data       114050                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus3.inst      1447456                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus3.data       101002                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 110248320870                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     59152.95                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     56868.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     46049.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     97048.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     42617.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     57025.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus3.inst     48248.53                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus3.data     50501.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 496614057.97                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy              478380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy              254265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy             442680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy            370620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    46400402880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy      8503940580                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    218556626880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      273462516285                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.225098                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 568119737899                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  19627920000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT     59228381                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy              671160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy              356730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy             585480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            647280                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    46400402880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy      8497874640                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    218561731200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      273462269370                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.224678                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 568133082734                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  19627920000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT     45883546                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus3.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              9728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        16768                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          16768                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                 76                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          131                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               131                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         2613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data          871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         3920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data          436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         3920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data          436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus3.inst         3920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus3.data          436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                16550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         2613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         3920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         3920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus3.inst         3920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           14372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks         28526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               28526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks         28526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         2613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data          871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         3920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data          436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         3920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data          436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus3.inst         3920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus3.data          436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total               45076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus3.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus3.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.006395263762                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             151317                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               228                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                         76                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       131                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     262                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               22                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               18                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               13                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              24                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              18                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              16                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     21.04                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                     5403730                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                    760000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat                8253730                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    35550.86                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               54300.86                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                      86                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    118                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                56.58                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.04                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  152                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 262                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     47                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     21                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          189                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   133.079365                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.805316                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    49.356056                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127           12      6.35%      6.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191          167     88.36%     94.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255            1      0.53%     95.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319            7      3.70%     98.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            2      1.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          189                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     11.384615                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean     9.912311                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.252594                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2                1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6                2     15.38%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8                1      7.69%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10               3     23.08%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12               1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14               1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16               2     15.38%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18               1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20               1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.538462                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.416255                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.295481                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               3     23.08%     23.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               5     38.46%     61.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               3     23.08%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      7.69%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      7.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                  9728                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  15424                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   9728                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               16768                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                   8358514800                       # Total gap between requests
system.mem_ctrls1.avgGap                  40379298.55                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         1536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data          512                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus3.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus3.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        15424                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 2613.103105546693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 871.034368515564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 3919.654658320040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 435.517184257782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 3919.654658320040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 435.517184257782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus3.inst 3919.654658320040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus3.data 435.517184257782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 26239.910351531380                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           24                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus3.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus3.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          262                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1466072                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data       280000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      2721408                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data       156914                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      1569866                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data       255816                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus3.inst      1525116                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus3.data       278538                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks  98309652998                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     61086.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     75594.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     39228.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     43607.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     63954.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus3.inst     42364.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus3.data     69634.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 375227683.20                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy              635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy              337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy             471240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            621180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    46400402880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy      8500063440                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    218559886080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      273462418035                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.224931                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 568128252387                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  19627920000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT     50713893                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy              714000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy             614040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            636840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    46400402880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy      8500326780                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    218559669120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      273462743160                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.225484                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 568127662316                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  19627920000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT     51303964                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      5881671                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      4163933                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      3653016                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      4994572                       # number of demand (read+write) hits
system.l2.demand_hits::total                 18693194                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      5881671                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      4163933                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      3653016                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      4994572                       # number of overall hits
system.l2.overall_hits::total                18693194                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           10                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::total                    148                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           10                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           29                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data            3                       # number of overall misses
system.l2.overall_misses::total                   148                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      3859335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data       998298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      3782607                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data       332766                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      2768880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       348195                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      3226170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data       352365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         15668616                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      3859335                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data       998298                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      3782607                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data       332766                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      2768880                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       348195                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      3226170                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data       352365                       # number of overall miss cycles
system.l2.overall_miss_latency::total        15668616                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      5881681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      4163936                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      3653019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      4994575                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18693342                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      5881681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      4163936                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      3653019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      4994575                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18693342                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.000002                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.000001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000008                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.000002                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.000001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000008                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 113509.852941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 99829.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 114624.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data       110922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 95478.620690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data       116065                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 97762.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data       117455                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105869.027027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 113509.852941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 99829.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 114624.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data       110922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 95478.620690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data       116065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 97762.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data       117455                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105869.027027                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 242                       # number of writebacks
system.l2.writebacks::total                       242                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              148                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      3568978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data       913043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3499991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data       307472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      2521834                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       322250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      2944665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data       326919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     14405152                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      3568978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data       913043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3499991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data       307472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      2521834                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       322250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      2944665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data       326919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     14405152                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.000001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000008                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.000001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000008                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 104969.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 91304.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 106060.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 102490.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86959.793103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 107416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89232.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data       108973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97332.108108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 104969.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 91304.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 106060.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 102490.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86959.793103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 107416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89232.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data       108973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97332.108108                       # average overall mshr miss latency
system.l2.replacements                            279                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14763969                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14763969                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14763969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14763969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          131                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              131                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          131                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          131                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data          555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data       185892                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data          717                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187319                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus0.data          555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       185892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data          717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      3859335                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      3782607                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      2768880                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      3226170                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13636992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.966667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 113509.852941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 114624.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 95478.620690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 97762.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105713.116279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      3568978                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3499991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      2521834                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      2944665                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12535468                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.966667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 104969.941176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 106060.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 86959.793103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 89232.272727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97174.170543                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      5881116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      3978041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      3652299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      4994417                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18505873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data       998298                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       332766                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       348195                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data       352365                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2031624                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      5881126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      3978044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      3652302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      4994420                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      18505892                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99829.800000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data       110922                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data       116065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data       117455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106927.578947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           10                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           19                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data       913043                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       307472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       322250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data       326919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1869684                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 91304.300000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 102490.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 107416.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data       108973                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98404.421053                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1527355221201                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    65807514                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33047                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1991.330953                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     133.685770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    28564.651532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            1612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data             972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            1338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    33.856639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data     9.984160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    32.868806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data     2.993166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst    28.975336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     2.999996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    32.985002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data     2.999593                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.871724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.049194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.029663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.040833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.001003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.001007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 598184983                       # Number of tag accesses
system.l2.tags.data_accesses                598184983                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
