
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/ISE/Project_8/pa.fromHdl.tcl
# create_project -name Project_8 -dir "E:/ISE/Project_8/planAhead_run_1" -part xc7a100tfgg484-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Demo_8.ucf" [current_fileset -constrset]
Adding file 'E:/ISE/Project_8/Demo_8.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Demo_8.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Demo_8 $srcset
# add_files [list {Demo_8.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tfgg484-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/ISE/Project_8/Demo_8.v" into library work
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg484/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [E:/ISE/Project_8/Demo_8.ucf]
Finished Parsing UCF File [E:/ISE/Project_8/Demo_8.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 14557780
open_rtl_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 802.398 ; gain = 369.051
update_compile_order -fileset sim_1
set_property iostandard LVCMOS18 [get_ports [list Q1]]
set_property iostandard LVCMOS18 [get_ports [list Q2]]
set_property iostandard LVCMOS18 [get_ports [list R]]
set_property iostandard LVCMOS18 [get_ports [list S]]
set_property pulltype PULLDOWN [get_ports [list Q1]]
set_property pulltype PULLDOWN [get_ports [list Q2]]
set_property pulltype PULLDOWN [get_ports [list R]]
set_property pulltype PULLDOWN [get_ports [list S]]
startgroup
set_property package_pin R1 [get_ports Q1]
endgroup
startgroup
set_property package_pin R2 [get_ports Q2]
endgroup
set_property package_pin "" [get_ports [list  R]]
startgroup
set_property package_pin P2 [get_ports Q2]
endgroup
startgroup
set_property package_pin T3 [get_ports R]
endgroup
startgroup
set_property package_pin U3 [get_ports S]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 26 20:16:36 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
