AArch64 RV+LB+fence.r.rw-[fr-ws]+fence.rw.rw
"DMB.LDdRR FrLeave WsBack Rfe DMB.SYdRW Rfe"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:x=W
Com=Rf Ws Rf
Orig=DMB.LDdRR FrLeave WsBack Rfe DMB.SYdRW Rfe
{
0:X1=x; 0:X3=y;
1:X1=y;
2:X1=y; 2:X3=x;
}
 P0          | P1          | P2          ;
 LDR W0,[X1] | MOV W0,#1   | LDR W0,[X1] ;
 DMB LD      | STR W0,[X1] | DMB SY      ;
 LDR W2,[X3] |             | MOV W2,#1   ;
 MOV W4,#2   |             | STR W2,[X3] ;
 STR W4,[X3] |             |             ;
exists
(y=2 /\ 0:X0=1 /\ 0:X2=0 /\ 2:X0=2)
