{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1428387976243 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "kotku EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"kotku\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1428387976298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428387976325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428387976325 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll Cyclone III PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|_clk0 2 1 -105 -2917 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -105 degrees (-2917 ps) for pll:pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/home/merck/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 5643 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1428387976540 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|_clk2 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "/home/merck/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 5644 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1428387976540 ""}  } { { "altpll.tdf" "" { Text "/home/merck/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 5643 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1428387976540 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1428387976837 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1428387976868 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428387977175 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428387977175 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428387977175 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1428387977175 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 19823 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428387977225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 19825 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428387977225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 19827 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428387977225 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 19829 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428387977225 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1428387977225 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1428387977286 ""}
{ "Info" "ISTA_SDC_FOUND" "kotku.sdc " "Reading SDC File: 'kotku.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1428387980069 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[0\]\} \{pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[0\]\} \{pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1428387980112 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[2\]\} \{pll\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{pll\|altpll_component\|pll\|clk\[2\]\} \{pll\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1428387980112 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1428387980112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1428387980112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1428387980189 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1428387980191 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428387980191 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428387980191 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_50_ " "  20.000      clk_50_" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428387980191 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll\|altpll_component\|pll\|clk\[0\] " "  10.000 pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428387980191 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000 pll\|altpll_component\|pll\|clk\[2\] " "  80.000 pll\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428387980191 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 vga_fml:vga\|vga_lcd_fml:lcd\|next_pal_dac_cyc " "  40.000 vga_fml:vga\|vga_lcd_fml:lcd\|next_pal_dac_cyc" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428387980191 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1428387980191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2) " "Automatically promoted node pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428387980961 ""}  } { { "altpll.tdf" "" { Text "/home/merck/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 5643 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428387980961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_2) " "Automatically promoted node pll:pll\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428387980961 ""}  } { { "altpll.tdf" "" { Text "/home/merck/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 5643 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428387980961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_fml:vga\|vga_lcd_fml:lcd\|next_pal_dac_cyc  " "Automatically promoted node vga_fml:vga\|vga_lcd_fml:lcd\|next_pal_dac_cyc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428387980961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_fml:vga\|vga_lcd_fml:lcd\|vga_pal_dac_fml:pal_dac\|vga_green_o\[2\]~0 " "Destination node vga_fml:vga\|vga_lcd_fml:lcd\|vga_pal_dac_fml:pal_dac\|vga_green_o\[2\]~0" {  } { { "../../../cores/vga/rtl/fml/vga_pal_dac_fml.v" "" { Text "/home/merck/Projects/zet131/cores/vga/rtl/fml/vga_pal_dac_fml.v" 174 -1 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_green_o[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 11609 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428387980961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_fml:vga\|vga_lcd_fml:lcd\|read_fifo " "Destination node vga_fml:vga\|vga_lcd_fml:lcd\|read_fifo" {  } { { "../../../cores/vga/rtl/fml/vga_lcd_fml.v" "" { Text "/home/merck/Projects/zet131/cores/vga/rtl/fml/vga_lcd_fml.v" 126 -1 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { vga_fml:vga|vga_lcd_fml:lcd|read_fifo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 4533 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428387980961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_fml:vga\|vga_lcd_fml:lcd\|vga_fifo:data_fifo\|empty~5 " "Destination node vga_fml:vga\|vga_lcd_fml:lcd\|vga_fifo:data_fifo\|empty~5" {  } { { "../../../cores/vga/rtl/fml/vga_fifo.v" "" { Text "/home/merck/Projects/zet131/cores/vga/rtl/fml/vga_fifo.v" 110 -1 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 12760 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428387980961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_fml:vga\|vga_lcd_fml:lcd\|vga_fifo:data_fifo\|always5~0 " "Destination node vga_fml:vga\|vga_lcd_fml:lcd\|vga_fifo:data_fifo\|always5~0" {  } { { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|always5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 12850 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428387980961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_fml:vga\|vga_lcd_fml:lcd\|vga_fifo:data_fifo\|nword\[6\]~32 " "Destination node vga_fml:vga\|vga_lcd_fml:lcd\|vga_fifo:data_fifo\|nword\[6\]~32" {  } { { "../../../cores/vga/rtl/fml/vga_fifo.v" "" { Text "/home/merck/Projects/zet131/cores/vga/rtl/fml/vga_fifo.v" 231 -1 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|nword[6]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 17665 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428387980961 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1428387980961 ""}  } { { "../../../cores/vga/rtl/fml/vga_lcd_fml.v" "" { Text "/home/merck/Projects/zet131/cores/vga/rtl/fml/vga_lcd_fml.v" 529 -1 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { vga_fml:vga|vga_lcd_fml:lcd|next_pal_dac_cyc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 4538 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428387980961 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1428387982611 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428387982629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428387982630 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428387982649 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428387984001 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1428387984019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1428387985767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier output " "Packed 32 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1428387985785 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 I/O Output Buffer " "Packed 24 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1428387985785 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1428387985785 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll clk\[0\] sdram_clk_~output " "PLL \"pll:pll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"sdram_clk_~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/home/merck/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../rtl/pll.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/pll.v" 98 0 0 } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 365 0 0 } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 47 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1428387985993 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428387986326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1428387988175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428387991748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1428387991836 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1428388007226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428388007227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1428388009784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1428388016393 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1428388016393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428388023439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1428388023442 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1428388023442 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "11.22 " "Total time spent on timing analysis during the Fitter is 11.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1428388023759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428388023815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428388025155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428388025200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428388026407 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428388028673 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "47 Cyclone III " "47 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[0\] 3.3-V LVTTL D10 " "Pin sdram_data_\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[0] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[0\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[1\] 3.3-V LVTTL G10 " "Pin sdram_data_\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[1] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[1\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[2\] 3.3-V LVTTL H10 " "Pin sdram_data_\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[2] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[2\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[3\] 3.3-V LVTTL E9 " "Pin sdram_data_\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[3] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[3\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[4\] 3.3-V LVTTL F9 " "Pin sdram_data_\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[4] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[4\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[5\] 3.3-V LVTTL G9 " "Pin sdram_data_\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[5] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[5\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[6\] 3.3-V LVTTL H9 " "Pin sdram_data_\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[6] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[6\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[7\] 3.3-V LVTTL F8 " "Pin sdram_data_\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[7] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[7\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[8\] 3.3-V LVTTL A8 " "Pin sdram_data_\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[8] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[8\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[9\] 3.3-V LVTTL B9 " "Pin sdram_data_\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[9] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[9\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[10\] 3.3-V LVTTL A9 " "Pin sdram_data_\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[10] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[10\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[11\] 3.3-V LVTTL C10 " "Pin sdram_data_\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[11] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[11\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[12\] 3.3-V LVTTL B10 " "Pin sdram_data_\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[12] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[12\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[13\] 3.3-V LVTTL A10 " "Pin sdram_data_\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[13] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[13\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[14\] 3.3-V LVTTL E10 " "Pin sdram_data_\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[14] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[14\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data_\[15\] 3.3-V LVTTL F10 " "Pin sdram_data_\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sdram_data_[15] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_data_\[15\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 42 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_data_[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_kdat_ 3.3-V LVTTL P21 " "Pin ps2_kdat_ uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { ps2_kdat_ } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_kdat_" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 63 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ps2_kdat_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mclk_ 3.3-V LVTTL R21 " "Pin ps2_mclk_ uses I/O standard 3.3-V LVTTL at R21" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { ps2_mclk_ } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_mclk_" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 64 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ps2_mclk_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mdat_ 3.3-V LVTTL R22 " "Pin ps2_mdat_ uses I/O standard 3.3-V LVTTL at R22" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { ps2_mdat_ } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_mdat_" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 65 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ps2_mdat_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[0\] 3.3-V LVTTL R7 " "Pin flash_data_\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[0] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[0\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_\[0\] 3.3-V LVTTL J6 " "Pin sw_\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sw_[0] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw_\[0\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 26 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_\[1\] 3.3-V LVTTL H5 " "Pin sw_\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sw_[1] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw_\[1\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 26 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[1\] 3.3-V LVTTL P8 " "Pin flash_data_\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[1] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[1\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[2\] 3.3-V LVTTL R8 " "Pin flash_data_\[2\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[2] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[2\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_\[2\] 3.3-V LVTTL H6 " "Pin sw_\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sw_[2] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw_\[2\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 26 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[13\] 3.3-V LVTTL V4 " "Pin flash_data_\[13\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[13] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[13\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_\[5\] 3.3-V LVTTL J7 " "Pin sw_\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sw_[5] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw_\[5\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 26 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw_[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[5\] 3.3-V LVTTL V3 " "Pin flash_data_\[5\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[5] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[5\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[3\] 3.3-V LVTTL U1 " "Pin flash_data_\[3\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[3] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[3\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_\[3\] 3.3-V LVTTL G4 " "Pin sw_\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sw_[3] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw_\[3\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 26 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[11\] 3.3-V LVTTL U2 " "Pin flash_data_\[11\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[11] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[11\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[9\] 3.3-V LVTTL T7 " "Pin flash_data_\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[9] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[9\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[8\] 3.3-V LVTTL T5 " "Pin flash_data_\[8\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[8] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[8\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[10\] 3.3-V LVTTL T4 " "Pin flash_data_\[10\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[10] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[10\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[12\] 3.3-V LVTTL V1 " "Pin flash_data_\[12\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[12] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[12\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[4\] 3.3-V LVTTL V2 " "Pin flash_data_\[4\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[4] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[4\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_\[4\] 3.3-V LVTTL G5 " "Pin sw_\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sw_[4] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw_\[4\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 26 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw_[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[14\] 3.3-V LVTTL W2 " "Pin flash_data_\[14\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[14] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[14\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[6\] 3.3-V LVTTL W1 " "Pin flash_data_\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[6] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[6\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_\[6\] 3.3-V LVTTL H7 " "Pin sw_\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sw_[6] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw_\[6\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 26 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw_[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[15\] 3.3-V LVTTL Y2 " "Pin flash_data_\[15\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[15] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[15\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw_\[7\] 3.3-V LVTTL E3 " "Pin sw_\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sw_[7] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sw_\[7\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 26 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sw_[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_data_\[7\] 3.3-V LVTTL Y1 " "Pin flash_data_\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { flash_data_[7] } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_data_\[7\]" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 36 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { flash_data_[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50_ 3.3-V LVTTL G21 " "Pin clk_50_ uses I/O standard 3.3-V LVTTL at G21" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { clk_50_ } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_50_" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 23 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_50_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_kclk_ 3.3-V LVTTL P22 " "Pin ps2_kclk_ uses I/O standard 3.3-V LVTTL at P22" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { ps2_kclk_ } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ps2_kclk_" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 62 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ps2_kclk_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_ 3.3-V LVTTL H2 " "Pin key_ uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { key_ } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "key_" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 27 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { key_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_miso_ 3.3-V LVTTL AA22 " "Pin sd_miso_ uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/merck/altera/13.1/quartus/linux64/pin_planner.ppl" { sd_miso_ } } } { "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/merck/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_miso_" } } } } { "../rtl/kotku.v" "" { Text "/home/merck/Projects/zet131/boards/altera-de0/rtl/kotku.v" 69 0 0 } } { "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/merck/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sd_miso_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/merck/Projects/zet131/boards/altera-de0/syn/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1428388030289 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1428388030289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/merck/Projects/zet131/boards/altera-de0/syn/kotku.fit.smsg " "Generated suppressed messages file /home/merck/Projects/zet131/boards/altera-de0/syn/kotku.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1428388031160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428388033164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  7 14:27:13 2015 " "Processing ended: Tue Apr  7 14:27:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428388033164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428388033164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428388033164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1428388033164 ""}
