14:31:02 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/IDE.log'.
14:32:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\HW_Debug\HW_Debug.hw\vitis\temp_xsdb_launch_script.tcl
14:32:39 INFO  : Platform repository initialization has completed.
14:32:39 INFO  : Registering command handlers for Vitis TCF services
14:32:41 INFO  : XSCT server has started successfully.
14:32:41 INFO  : plnx-install-location is set to ''
14:32:42 INFO  : Successfully done setting XSCT server connection channel  
14:32:42 INFO  : Successfully done query RDI_DATADIR 
14:32:42 INFO  : Successfully done setting workspace for the tool. 
14:34:20 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:34:20 INFO  : Result from executing command 'getPlatforms': 
14:34:20 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:34:20 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:34:35 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:35:07 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:35:07 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:35:07 INFO  : Checking for BSP changes to sync application flags for project 'HWDebug'...
14:42:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:43:02 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:19 INFO  : 'jtag frequency' command is executed.
14:43:19 INFO  : 'set bp_43_19_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27} -skip-on-step 0]' command is executed.
14:43:19 INFO  : 'set bp_43_19_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
14:43:19 INFO  : Context for 'APU' is selected.
14:43:20 INFO  : System reset is completed.
14:43:23 INFO  : 'after 3000' command is executed.
14:43:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:43:25 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/_ide/bitstream/design_1_wrapper.bit"
14:43:25 INFO  : Context for 'APU' is selected.
14:43:25 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:25 INFO  : Context for 'APU' is selected.
14:43:25 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/_ide/psinit/ps7_init.tcl' is done.
14:43:26 INFO  : 'ps7_init' command is executed.
14:43:26 INFO  : 'ps7_post_config' command is executed.
14:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:26 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/Debug/HWDebug.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_43_19_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27} -skip-on-step 0]
set bp_43_19_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/Debug/HWDebug.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:26 INFO  : 'con' command is executed.
14:43:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:26 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\HW_Debug\HW_Debug.hw\vitis\HWDebug_system\_ide\scripts\debugger_hwdebug-default.tcl'
14:45:23 INFO  : Checking for BSP changes to sync application flags for project 'HWDebug'...
14:46:06 INFO  : Disconnected from the channel tcfchan#3.
14:46:06 INFO  : 'bpremove $bp_43_19_0' command is executed.
14:46:06 INFO  : 'bpremove $bp_43_19_1' command is executed.
14:46:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:46:07 INFO  : 'jtag frequency' command is executed.
14:46:07 INFO  : 'set bp_46_7_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27} -skip-on-step 0]' command is executed.
14:46:07 INFO  : 'set bp_46_7_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]' command is executed.
14:46:07 INFO  : Context for 'APU' is selected.
14:46:07 INFO  : System reset is completed.
14:46:10 INFO  : 'after 3000' command is executed.
14:46:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:46:12 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/_ide/bitstream/design_1_wrapper.bit"
14:46:12 INFO  : Context for 'APU' is selected.
14:46:12 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:46:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:12 INFO  : Context for 'APU' is selected.
14:46:12 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/_ide/psinit/ps7_init.tcl' is done.
14:46:13 INFO  : 'ps7_init' command is executed.
14:46:13 INFO  : 'ps7_post_config' command is executed.
14:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:13 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/Debug/HWDebug.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
set bp_46_7_0 [bpadd -target-id all -ct-input {0} -ct-output {24 25 26 27} -skip-on-step 0]
set bp_46_7_1 [bpadd -target-id all -ct-input {24 25 26 27} -ct-output {0}]
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/HW_Debug/HW_Debug.hw/vitis/HWDebug/Debug/HWDebug.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:13 INFO  : 'con' command is executed.
14:46:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:46:13 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\HW_Debug\HW_Debug.hw\vitis\HWDebug_system\_ide\scripts\debugger_hwdebug-default.tcl'
14:47:04 INFO  : Disconnected from the channel tcfchan#4.
14:47:04 INFO  : 'bpremove $bp_46_7_0' command is executed.
14:47:04 INFO  : 'bpremove $bp_46_7_1' command is executed.
