
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-1NBCJI9

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:35:28, @

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
19       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14)
21       C:\Users\Constantin\Documents\VHDLSoundchip\hdl\data_receiver.vhd (2023-01-26 13:36:03, 2023-01-27 13:55:02)

*******************************************************************
Modules that may have changed as a result of file changes: 16
MID:  lib.cell.view
4        work.dac.architecture_dac may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
6        work.data_receiver.architecture_data_receiver may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
                        C:\Users\Constantin\Documents\VHDLSoundchip\hdl\data_receiver.vhd (2023-01-26 13:36:03, 2023-01-27 13:55:02) <-- (architecture and entity definition)
8        work.delta_adder.architecture_delta_adder may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
10       work.fccc_c0.rtl may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
12       work.fccc_c0_fccc_c0_0_fccc.def_arch may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
14       work.osc_c0.rtl may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
16       work.osc_c0_osc_c0_0_osc.def_arch may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
18       work.rcosc_1mhz.def_arch may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
20       work.rcosc_1mhz_fab.def_arch may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
22       work.rcosc_25_50mhz.def_arch may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
24       work.rcosc_25_50mhz_fab.def_arch may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
26       work.sigma_adder.architecture_sigma_adder may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
28       work.soundchip.rtl may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (architecture and entity definition)
36       work.spi_slave.behavioral may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
32       work.xtlosc.def_arch may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)
34       work.xtlosc_fab.def_arch may have changed because the following files changed:
                        C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd (2023-01-04 13:40:23, 2023-01-27 13:55:14) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 20
FID:  path (timestamp)
25       C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.vhd (2022-06-23 14:48:46)
26       C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\arith.vhd (2022-06-23 14:48:48)
27       C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\location.map (2022-06-23 14:48:48)
28       C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\numeric.vhd (2022-06-23 14:48:48)
29       C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\std.vhd (2022-06-23 14:48:48)
30       C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\std1164.vhd (2022-06-23 14:48:48)
31       C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\std_textio.vhd (2022-06-23 14:48:48)
32       C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\unsigned.vhd (2022-06-23 14:48:48)
33       C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd\hyperents.vhd (2022-06-23 14:48:48)
35       C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2022-06-23 14:48:48)
36       C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd\umr_capim.vhd (2022-06-23 14:48:48)
12       C:\Users\Constantin\Documents\VHDLSoundchip\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2021-08-18 14:23:39)
15       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\FCCC_C0\FCCC_C0.vhd (2022-12-09 14:33:44)
16       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd (2022-12-09 14:33:44)
17       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\OSC_C0\OSC_C0.vhd (2022-10-07 17:46:57)
18       C:\Users\Constantin\Documents\VHDLSoundchip\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd (2022-10-07 17:46:57)
20       C:\Users\Constantin\Documents\VHDLSoundchip\hdl\dac.vhd (2022-07-20 14:36:57)
22       C:\Users\Constantin\Documents\VHDLSoundchip\hdl\delta_adder.vhd (2022-07-10 17:08:00)
23       C:\Users\Constantin\Documents\VHDLSoundchip\hdl\sigma_adder.vhd (2022-10-26 18:10:26)
24       C:\Users\Constantin\Documents\VHDLSoundchip\hdl\spi_slave.vhd (2022-12-05 15:32:48)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
