
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -0.05

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.05

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.05

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ctrl.state.out[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.28    0.28 v ctrl.state.out[1]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ctrl.state.out[1] (net)
                  0.03    0.00    0.28 v _269_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.06    0.34 ^ _269_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _024_ (net)
                  0.06    0.00    0.34 ^ _271_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.02    0.05    0.39 v _271_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _001_ (net)
                  0.02    0.00    0.39 v ctrl.state.out[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ctrl.state.out[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     5    0.01    0.10    0.38    0.38 v dpath.a_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dpath.a_lt_b$in0[0] (net)
                  0.10    0.00    0.38 v _243_/A_N (sky130_fd_sc_hd__and2b_2)
     5    0.02    0.09    0.27    0.66 ^ _243_/X (sky130_fd_sc_hd__and2b_2)
                                         _003_ (net)
                  0.09    0.00    0.66 ^ _366_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.06    0.06    0.71 v _366_/Y (sky130_fd_sc_hd__nand2_1)
                                         _118_ (net)
                  0.06    0.00    0.71 v _369_/A4 (sky130_fd_sc_hd__a41o_1)
     3    0.01    0.08    0.28    1.00 v _369_/X (sky130_fd_sc_hd__a41o_1)
                                         _121_ (net)
                  0.08    0.00    1.00 v _374_/A2 (sky130_fd_sc_hd__o31ai_4)
     4    0.02    0.29    0.31    1.31 ^ _374_/Y (sky130_fd_sc_hd__o31ai_4)
                                         _126_ (net)
                  0.29    0.00    1.31 ^ _378_/A2 (sky130_fd_sc_hd__a21oi_2)
     2    0.01    0.09    0.11    1.42 v _378_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _130_ (net)
                  0.09    0.00    1.42 v _385_/A (sky130_fd_sc_hd__maj3_2)
     2    0.01    0.07    0.34    1.76 v _385_/X (sky130_fd_sc_hd__maj3_2)
                                         _135_ (net)
                  0.07    0.00    1.76 v _450_/A1 (sky130_fd_sc_hd__a22oi_2)
     2    0.01    0.16    0.18    1.94 ^ _450_/Y (sky130_fd_sc_hd__a22oi_2)
                                         _194_ (net)
                  0.16    0.00    1.94 ^ _533_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.06    0.11    2.05 ^ _533_/Y (sky130_fd_sc_hd__xnor2_1)
                                         resp_msg[15] (net)
                  0.06    0.00    2.05 ^ resp_msg[15] (out)
                                  2.05   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                         -0.50    2.00   output external delay
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     5    0.01    0.10    0.38    0.38 v dpath.a_reg.out[0]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dpath.a_lt_b$in0[0] (net)
                  0.10    0.00    0.38 v _243_/A_N (sky130_fd_sc_hd__and2b_2)
     5    0.02    0.09    0.27    0.66 ^ _243_/X (sky130_fd_sc_hd__and2b_2)
                                         _003_ (net)
                  0.09    0.00    0.66 ^ _366_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.06    0.06    0.71 v _366_/Y (sky130_fd_sc_hd__nand2_1)
                                         _118_ (net)
                  0.06    0.00    0.71 v _369_/A4 (sky130_fd_sc_hd__a41o_1)
     3    0.01    0.08    0.28    1.00 v _369_/X (sky130_fd_sc_hd__a41o_1)
                                         _121_ (net)
                  0.08    0.00    1.00 v _374_/A2 (sky130_fd_sc_hd__o31ai_4)
     4    0.02    0.29    0.31    1.31 ^ _374_/Y (sky130_fd_sc_hd__o31ai_4)
                                         _126_ (net)
                  0.29    0.00    1.31 ^ _378_/A2 (sky130_fd_sc_hd__a21oi_2)
     2    0.01    0.09    0.11    1.42 v _378_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _130_ (net)
                  0.09    0.00    1.42 v _385_/A (sky130_fd_sc_hd__maj3_2)
     2    0.01    0.07    0.34    1.76 v _385_/X (sky130_fd_sc_hd__maj3_2)
                                         _135_ (net)
                  0.07    0.00    1.76 v _450_/A1 (sky130_fd_sc_hd__a22oi_2)
     2    0.01    0.16    0.18    1.94 ^ _450_/Y (sky130_fd_sc_hd__a22oi_2)
                                         _194_ (net)
                  0.16    0.00    1.94 ^ _533_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.06    0.11    2.05 ^ _533_/Y (sky130_fd_sc_hd__xnor2_1)
                                         resp_msg[15] (net)
                  0.06    0.00    2.05 ^ resp_msg[15] (out)
                                  2.05   data arrival time

                  0.00    2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock network delay (ideal)
                          0.00    2.50   clock reconvergence pessimism
                         -0.50    2.00   output external delay
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.39e-04   5.15e-05   3.51e-10   7.90e-04  52.1%
Combinational          3.85e-04   3.43e-04   7.22e-10   7.28e-04  47.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.12e-03   3.95e-04   1.07e-09   1.52e-03 100.0%
                          74.0%      26.0%       0.0%
