Version 4
SHEET 1 1020 680
WIRE 768 -64 640 -64
WIRE 848 -64 768 -64
WIRE 144 -32 -400 -32
WIRE 240 -32 144 -32
WIRE 368 -32 320 -32
WIRE 400 -32 368 -32
WIRE 464 -32 400 -32
WIRE 640 -32 640 -64
WIRE 640 -32 544 -32
WIRE 848 -32 848 -64
WIRE -400 0 -400 -32
WIRE 368 0 368 -32
WIRE 640 0 640 -32
WIRE 848 48 848 32
WIRE -400 144 -400 80
WIRE 368 144 368 64
WIRE 368 144 -400 144
WIRE 640 144 640 64
WIRE 640 144 368 144
WIRE 848 144 848 128
WIRE 848 144 640 144
WIRE 640 176 640 144
FLAG 640 176 0
FLAG 768 -64 vtx
FLAG 144 -32 va
FLAG 400 -32 vb
SYMBOL voltage -400 -16 R0
WINDOW 123 24 124 Left 2
WINDOW 39 0 0 Left 0
SYMATTR Value2 AC {VS}
SYMATTR InstName V1
SYMATTR Value PULSE(0 {VS} 0 100n 100n {1 / Fs / 2 - 100n} {1 / Fs})
SYMBOL ind 224 -16 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 5 56 VBottom 2
SYMATTR InstName L1
SYMATTR Value 10.3µ
SYMATTR SpiceLine Rser={Rl2}
SYMBOL cap 352 0 R0
SYMATTR InstName C1
SYMATTR Value 4.3n
SYMATTR SpiceLine Rser={Rc2}
SYMBOL ind 448 -16 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 5 56 VBottom 2
SYMATTR InstName L2
SYMATTR Value 238µ
SYMATTR SpiceLine Rser={Rl3}
SYMBOL cap 624 0 R0
SYMATTR InstName C2
SYMATTR Value 110p
SYMATTR SpiceLine Rser={Rc3}
SYMBOL cap 832 -32 R0
SYMATTR InstName C3
SYMATTR Value 0.5p
SYMBOL res 832 32 R0
SYMATTR InstName R1
SYMATTR Value 1k
TEXT -384 -96 Left 2 !.param Fs 1004k
TEXT 280 -192 Left 2 !.param Rl2 0.5
TEXT -392 -256 Left 2 !.param Rc3 1
TEXT -64 -192 Left 2 !.tran 0 5m 0 100n
TEXT -384 -120 Left 2 !.param VS 30
TEXT -384 -72 Left 2 ;.step param Fs 950k 1050k 1k
TEXT -64 -168 Left 2 ;.ac lin 10000 500k 1.5Meg
TEXT -392 184 Left 2 !.meas TRAN vtxpp PP V(vtx)
TEXT 280 -168 Left 2 !.param Rl3 12
TEXT -392 -280 Left 2 !.param Rc2 1
TEXT -168 -280 Left 2 ;NOTE: use this simulation setup to verify the voltage and current rating requirements for components.\nPlease leave sufficient margin (suggest at least 50%) when implementing.
