Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Fri Jun 21 08:32:59 2019
| Host              : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file microblaze_test_top_wrapper_timing_summary_routed.rpt -pb microblaze_test_top_wrapper_timing_summary_routed.pb -rpx microblaze_test_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : microblaze_test_top_wrapper
| Device            : xczu29dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.173        0.000                      0                 4010        0.019        0.000                      0                 4010        0.500        0.000                       0                  1215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                              ------------         ----------      --------------
diff_clock_rtl_clk_p                                                                               {0.000 1.666}        3.333           300.030         
  clk_out1_microblaze_test_top_clk_wiz_0                                                           {0.000 4.999}        9.999           100.010         
microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
diff_clock_rtl_clk_p                                                                                                                                                                                                                             0.500        0.000                       0                     1  
  clk_out1_microblaze_test_top_clk_wiz_0                                                             5.173        0.000                      0                 3708        0.019        0.000                      0                 3708        4.457        0.000                       0                   922  
  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.350        0.000                      0                  251        0.020        0.000                      0                  251       16.134        0.000                       0                   249  
  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       30.806        0.000                      0                   50        0.202        0.000                      0                   50       33.058        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                   From Clock                                                                                   To Clock                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                   ----------                                                                                   --------                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       32.006        0.000                      0                    1       33.341        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_test_top_clk_wiz_0
  To Clock:  clk_out1_microblaze_test_top_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@9.999ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.519ns (12.155%)  route 3.751ns (87.845%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 13.584 - 9.999 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.127ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.023ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.135     3.391    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X89Y89         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.469 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607     4.076    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X84Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.173 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.184    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_27
    SLICE_X84Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.339 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.365    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X84Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.432 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=34, routed)          0.901     5.333    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X87Y87         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.455 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.206     7.661    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X6Y17         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.778    13.584    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y17         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.404    13.181    
                         clock uncertainty           -0.062    13.119    
    RAMB36_X6Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    12.834    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@9.999ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.519ns (12.476%)  route 3.641ns (87.524%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 13.591 - 9.999 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.127ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.785ns (routing 1.023ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.135     3.391    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X89Y89         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.469 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607     4.076    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X84Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.173 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.184    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_27
    SLICE_X84Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.339 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.365    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X84Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.432 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=34, routed)          0.901     5.333    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X87Y87         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.455 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.096     7.551    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X6Y16         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.785    13.591    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y16         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.404    13.188    
                         clock uncertainty           -0.062    13.126    
    RAMB36_X6Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    12.841    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@9.999ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.519ns (12.783%)  route 3.541ns (87.217%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 13.596 - 9.999 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.127ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.790ns (routing 1.023ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.135     3.391    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X89Y89         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.469 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607     4.076    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X84Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.173 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.184    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_27
    SLICE_X84Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.339 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.365    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X84Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.432 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=34, routed)          0.901     5.333    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X87Y87         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.455 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          1.996     7.451    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X6Y15         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.790    13.596    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y15         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.404    13.193    
                         clock uncertainty           -0.062    13.131    
    RAMB36_X6Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    12.846    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@9.999ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.454ns (11.138%)  route 3.622ns (88.862%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 13.634 - 9.999 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.127ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.828ns (routing 1.023ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.135     3.391    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X89Y89         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.469 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607     4.076    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X84Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.173 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.184    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_27
    SLICE_X84Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.339 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.365    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X84Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     4.451 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[4]
                         net (fo=34, routed)          0.761     5.212    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X89Y88         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.250 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.217     7.467    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X7Y13         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.828    13.634    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y13         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.404    13.231    
                         clock uncertainty           -0.062    13.169    
    RAMB36_X7Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    12.864    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@9.999ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.519ns (12.780%)  route 3.542ns (87.220%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 13.632 - 9.999 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.127ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.826ns (routing 1.023ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.135     3.391    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X89Y89         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.469 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607     4.076    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X84Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.173 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.184    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_27
    SLICE_X84Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.339 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.365    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X84Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.432 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=34, routed)          0.901     5.333    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X87Y87         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.455 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          1.997     7.452    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X7Y14         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.826    13.632    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y14         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.404    13.229    
                         clock uncertainty           -0.062    13.167    
    RAMB36_X7Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    12.882    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@9.999ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.690ns (17.092%)  route 3.347ns (82.908%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 13.634 - 9.999 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.127ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.828ns (routing 1.023ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.140     3.396    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X84Y97         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.475 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=35, routed)          0.264     3.739    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_I1
    SLICE_X83Y95         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.891 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.535     4.426    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/DI
    SLICE_X88Y87         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.524 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.009     4.533    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/S
    SLICE_X88Y87         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.723 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.749    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X88Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.831 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.173     5.004    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/NewPC_Mux/O
    SLICE_X89Y88         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     5.093 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.340     7.433    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X7Y13         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.828    13.634    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y13         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.404    13.231    
                         clock uncertainty           -0.062    13.169    
    RAMB36_X7Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303    12.866    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@9.999ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.454ns (11.456%)  route 3.509ns (88.544%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 13.584 - 9.999 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.127ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.778ns (routing 1.023ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.135     3.391    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X89Y89         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.469 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607     4.076    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X84Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.173 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.184    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_27
    SLICE_X84Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.339 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.365    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X84Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     4.451 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[4]
                         net (fo=34, routed)          0.761     5.212    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X89Y88         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.250 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.104     7.354    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X6Y17         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.778    13.584    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y17         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.404    13.181    
                         clock uncertainty           -0.062    13.119    
    RAMB36_X6Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    12.814    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@9.999ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.690ns (17.276%)  route 3.304ns (82.724%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 13.632 - 9.999 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.127ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.826ns (routing 1.023ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.140     3.396    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X84Y97         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.475 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=35, routed)          0.264     3.739    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_I1
    SLICE_X83Y95         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.891 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.535     4.426    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/DI
    SLICE_X88Y87         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     4.524 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.009     4.533    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/S
    SLICE_X88Y87         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.723 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.749    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X88Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.831 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.173     5.004    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/NewPC_Mux/O
    SLICE_X89Y88         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     5.093 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.297     7.390    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X7Y14         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.826    13.632    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y14         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.404    13.229    
                         clock uncertainty           -0.062    13.167    
    RAMB36_X7Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303    12.864    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@9.999ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.519ns (12.952%)  route 3.488ns (87.048%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 13.634 - 9.999 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.127ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.828ns (routing 1.023ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.135     3.391    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X89Y89         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.469 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607     4.076    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X84Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.173 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.184    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_27
    SLICE_X84Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.339 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.365    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X84Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.432 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=34, routed)          0.901     5.333    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X87Y87         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.455 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          1.943     7.398    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X7Y13         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.828    13.634    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y13         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.404    13.231    
                         clock uncertainty           -0.062    13.169    
    RAMB36_X7Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    12.884    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@9.999ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.454ns (11.497%)  route 3.495ns (88.503%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.597ns = ( 13.596 - 9.999 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.127ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.790ns (routing 1.023ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.135     3.391    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X89Y89         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.469 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.607     4.076    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X84Y83         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.173 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.011     4.184    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_27
    SLICE_X84Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.339 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.365    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X84Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     4.451 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[4]
                         net (fo=34, routed)          0.761     5.212    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X89Y88         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.250 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.090     7.340    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X6Y15         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.790    13.596    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y15         RAMB36E2                                     r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.404    13.193    
                         clock uncertainty           -0.062    13.131    
    RAMB36_X6Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    12.826    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  5.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.058ns (37.419%)  route 0.097ns (62.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      1.889ns (routing 1.023ns, distribution 0.866ns)
  Clock Net Delay (Destination): 2.119ns (routing 1.127ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.889     3.696    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X87Y90         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.754 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.097     3.851    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[1]
    SLICE_X86Y90         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.119     3.375    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X86Y90         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]/C
                         clock pessimism              0.397     3.772    
    SLICE_X86Y90         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.832    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.832    
                         arrival time                           3.851    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/write_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.058ns (39.726%)  route 0.088ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    3.682ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Net Delay (Source):      1.875ns (routing 1.023ns, distribution 0.852ns)
  Clock Net Delay (Destination): 2.145ns (routing 1.127ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.875     3.682    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/Clk
    SLICE_X82Y83         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/write_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.740 r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/write_data_reg[3]/Q
                         net (fo=3, routed)           0.088     3.828    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/DIA1
    SLICE_X82Y82         RAMD32                                       r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.145     3.401    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/WCLK
    SLICE_X82Y82         RAMD32                                       r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.345     3.746    
    SLICE_X82Y82         RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.058     3.804    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/write_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.170ns (routing 0.619ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.690ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.170     2.140    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/Clk
    SLICE_X82Y81         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/write_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.179 r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/write_data_reg[7]/Q
                         net (fo=3, routed)           0.070     2.249    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/DIC1
    SLICE_X82Y82         RAMD32                                       r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.342     1.951    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/WCLK
    SLICE_X82Y82         RAMD32                                       r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.230     2.181    
    SLICE_X82Y82         RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.044     2.225    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Using_Fast.Not_Using_EA.Using_LUTRAM.civar_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Net Delay (Source):      1.173ns (routing 0.619ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.690ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.173     2.143    microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X85Y102        FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.182 r  microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.042     2.224    microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/p_1_in
    SLICE_X85Y102        FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.323     1.932    microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X85Y102        FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.218     2.149    
    SLICE_X85Y102        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.195    microblaze_test_top_i/microblaze_mcs_0/inst/rst_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Convert_Serial_To_Parallel[6].Rest_Bits.Others_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.rx_data_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Net Delay (Source):      1.912ns (routing 1.023ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.153ns (routing 1.127ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.912     3.719    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Convert_Serial_To_Parallel[6].Rest_Bits.Others_I/Clk
    SLICE_X87Y78         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Convert_Serial_To_Parallel[6].Rest_Bits.Others_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.777 r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.Convert_Serial_To_Parallel[6].Rest_Bits.Others_I/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.122     3.899    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/new_rx_data[6]
    SLICE_X85Y78         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.rx_data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.153     3.409    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Clk
    SLICE_X85Y78         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.rx_data_i_reg[2]/C
                         clock pessimism              0.398     3.806    
    SLICE_X85Y78         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.868    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.rx_data_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           3.899    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.949%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Net Delay (Source):      1.177ns (routing 0.619ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.690ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.177     2.147    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF/Clk
    SLICE_X90Y86         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y86         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.186 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.025     2.211    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg_reg[0][18]
    SLICE_X90Y86         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     2.235 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg[12]_i_1/O
                         net (fo=1, routed)           0.009     2.244    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_19
    SLICE_X90Y86         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.330     1.939    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X90Y86         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
                         clock pessimism              0.223     2.161    
    SLICE_X90Y86         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.208    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/All_INTR_Bits[1].Using_Intr.CISR_CIER_TMR_No.cisr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      1.889ns (routing 1.023ns, distribution 0.866ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.127ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.889     3.696    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Clk
    SLICE_X84Y80         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/All_INTR_Bits[1].Using_Intr.CISR_CIER_TMR_No.cisr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.754 r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/All_INTR_Bits[1].Using_Intr.CISR_CIER_TMR_No.cisr_reg[1]/Q
                         net (fo=6, routed)           0.135     3.889    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/cisr[1]
    SLICE_X85Y79         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.135     3.391    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/Clk
    SLICE_X85Y79         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]/C
                         clock pessimism              0.397     3.788    
    SLICE_X85Y79         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.850    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.850    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.059ns (33.908%)  route 0.115ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    3.708ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      1.901ns (routing 1.023ns, distribution 0.878ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.127ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.901     3.708    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X85Y101        FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.767 r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.115     3.882    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X86Y101        SRL16E                                       r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         2.160     3.416    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X86Y101        SRL16E                                       r  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.397     3.813    
    SLICE_X86Y101        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     3.842    microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -3.842    
                         arrival time                           3.882    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.167ns (routing 0.619ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.690ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.167     2.137    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X85Y92         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.176 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.027     2.203    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q[2]
    SLICE_X85Y92         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.218 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.015     2.233    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_4
    SLICE_X85Y92         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.316     1.925    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X85Y92         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.219     2.143    
    SLICE_X85Y92         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.189    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.previous_RX_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.start_Edge_Detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_test_top_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_microblaze_test_top_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns - clk_out1_microblaze_test_top_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.062ns (63.918%)  route 0.035ns (36.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.187ns (routing 0.619ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.690ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.187     2.157    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Clk
    SLICE_X87Y77         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.previous_RX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.195 r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.previous_RX_reg/Q
                         net (fo=1, routed)           0.026     2.221    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX
    SLICE_X87Y77         LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.024     2.245 r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/p_7_out/O
                         net (fo=1, routed)           0.009     2.254    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/p_7_out__0
    SLICE_X87Y77         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.start_Edge_Detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_test_top_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  microblaze_test_top_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    microblaze_test_top_i/clk_wiz/inst/clk_in1_microblaze_test_top_clk_wiz_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    microblaze_test_top_i/clk_wiz/inst/clk_out1_microblaze_test_top_clk_wiz_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  microblaze_test_top_i/clk_wiz/inst/clkout1_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=920, routed)         1.341     1.950    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Clk
    SLICE_X87Y77         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.start_Edge_Detected_reg/C
                         clock pessimism              0.214     2.163    
    SLICE_X87Y77         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.210    microblaze_test_top_i/microblaze_mcs_0/inst/iomodule_0/U0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/TMR_No.start_Edge_Detected_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblaze_test_top_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { microblaze_test_top_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y19  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y19  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y12  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y12  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y13  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y13  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y21  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X7Y21  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y18  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X8Y18  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y19  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y19  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y13  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y21  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y21  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y21  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y18  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y16  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y21  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X6Y17  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y19  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y12  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y12  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X7Y21  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y18  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y18  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y16  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y16  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X8Y21  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X6Y17  microblaze_test_top_i/microblaze_mcs_0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.350ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.261ns (27.974%)  route 0.672ns (72.026%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 19.399 - 16.667 ) 
    Source Clock Delay      (SCD):    7.190ns
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.523ns (routing 0.708ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.642ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339     5.639    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.667 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.523     7.190    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X90Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.269 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.229     7.498    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_reg_0[6]
    SLICE_X89Y100        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     7.643 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.098     7.741    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X90Y99         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     7.778 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.345     8.123    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X87Y99         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    18.042    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    18.066 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.334    19.399    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X87Y99         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              4.370    23.769    
                         clock uncertainty           -0.235    23.534    
    SLICE_X87Y99         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    23.473    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         23.473    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.442ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.969ns  (logic 0.350ns (36.120%)  route 0.619ns (63.880%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 36.055 - 33.333 ) 
    Source Clock Delay      (SCD):    7.183ns = ( 23.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.516ns (routing 0.708ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.642ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.516    23.850    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X87Y99         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    23.926 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.127    24.053    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X87Y99         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    24.178 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.444    24.622    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X88Y93         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    24.771 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.048    24.819    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X88Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.323    36.055    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X88Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              4.416    40.471    
                         clock uncertainty           -0.235    40.236    
    SLICE_X88Y93         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    40.261    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.261    
                         arrival time                         -24.819    
  -------------------------------------------------------------------
                         slack                                 15.442    

Slack (MET) :             15.461ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.950ns  (logic 0.362ns (38.105%)  route 0.588ns (61.895%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 36.055 - 33.333 ) 
    Source Clock Delay      (SCD):    7.183ns = ( 23.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.516ns (routing 0.708ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.642ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.516    23.850    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X87Y99         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    23.926 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.127    24.053    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X87Y99         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    24.178 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.444    24.622    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X88Y93         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    24.783 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.017    24.800    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X88Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.323    36.055    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X88Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              4.416    40.471    
                         clock uncertainty           -0.235    40.236    
    SLICE_X88Y93         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    40.261    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.261    
                         arrival time                         -24.800    
  -------------------------------------------------------------------
                         slack                                 15.461    

Slack (MET) :             15.477ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.934ns  (logic 0.325ns (34.797%)  route 0.609ns (65.203%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 36.055 - 33.333 ) 
    Source Clock Delay      (SCD):    7.183ns = ( 23.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.516ns (routing 0.708ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.642ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.516    23.850    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X87Y99         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    23.926 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.127    24.053    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X87Y99         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    24.178 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.433    24.611    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X88Y93         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    24.735 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.049    24.784    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X88Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.323    36.055    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X88Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              4.416    40.471    
                         clock uncertainty           -0.235    40.236    
    SLICE_X88Y93         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    40.261    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.261    
                         arrival time                         -24.784    
  -------------------------------------------------------------------
                         slack                                 15.477    

Slack (MET) :             15.491ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.920ns  (logic 0.342ns (37.174%)  route 0.578ns (62.826%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 36.055 - 33.333 ) 
    Source Clock Delay      (SCD):    7.183ns = ( 23.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.516ns (routing 0.708ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.642ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.516    23.850    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X87Y99         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    23.926 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.127    24.053    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X87Y99         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    24.178 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.433    24.611    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X88Y93         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141    24.752 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.018    24.770    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X88Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.323    36.055    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X88Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              4.416    40.471    
                         clock uncertainty           -0.235    40.236    
    SLICE_X88Y93         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    40.261    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.261    
                         arrival time                         -24.770    
  -------------------------------------------------------------------
                         slack                                 15.491    

Slack (MET) :             15.502ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.863ns  (logic 0.326ns (37.775%)  route 0.537ns (62.225%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 36.055 - 33.333 ) 
    Source Clock Delay      (SCD):    7.183ns = ( 23.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.516ns (routing 0.708ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.642ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.516    23.850    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X87Y99         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    23.926 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.127    24.053    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X87Y99         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    24.178 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.351    24.529    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X89Y93         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    24.654 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.059    24.713    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X89Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.323    36.055    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X89Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              4.370    40.425    
                         clock uncertainty           -0.235    40.189    
    SLICE_X89Y93         FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025    40.214    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.214    
                         arrival time                         -24.712    
  -------------------------------------------------------------------
                         slack                                 15.502    

Slack (MET) :             15.517ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.848ns  (logic 0.344ns (40.566%)  route 0.504ns (59.434%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 36.055 - 33.333 ) 
    Source Clock Delay      (SCD):    7.183ns = ( 23.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.370ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.516ns (routing 0.708ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.642ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.516    23.850    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X87Y99         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    23.926 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.127    24.053    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X87Y99         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    24.178 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.351    24.529    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X89Y93         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143    24.672 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.026    24.698    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X89Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.323    36.055    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X89Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              4.370    40.425    
                         clock uncertainty           -0.235    40.189    
    SLICE_X89Y93         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    40.214    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.214    
                         arrival time                         -24.698    
  -------------------------------------------------------------------
                         slack                                 15.517    

Slack (MET) :             15.531ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.882ns  (logic 0.351ns (39.796%)  route 0.531ns (60.204%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 36.057 - 33.333 ) 
    Source Clock Delay      (SCD):    7.183ns = ( 23.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.516ns (routing 0.708ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.642ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.516    23.850    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X87Y99         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    23.926 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.127    24.053    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X87Y99         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    24.178 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.353    24.531    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X88Y93         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    24.681 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.051    24.732    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X88Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.325    36.057    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X88Y93         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              4.416    40.473    
                         clock uncertainty           -0.235    40.238    
    SLICE_X88Y93         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    40.263    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.263    
                         arrival time                         -24.731    
  -------------------------------------------------------------------
                         slack                                 15.531    

Slack (MET) :             15.580ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.742ns  (logic 0.201ns (27.089%)  route 0.541ns (72.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 36.051 - 33.333 ) 
    Source Clock Delay      (SCD):    7.183ns = ( 23.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.516ns (routing 0.708ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.642ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.516    23.850    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X87Y99         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    23.926 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.127    24.053    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X87Y99         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    24.178 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.414    24.592    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X88Y92         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.319    36.051    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X88Y92         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              4.416    40.467    
                         clock uncertainty           -0.235    40.232    
    SLICE_X88Y92         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    40.172    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         40.172    
                         arrival time                         -24.592    
  -------------------------------------------------------------------
                         slack                                 15.580    

Slack (MET) :             15.580ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.742ns  (logic 0.201ns (27.089%)  route 0.541ns (72.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 36.051 - 33.333 ) 
    Source Clock Delay      (SCD):    7.183ns = ( 23.850 - 16.667 ) 
    Clock Pessimism Removal (CPR):    4.416ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.516ns (routing 0.708ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.642ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300    20.966 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.339    22.306    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.516    23.850    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X87Y99         FDRE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    23.926 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.127    24.053    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X87Y99         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    24.178 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.414    24.592    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X88Y92         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.910    34.708    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.732 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         1.319    36.051    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X88Y92         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              4.416    40.467    
                         clock uncertainty           -0.235    40.232    
    SLICE_X88Y92         FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    40.172    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         40.172    
                         arrival time                         -24.592    
  -------------------------------------------------------------------
                         slack                                 15.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.225ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    4.182ns
  Clock Net Delay (Source):      0.847ns (routing 0.391ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.438ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.847     2.037    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X88Y94         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.076 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.034     2.110    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit_synced
    SLICE_X88Y94         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.965     6.225    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X88Y94         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -4.182     2.043    
    SLICE_X88Y94         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.090    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.211ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    4.180ns
  Clock Net Delay (Source):      0.835ns (routing 0.391ns, distribution 0.444ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.438ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.835     2.025    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X88Y92         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.064 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/Q
                         net (fo=2, routed)           0.037     2.101    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Din[6]
    SLICE_X88Y92         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.951     6.211    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X88Y92         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism             -4.180     2.031    
    SLICE_X88Y92         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.078    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.222ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    4.181ns
  Clock Net Delay (Source):      0.845ns (routing 0.391ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.438ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.845     2.035    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X84Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.074 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.038     2.112    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X84Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.962     6.222    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X84Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -4.181     2.041    
    SLICE_X84Y99         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.088    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.222ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    4.181ns
  Clock Net Delay (Source):      0.845ns (routing 0.391ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.438ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.845     2.035    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X89Y102        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.074 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.039     2.113    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X89Y102        FDPE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.962     6.222    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X89Y102        FDPE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -4.181     2.041    
    SLICE_X89Y102        FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.088    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.222ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    4.180ns
  Clock Net Delay (Source):      0.846ns (routing 0.391ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.438ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.846     2.036    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X90Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.075 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.042     2.117    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X90Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.962     6.222    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X90Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                         clock pessimism             -4.180     2.042    
    SLICE_X90Y101        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.089    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.225ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    4.181ns
  Clock Net Delay (Source):      0.848ns (routing 0.391ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.438ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.848     2.038    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X90Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.075 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.045     2.120    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/TDI_Shifter[2]
    SLICE_X90Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.965     6.225    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X90Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                         clock pessimism             -4.181     2.044    
    SLICE_X90Y99         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.091    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.039ns (33.621%)  route 0.077ns (66.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.214ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Net Delay (Source):      0.846ns (routing 0.391ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.438ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.846     2.036    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X87Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.075 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.077     2.152    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X86Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.954     6.214    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X86Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                         clock pessimism             -4.140     2.074    
    SLICE_X86Y101        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.121    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.936%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.225ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    4.182ns
  Clock Net Delay (Source):      0.847ns (routing 0.391ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.438ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.847     2.037    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X88Y94         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.076 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.054     2.130    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X88Y94         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.965     6.225    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X88Y94         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -4.182     2.043    
    SLICE_X88Y94         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.090    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.226ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    4.183ns
  Clock Net Delay (Source):      0.847ns (routing 0.391ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.438ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.847     2.037    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X87Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.075 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/Q
                         net (fo=3, routed)           0.029     2.104    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]
    SLICE_X87Y101        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     2.126 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]__0_i_2/O
                         net (fo=1, routed)           0.008     2.134    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X87Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.966     6.226    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X87Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                         clock pessimism             -4.183     2.043    
    SLICE_X87Y101        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.090    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.229ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    4.182ns
  Clock Net Delay (Source):      0.851ns (routing 0.391ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.438ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.708     1.173    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.190 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.851     2.041    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X84Y78         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.080 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.058     2.138    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X84Y78         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      4.300     4.300 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.941     5.241    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.260 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y1 (CLOCK_ROOT)    net (fo=248, routed)         0.969     6.229    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X84Y78         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -4.182     2.047    
    SLICE_X84Y78         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.094    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         33.333      32.043     BUFGCE_X0Y56   microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y99   microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X89Y99   microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y102  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y102  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X86Y89   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X87Y90   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X87Y90   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X87Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X90Y101  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X89Y91   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.806ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.150ns  (logic 0.421ns (19.581%)  route 1.729ns (80.418%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.022ns = ( 67.688 - 66.666 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 39.243 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.806ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.810ns (routing 0.069ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.557ns (routing 0.055ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.322 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          0.427    39.749    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X88Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    39.845 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.200    40.045    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X88Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    40.168 f  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.368    40.536    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X87Y98         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    40.659 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.734    41.393    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X81Y97         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.557    67.688    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X81Y97         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg/C
                         clock pessimism              4.806    72.494    
                         clock uncertainty           -0.235    72.259    
    SLICE_X81Y97         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    72.199    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg
  -------------------------------------------------------------------
                         required time                         72.199    
                         arrival time                         -41.393    
  -------------------------------------------------------------------
                         slack                                 30.806    

Slack (MET) :             30.931ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.066ns  (logic 0.421ns (20.378%)  route 1.645ns (79.622%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.064ns = ( 67.730 - 66.666 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 39.243 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.806ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.810ns (routing 0.069ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.055ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.322 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          0.427    39.749    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X88Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    39.845 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.200    40.045    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X88Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    40.168 f  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.368    40.536    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X87Y98         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    40.659 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.650    41.309    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X82Y97         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.599    67.730    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X82Y97         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              4.806    72.536    
                         clock uncertainty           -0.235    72.301    
    SLICE_X82Y97         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.240    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         72.240    
                         arrival time                         -41.309    
  -------------------------------------------------------------------
                         slack                                 30.931    

Slack (MET) :             30.954ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.888ns  (logic 0.421ns (22.299%)  route 1.467ns (77.701%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 67.702 - 66.666 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 39.243 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.810ns (routing 0.069ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.571ns (routing 0.055ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.322 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          0.427    39.749    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X88Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    39.845 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.200    40.045    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X88Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    40.168 f  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.368    40.536    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X87Y98         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    40.659 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.472    41.131    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X83Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.571    67.702    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X83Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              4.679    72.381    
                         clock uncertainty           -0.235    72.146    
    SLICE_X83Y101        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.085    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.085    
                         arrival time                         -41.131    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             31.036ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.962ns  (logic 0.421ns (21.458%)  route 1.541ns (78.542%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.065ns = ( 67.731 - 66.666 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 39.243 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.806ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.810ns (routing 0.069ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.600ns (routing 0.055ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.322 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          0.427    39.749    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X88Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    39.845 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.200    40.045    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X88Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    40.168 f  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.368    40.536    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X87Y98         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    40.659 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.546    41.205    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X82Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.600    67.731    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X82Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              4.806    72.537    
                         clock uncertainty           -0.235    72.302    
    SLICE_X82Y100        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.241    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.241    
                         arrival time                         -41.205    
  -------------------------------------------------------------------
                         slack                                 31.036    

Slack (MET) :             31.091ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.836ns  (logic 0.421ns (22.930%)  route 1.415ns (77.070%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 67.720 - 66.666 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 39.243 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.746ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.810ns (routing 0.069ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.055ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.322 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          0.427    39.749    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X88Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    39.845 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.200    40.045    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X88Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    40.168 f  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.368    40.536    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X87Y98         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    40.659 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.420    41.079    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X83Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.589    67.720    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X83Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              4.746    72.466    
                         clock uncertainty           -0.235    72.231    
    SLICE_X83Y99         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    72.170    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         72.170    
                         arrival time                         -41.079    
  -------------------------------------------------------------------
                         slack                                 31.091    

Slack (MET) :             31.091ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.836ns  (logic 0.421ns (22.930%)  route 1.415ns (77.070%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 67.720 - 66.666 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 39.243 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.746ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.810ns (routing 0.069ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.055ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.322 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          0.427    39.749    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X88Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    39.845 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.200    40.045    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X88Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    40.168 f  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.368    40.536    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X87Y98         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    40.659 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.420    41.079    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X83Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.589    67.720    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X83Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              4.746    72.466    
                         clock uncertainty           -0.235    72.231    
    SLICE_X83Y99         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    72.170    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         72.170    
                         arrival time                         -41.079    
  -------------------------------------------------------------------
                         slack                                 31.091    

Slack (MET) :             31.092ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.835ns  (logic 0.421ns (22.943%)  route 1.414ns (77.057%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 67.720 - 66.666 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 39.243 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.746ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.810ns (routing 0.069ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.055ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.322 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          0.427    39.749    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X88Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    39.845 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.200    40.045    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X88Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    40.168 f  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.368    40.536    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X87Y98         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    40.659 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.419    41.078    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X83Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.589    67.720    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X83Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              4.746    72.466    
                         clock uncertainty           -0.235    72.231    
    SLICE_X83Y99         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.170    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         72.170    
                         arrival time                         -41.078    
  -------------------------------------------------------------------
                         slack                                 31.092    

Slack (MET) :             31.092ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.835ns  (logic 0.421ns (22.943%)  route 1.414ns (77.057%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 67.720 - 66.666 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 39.243 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.746ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.810ns (routing 0.069ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.055ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.322 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          0.427    39.749    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X88Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    39.845 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.200    40.045    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X88Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    40.168 f  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.368    40.536    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X87Y98         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    40.659 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.419    41.078    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X83Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.589    67.720    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X83Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              4.746    72.466    
                         clock uncertainty           -0.235    72.231    
    SLICE_X83Y99         FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    72.170    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         72.170    
                         arrival time                         -41.078    
  -------------------------------------------------------------------
                         slack                                 31.092    

Slack (MET) :             31.100ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.895ns  (logic 0.421ns (22.216%)  route 1.474ns (77.784%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.062ns = ( 67.728 - 66.666 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 39.243 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.806ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.810ns (routing 0.069ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.597ns (routing 0.055ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.322 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          0.427    39.749    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X88Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    39.845 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.200    40.045    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X88Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    40.168 f  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.368    40.536    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X87Y98         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    40.659 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.479    41.138    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X82Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.597    67.728    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X82Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              4.806    72.534    
                         clock uncertainty           -0.235    72.299    
    SLICE_X82Y99         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.238    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.238    
                         arrival time                         -41.138    
  -------------------------------------------------------------------
                         slack                                 31.100    

Slack (MET) :             31.138ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.856ns  (logic 0.421ns (22.683%)  route 1.435ns (77.317%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.061ns = ( 67.727 - 66.666 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 39.243 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.806ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.810ns (routing 0.069ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.596ns (routing 0.055ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    39.322 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=10, routed)          0.427    39.749    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X88Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    39.845 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.200    40.045    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X88Y98         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123    40.168 f  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.368    40.536    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X87Y98         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123    40.659 r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.440    41.099    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X83Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.596    67.727    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X83Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              4.806    72.533    
                         clock uncertainty           -0.235    72.298    
    SLICE_X83Y100        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.237    microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.237    
                         arrival time                         -41.099    
  -------------------------------------------------------------------
                         slack                                 31.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.089ns (35.039%)  route 0.165ns (64.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    4.763ns
  Clock Net Delay (Source):      0.395ns (routing 0.055ns, distribution 0.340ns)
  Clock Net Delay (Destination): 0.529ns (routing 0.069ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.395     0.860    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.899 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.139     1.038    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X87Y98         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     1.088 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.026     1.114    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X87Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.529     5.629    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -4.763     0.866    
    SLICE_X87Y98         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.912    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.089ns (31.786%)  route 0.191ns (68.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    4.757ns
  Clock Net Delay (Source):      0.395ns (routing 0.055ns, distribution 0.340ns)
  Clock Net Delay (Destination): 0.523ns (routing 0.069ns, distribution 0.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.395     0.860    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.901 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.185     1.086    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X88Y101        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     1.134 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     1.140    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X88Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.523     5.623    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y101        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -4.757     0.866    
    SLICE_X88Y101        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.913    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.322ns  (logic 0.083ns (25.777%)  route 0.239ns (74.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 39.186 - 33.333 ) 
    Source Clock Delay      (SCD):    0.956ns = ( 34.289 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.805ns
  Clock Net Delay (Source):      0.491ns (routing 0.055ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.069ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.491    34.289    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X90Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060    34.349 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.125    34.474    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X89Y101        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023    34.497 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.114    34.611    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X89Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.753    39.186    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -4.805    34.381    
    SLICE_X89Y99         FDCE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.014    34.367    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -34.367    
                         arrival time                          34.611    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.322ns  (logic 0.083ns (25.777%)  route 0.239ns (74.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 39.186 - 33.333 ) 
    Source Clock Delay      (SCD):    0.956ns = ( 34.289 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.805ns
  Clock Net Delay (Source):      0.491ns (routing 0.055ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.069ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.491    34.289    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X90Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060    34.349 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.125    34.474    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X89Y101        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023    34.497 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.114    34.611    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X89Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.753    39.186    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X89Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -4.805    34.381    
    SLICE_X89Y99         FDCE (Hold_FFF2_SLICEM_C_CE)
                                                     -0.014    34.367    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -34.367    
                         arrival time                          34.611    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.444ns  (logic 0.083ns (18.694%)  route 0.361ns (81.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 39.247 - 33.333 ) 
    Source Clock Delay      (SCD):    0.956ns = ( 34.289 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.746ns
  Clock Net Delay (Source):      0.491ns (routing 0.055ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.069ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.491    34.289    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X90Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060    34.349 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.125    34.474    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X89Y101        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023    34.497 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.236    34.733    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X88Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.814    39.247    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -4.746    34.501    
    SLICE_X88Y99         FDCE (Hold_EFF_SLICEL_C_CE)
                                                     -0.014    34.487    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -34.487    
                         arrival time                          34.733    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.445ns  (logic 0.083ns (18.652%)  route 0.362ns (81.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 39.247 - 33.333 ) 
    Source Clock Delay      (SCD):    0.956ns = ( 34.289 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.746ns
  Clock Net Delay (Source):      0.491ns (routing 0.055ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.069ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.491    34.289    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X90Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060    34.349 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.125    34.474    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X89Y101        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023    34.497 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.237    34.734    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X88Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.814    39.247    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y99         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -4.746    34.501    
    SLICE_X88Y99         FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.013    34.488    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -34.488    
                         arrival time                          34.734    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.319ns  (logic 0.079ns (24.765%)  route 0.240ns (75.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 38.961 - 33.333 ) 
    Source Clock Delay      (SCD):    0.860ns = ( 34.193 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.762ns
  Clock Net Delay (Source):      0.395ns (routing 0.055ns, distribution 0.340ns)
  Clock Net Delay (Destination): 0.528ns (routing 0.069ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.395    34.193    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X89Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    34.231 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.117    34.348    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X88Y100        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041    34.389 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.123    34.512    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2
    SLICE_X89Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.528    38.961    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X89Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -4.762    34.199    
    SLICE_X89Y100        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.046    34.245    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -34.245    
                         arrival time                          34.512    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.491ns  (logic 0.083ns (16.904%)  route 0.408ns (83.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 39.243 - 33.333 ) 
    Source Clock Delay      (SCD):    0.956ns = ( 34.289 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.746ns
  Clock Net Delay (Source):      0.491ns (routing 0.055ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.069ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.491    34.289    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X90Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060    34.349 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.125    34.474    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X89Y101        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023    34.497 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.283    34.780    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -4.746    34.497    
    SLICE_X88Y98         FDCE (Hold_EFF_SLICEL_C_CE)
                                                     -0.014    34.483    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -34.483    
                         arrival time                          34.780    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.492ns  (logic 0.083ns (16.870%)  route 0.409ns (83.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 39.243 - 33.333 ) 
    Source Clock Delay      (SCD):    0.956ns = ( 34.289 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.746ns
  Clock Net Delay (Source):      0.491ns (routing 0.055ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.069ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.491    34.289    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X90Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060    34.349 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.125    34.474    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X89Y101        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023    34.497 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.284    34.781    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -4.746    34.497    
    SLICE_X88Y98         FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.013    34.484    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -34.484    
                         arrival time                          34.781    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.491ns  (logic 0.083ns (16.904%)  route 0.408ns (83.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 39.243 - 33.333 ) 
    Source Clock Delay      (SCD):    0.956ns = ( 34.289 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.746ns
  Clock Net Delay (Source):      0.491ns (routing 0.055ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.069ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.491    34.289    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X90Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060    34.349 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.125    34.474    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X89Y101        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023    34.497 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.283    34.780    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.810    39.243    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y98         FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -4.746    34.497    
    SLICE_X88Y98         FDCE (Hold_FFF_SLICEL_C_CE)
                                                     -0.014    34.483    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -34.483    
                         arrival time                          34.780    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X84Y98   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X84Y98   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X82Y100  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X82Y97   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X83Y99   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X83Y99   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X83Y99   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X83Y99   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X87Y98   microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X87Y100  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X84Y98   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X84Y98   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X82Y100  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X82Y97   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X88Y99   microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X88Y99   microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X89Y98   microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X88Y101  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDPE/PRE  n/a            0.275         33.333      33.058     SLICE_X89Y100  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X90Y100  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X82Y100  microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X82Y97   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X82Y97   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X83Y99   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X83Y99   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X83Y99   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X83Y99   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X87Y98   microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X87Y100  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X81Y97   microblaze_test_top_i/microblaze_mcs_0/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       32.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.006ns  (required time - arrival time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.809ns  (logic 0.200ns (24.722%)  route 0.609ns (75.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.980ns = ( 67.646 - 66.666 ) 
    Source Clock Delay      (SCD):    5.876ns = ( 39.209 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.776ns (routing 0.069ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.515ns (routing 0.055ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.776    39.209    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X89Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    39.285 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.229    39.514    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X88Y100        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    39.638 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.380    40.018    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X88Y100        FDCE                                         f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.515    67.646    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              4.679    72.325    
                         clock uncertainty           -0.235    72.090    
    SLICE_X88Y100        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    72.024    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         72.024    
                         arrival time                         -40.018    
  -------------------------------------------------------------------
                         slack                                 32.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.341ns  (arrival time - required time)
  Source:                 microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -33.333ns  (microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.511ns  (logic 0.140ns (27.397%)  route 0.371ns (72.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.920ns
    Source Clock Delay      (SCD):    0.941ns = ( 34.274 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.679ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.476ns (routing 0.055ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.069ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.476    34.274    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X89Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058    34.332 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.145    34.477    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X88Y100        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.082    34.559 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.226    34.785    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X88Y100        FDCE                                         f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=43, routed)          0.820     5.920    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X88Y100        FDCE                                         r  microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -4.679     1.241    
                         clock uncertainty            0.235     1.476    
    SLICE_X88Y100        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.032     1.444    microblaze_test_top_i/microblaze_mcs_0/inst/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                          34.785    
  -------------------------------------------------------------------
                         slack                                 33.341    





