# ğŸ“— Page Table & TLB

### âœ¨ _How Addresses Find Their True Home_ âœ¨

> _â€œTranslation is an artâ€”swift, precise, and mostly invisible.â€_ ğŸ’«

---

## ğŸ§± Free Frames & Page Allocation

ğŸŸ¢ **Free-frame list** keeps track of empty frames in physical memory.

### ğŸ§© Before Allocation

- Free frames: `14, 13, 18, 20, 15`
- New process needs **4 pages** (page 0â€“3)

### âœ¨ After Allocation

âœ”ï¸ OS selects free frames
âœ”ï¸ Assigns one frame per page

**New-process page table (example):**

```
Page â†’ Frame
0    â†’ 14
1    â†’ 13
2    â†’ 18
3    â†’ 20
```

ğŸ’¡ _Pages can land anywhereâ€”order doesnâ€™t matter!_ ğŸ§ 

---

## ğŸ—‚ï¸ Where Is the Page Table Stored?

ğŸ“Œ **In main memory (RAM)**

To find it quickly, hardware uses:

- ğŸ§­ **PTBR** â€” Page-Table Base Register (start address)
- ğŸ“ **PTLR** â€” Page-Table Length Register (table size)

âœ¨ Each process has its own page table.

---

## âš ï¸ The Two-Memory-Access Problem

Without optimization:

1ï¸âƒ£ Access **page table** (to get frame)
2ï¸âƒ£ Access **actual data/instruction**

â— Result:

> ğŸ¢ **Every memory access costs two accesses**

---

## âš¡ The Hero Appears: TLB

ğŸŒŸ **TLB â€” Translation Lookaside Buffer**

- Special **fast associative cache**
- Stores recent page â†’ frame translations

ğŸ§¡ Goal:

> ğŸš€ Reduce address translation to _one_ memory access most of the time

---

## ğŸ§  Associative Memory (How TLB Thinks)

âœ¨ **Parallel search magic** âœ¨

Process:

1ï¸âƒ£ CPU generates `(page#, offset)`
2ï¸âƒ£ TLB checks **all entries at once**
3ï¸âƒ£ If page# found â†’ frame# returned instantly
4ï¸âƒ£ If not â†’ consult page table in memory

---

## ğŸ¯ TLB Hit vs Miss

### ğŸŒ¸ TLB Hit

âœ”ï¸ Page found in TLB
âœ”ï¸ Physical address formed immediately
âœ”ï¸ Only **1 memory access**

### ğŸŒ§ï¸ TLB Miss

âŒ Page not in TLB
âœ”ï¸ Access page table in memory
âœ”ï¸ Load result into TLB for next time

âœ¨ _Learning from experience~_ ğŸ’–

---

## ğŸ§© Paging Hardware with TLB (Flow)

```
CPU â†’ logical address (p, d)
          â†“
        TLB
      â†™      â†˜
   hit âœ”ï¸     miss âŒ
    â†“           â†“
physical addr   page table â†’ frame
    â†“               â†“
physical memory â†â€”â€”â€”
```

---

## ğŸ›¡ï¸ ASIDs â€” Protecting Processes

ğŸ†” **ASID (Address-Space Identifier)**:

- Stored in some TLB entries
- Uniquely identifies each process

âœ¨ Benefits:

- âœ”ï¸ No TLB flush on context switch
- âœ”ï¸ Strong address-space protection

Without ASIDs?

> ğŸ”„ Must flush TLB every switch (slower)

---

## ğŸ“ TLB Size & Policies

ğŸ“Œ Typical TLB size:

- ğŸ§  **64 to 1,024 entries**

ğŸ” On TLB miss:

- Replacement policy decides which entry to evict

â­ Some entries can be:

- **Wired down** (never replaced)

---

## â±ï¸ Effective Access Time (EAT)

ğŸŒ¸ _Now for the timing spellâ€”gently!_ ğŸŒ¸

### ğŸ”¢ Ingredients

- `m` â†’ memory access time
- `Îµ` â†’ TLB lookup time
- `Î±` â†’ TLB hit ratio

### âœ¨ General Idea

- Hit â†’ fast
- Miss â†’ slower (extra memory access)

---

## ğŸ§® EAT Intuition (No Math Pain ğŸ’–)

âœ”ï¸ **On a hit:**

- TLB lookup + 1 memory access

âœ”ï¸ **On a miss:**

- TLB lookup + page table + memory

ğŸ’¡ EAT is just the **weighted average** of both cases.

---

## ğŸ§ª Example (Realistic Numbers)

ğŸ“Œ Given:

- TLB lookup = **20 ns**
- Memory access = **100 ns**

### Case 1: Î± = 80%

- Hit path â‰ˆ 120 ns
- Miss path â‰ˆ 220 ns

â¡ï¸ **EAT â‰ˆ 140 ns**

### Case 2: Î± = 99%

- Most accesses are hits âœ¨

â¡ï¸ **EAT â‰ˆ 101 ns**

ğŸŒŸ _Almost as fast as pure memory!_

---

## ğŸ§ TL;DR â€” Gentle Recap

âœ”ï¸ Page tables map **pages â†’ frames** ğŸ“‘
âœ”ï¸ Stored in **main memory**
âœ”ï¸ PTBR & PTLR locate and size them
âœ”ï¸ TLB fixes the **two-access problem** âš¡
âœ”ï¸ ASIDs avoid TLB flushes ğŸ”
âœ”ï¸ High hit ratio = blazing fast memory ğŸš€
