m255
K4
z2
13
cModel Technology
Z0 dC:/questasim64_10.2c/examples
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
T_opt
Z1 Vn^?D0UGFKnBbiZIbA5NZK1
Z2 04 9 4 work testbench fast 0
Z3 =1-6c24087848a9-65604333-36c-5f84
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 n@_opt
Z6 OL;O;10.2c;57
Z7 dC:/questasim64_10.2c/examples
Z8 !s110 1700807475
vdecoder
Z9 !s110 1700815054
Z10 I0hBd6e3U7VK_ZjU5hhIVC0
Z11 V`JN@9S9cnhjKRR_L]QIcM3
Z12 dD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit
Z13 w1700815049
Z14 8D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/decoder.v
Z15 FD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/decoder.v
L0 1
Z16 OL;L;10.2c;57
r1
31
Z17 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z18 !s100 4GWAJ2Y_]Zm;8M06G_=?;2
Z19 !s108 1700815054.223000
Z20 !s107 D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/decoder.v|
Z21 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/decoder.v|
!i10b 1
!s85 0
!i111 0
vencoder
R9
Z22 !s100 SAG=:GbPY]hhEnIVc6AKg2
Z23 Ii1B7lkNDYWR]1de0NdhZn0
R11
R12
Z24 w1700814986
Z25 8D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/encoder.v
Z26 FD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/encoder.v
L0 1
R16
r1
31
Z27 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/encoder.v|
R17
Z28 !s108 1700815054.260000
Z29 !s107 D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/encoder.v|
!i10b 1
!s85 0
!i111 0
vread_write_control
R9
Z30 !s100 =61_A5Be9D1iA>>X_l==50
Z31 IcJjD]LY[W8W^?MMg<F6Zb1
R11
R12
Z32 w1700814931
Z33 8D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v
Z34 FD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v
L0 1
R16
r1
31
Z35 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v|
R17
!i10b 1
!s85 0
Z36 !s108 1700815054.298000
Z37 !s107 D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v|
!i111 0
vregistor
R9
!i10b 1
Z38 !s100 eG6JzQOAn<czBzNcM2<V`0
Z39 I`8RMO^jzfPPXF=2zPd_ZS3
R11
R12
Z40 w1700814400
Z41 8D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/registor.v
Z42 FD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/registor.v
L0 1
R16
r1
!s85 0
31
!s108 1700815054.336000
!s107 D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/registor.v|
Z43 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/registor.v|
!i111 0
R17
vselect_clock
Z44 !s100 XADHUE0`;JW8:=G^FBRC33
Z45 I@LW6>]iDNLifQAZ`4c6IT3
R11
R12
Z46 w1700806931
Z47 8D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/select_clock.v
Z48 FD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/select_clock.v
L0 1
R16
r1
31
Z49 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/select_clock.v|
R17
R9
Z50 !s108 1700815054.102000
Z51 !s107 D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/select_clock.v|
!i10b 1
!s85 0
!i111 0
vtestbench
R9
Z52 !s100 o]Ml9L;>5QP8n5QBH:1Tm1
Z53 I?AmhS>IdHl@4>F<XeW<7F2
R11
R12
Z54 w1700807461
Z55 8D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/timer_tb.v
Z56 FD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/timer_tb.v
L0 3
R16
r1
31
Z57 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/timer_tb.v|
R17
Z58 !s108 1700815054.184000
Z59 !s107 D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/testbench/timer_tb.v|
!i10b 1
!s85 0
!i111 0
