$date
	Sun Oct 25 00:19:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! r [3:0] $end
$var reg 3 " com [2:0] $end
$var reg 4 # m [3:0] $end
$var reg 4 $ n [3:0] $end
$scope module test $end
$var wire 3 % com [2:0] $end
$var wire 4 & m [3:0] $end
$var wire 4 ' n [3:0] $end
$var reg 4 ( r [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b0 !
b0 (
b0 "
b0 %
b0 $
b0 '
b0 #
b0 &
#2
b1 !
b1 (
b1 $
b1 '
b1 #
b1 &
#3
b1 "
b1 %
#4
b10 !
b10 (
b10 "
b10 %
#5
b0 !
b0 (
b11 "
b11 %
#6
b100 "
b100 %
#7
b1111 !
b1111 (
b101 "
b101 %
#8
b0 !
b0 (
b110 "
b110 %
b1000 $
b1000 '
b1000 #
b1000 &
#9
b111 "
b111 %
b1 $
b1 '
b1 #
b1 &
#21
