ISim log file
Running: F:\workspace\FinishedProjects\MulticycleCPU\CPU_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/workspace/FinishedProjects/MulticycleCPU/CPU_test_isim_beh.wdb 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.49d (signature 0x8ef4fb42)
This is a Full version of ISim.
WARNING: File "F:/workspace/FinishedProjects/MulticycleCPU/CPU_test.v" Line 57.  For instance CPU_test/cpu/, width 32 of formal port InstructionIn is not equal to width 1 of actual signal InstructionIn.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
