Warnings in file C:\Users\user\OneDrive\Term 4\Computation Structures\alchitry\compStrucGame1\source\delayer.luc:
    Line 16, Column 12 : The signal "ctr.value" is wider than "value" and the most significant bits will be dropped
Warnings in file C:\Users\user\OneDrive\Term 4\Computation Structures\alchitry\compStrucGame1\source\game_cu.luc:
    Line 11, Column 4 : "st_hard" was never used
    Line 6, Column 4 : "button2" was never used
    Line 9, Column 4 : "st_easy" was never used
    Line 10, Column 4 : "st_med" was never used
Warnings in file C:\Users\user\OneDrive\Term 4\Computation Structures\alchitry\compStrucGame1\source\game_beta.luc:
    Line 104, Column 33 : The signal "game_controlUnit.regfile_write_address" is wider than "game_regFile.write_address" and the most significant bits will be dropped
    Line 101, Column 34 : The signal "game_controlUnit.regfile_read_address_a" is wider than "game_regFile.read_address_a" and the most significant bits will be dropped
    Line 102, Column 34 : The signal "game_controlUnit.regfile_read_address_b" is wider than "game_regFile.read_address_b" and the most significant bits will be dropped
    Line 103, Column 34 : The signal "game_controlUnit.regfile_read_address_o" is wider than "game_regFile.read_address_o" and the most significant bits will be dropped
Warnings in file C:\Users\user\OneDrive\Term 4\Computation Structures\alchitry\compStrucGame1\source\game_regfiles.luc:
    Line 129, Column 19 : The signal "temp6.q" is wider than "out_o" and the most significant bits will be dropped
    Line 49, Column 26 : The signal "data" is wider than "operand1.d" and the most significant bits will be dropped
    Line 50, Column 26 : The signal "data" is wider than "operand2.d" and the most significant bits will be dropped
    Line 51, Column 33 : The signal "data" is wider than "operation_level.d" and the most significant bits will be dropped
    Line 52, Column 29 : The signal "data" is wider than "expectedAns.d" and the most significant bits will be dropped
    Line 53, Column 27 : The signal "data" is wider than "moduloAns.d" and the most significant bits will be dropped
    Line 54, Column 23 : The signal "data" is wider than "score.d" and the most significant bits will be dropped
    Line 55, Column 33 : The signal "data" is wider than "countdown_timer.d" and the most significant bits will be dropped
    Line 56, Column 27 : The signal "data" is wider than "direction.d" and the most significant bits will be dropped
    Line 57, Column 26 : The signal "data" is wider than "ledvalue.d" and the most significant bits will be dropped
    Line 58, Column 29 : The signal "data" is wider than "score_timer.d" and the most significant bits will be dropped
    Line 59, Column 23 : The signal "data" is wider than "temp1.d" and the most significant bits will be dropped
    Line 60, Column 23 : The signal "data" is wider than "temp2.d" and the most significant bits will be dropped
    Line 61, Column 23 : The signal "data" is wider than "temp3.d" and the most significant bits will be dropped
    Line 62, Column 23 : The signal "data" is wider than "temp4.d" and the most significant bits will be dropped
    Line 63, Column 23 : The signal "data" is wider than "temp5.d" and the most significant bits will be dropped
    Line 64, Column 23 : The signal "data" is wider than "temp6.d" and the most significant bits will be dropped
    Line 114, Column 19 : The signal "operand1.q" is wider than "out_o" and the most significant bits will be dropped
    Line 115, Column 19 : The signal "operand2.q" is wider than "out_o" and the most significant bits will be dropped
    Line 117, Column 19 : The signal "expectedAns.q" is wider than "out_o" and the most significant bits will be dropped
    Line 119, Column 19 : The signal "score.q" is wider than "out_o" and the most significant bits will be dropped
    Line 122, Column 19 : The signal "ledvalue.q" is wider than "out_o" and the most significant bits will be dropped
    Line 124, Column 19 : The signal "temp1.q" is wider than "out_o" and the most significant bits will be dropped
    Line 125, Column 19 : The signal "temp2.q" is wider than "out_o" and the most significant bits will be dropped
    Line 126, Column 19 : The signal "temp3.q" is wider than "out_o" and the most significant bits will be dropped
    Line 127, Column 19 : The signal "temp4.q" is wider than "out_o" and the most significant bits will be dropped
    Line 128, Column 19 : The signal "temp5.q" is wider than "out_o" and the most significant bits will be dropped
Warnings in file C:\Users\user\OneDrive\Term 4\Computation Structures\alchitry\compStrucGame1\source\au_top.luc:
    Line 17, Column 2 : "alufn" was never used
    Line 13, Column 4 : "io_dip" was never used
    Line 15, Column 2 : "a" was never used
    Line 16, Column 2 : "b" was never used
Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\user\OneDrive\Term 4\Computation Structures\alchitry\compStrucGame1\work\project.tcl}
# set projDir "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/vivado"
# set projName "compStrucGame1"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/au_top_0.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/reset_conditioner_1.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/edge_detector_2.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/button_conditioner_3.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/multi_dec_ctr_4.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/game_beta_5.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/multi_seven_seg_6.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/pipeline_7.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/decimal_counter_8.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/alu_9.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/game_cu_10.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/game_regfiles_11.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/rngGenerator_12.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/counter_13.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/counter_14.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/counter_15.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/counter_16.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/seven_seg_17.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/decoder_18.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/fasixteen_19.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/comparesixteen_20.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/shiftersixteen_21.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/boolesixteen_22.v" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/verilog/pn_gen_23.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/constraint/alchitry.xdc" "C:/Users/user/OneDrive/Term\ 4/Computation\ Structures/alchitry/compStrucGame1/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Tue Dec  1 17:39:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Dec  1 17:39:37 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19708
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (2#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_7' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/pipeline_7.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_7' (3#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/pipeline_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (4#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_4' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/multi_dec_ctr_4.v:11]
	Parameter DIGITS bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_8' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/decimal_counter_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_8' (5#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/decimal_counter_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_4' (6#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/multi_dec_ctr_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'game_beta_5' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_beta_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_9' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/alu_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'fasixteen_19' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/fasixteen_19.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/fasixteen_19.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fasixteen_19' (7#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/fasixteen_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparesixteen_20' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/comparesixteen_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparesixteen_20' (8#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/comparesixteen_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'shiftersixteen_21' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/shiftersixteen_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shiftersixteen_21' (9#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/shiftersixteen_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolesixteen_22' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/boolesixteen_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolesixteen_22' (10#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/boolesixteen_22.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/alu_9.v:86]
INFO: [Synth 8-6155] done synthesizing module 'alu_9' (11#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/alu_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_cu_10' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_cu_10.v:7]
	Parameter GAME_NOT_STARTED_game_fsm bound to: 6'b000000 
	Parameter GAME_SET_LEVEL_0_game_fsm bound to: 6'b000001 
	Parameter GAME_SET_TIMER_60_game_fsm bound to: 6'b000010 
	Parameter GAME_WAIT_FOR_OPERAND1_game_fsm bound to: 6'b000011 
	Parameter GAME_SET_OPERAND1_game_fsm bound to: 6'b000100 
	Parameter GAME_WAIT_FOR_OPERAND2_game_fsm bound to: 6'b000101 
	Parameter GAME_SET_OPERAND2_game_fsm bound to: 6'b000110 
	Parameter GAME_COMPUTE_EXPECTED_ANS_game_fsm bound to: 6'b000111 
	Parameter GAME_COMPUTE_MODULO_ANS_game_fsm bound to: 6'b001000 
	Parameter GAME_MAIN_game_fsm bound to: 6'b001001 
	Parameter GAME_TIMER_DECREASE_game_fsm bound to: 6'b001010 
	Parameter GAME_TIMER_CHECK_game_fsm bound to: 6'b001011 
	Parameter GAME_TIMER_BRANCH_game_fsm bound to: 6'b001100 
	Parameter GAME_DIFFICULTY_CHECK_EASY_game_fsm bound to: 6'b001101 
	Parameter GAME_DIFFICULTY_CHECK_MEDIUM_game_fsm bound to: 6'b001110 
	Parameter GAME_DIFFICULTY_CHECK_HARD_game_fsm bound to: 6'b001111 
	Parameter GAME_DIRECTION_CHECK_game_fsm bound to: 6'b010000 
	Parameter GAME_DIRECTION_CHANGE_RIGHT_game_fsm bound to: 6'b010001 
	Parameter GAME_DIRECTION_CHANGE_LEFT_game_fsm bound to: 6'b010010 
	Parameter GAME_DIRECTION_SHIFT_LEFT_game_fsm bound to: 6'b010011 
	Parameter GAME_DIRECTION_SHIFT_RIGHT_game_fsm bound to: 6'b010100 
	Parameter GAME_DIRECTION_CHECK_0X1_game_fsm bound to: 6'b010101 
	Parameter GAME_DIRECTION_CHECK_0X200_game_fsm bound to: 6'b010110 
	Parameter GAME_ANSWER_CHECK_game_fsm bound to: 6'b010111 
	Parameter GAME_ANSWER_INCREASE_SCORE_game_fsm bound to: 6'b011000 
	Parameter GAME_ANSWER_DECREASE_SCORE_game_fsm bound to: 6'b011001 
	Parameter GAME_ANSWER_CHECK_MORE_99_game_fsm bound to: 6'b011010 
	Parameter GAME_ANSWER_SHOW_HUAT_game_fsm bound to: 6'b011011 
	Parameter GAME_ANSWER_CHECK_SCORE_30_game_fsm bound to: 6'b011100 
	Parameter GAME_ANSWER_CHANGE_HARD_DIFF_game_fsm bound to: 6'b011101 
	Parameter GAME_ANSWER_CHECK_SCORE_20_game_fsm bound to: 6'b011110 
	Parameter GAME_ANSWER_CHANGE_MED_DIFF_game_fsm bound to: 6'b011111 
	Parameter GAME_ANSWER_CHANGE_EASY_DIFF_game_fsm bound to: 6'b100000 
	Parameter GAME_OVER_game_fsm bound to: 6'b100001 
	Parameter GAME_OVER_TIMER_SET_game_fsm bound to: 6'b100010 
	Parameter GAME_OVER_TIMER_DECREASE_game_fsm bound to: 6'b100011 
	Parameter GAME_OVER_TIMER_CHECK_game_fsm bound to: 6'b100100 
	Parameter DEBUGGING_game_fsm bound to: 6'b100101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_cu_10.v:98]
INFO: [Synth 8-6155] done synthesizing module 'game_cu_10' (12#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_cu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_regfiles_11' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_regfiles_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_regfiles_11.v:118]
INFO: [Synth 8-226] default block is never used [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_regfiles_11.v:172]
INFO: [Synth 8-226] default block is never used [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_regfiles_11.v:226]
INFO: [Synth 8-6155] done synthesizing module 'game_regfiles_11' (13#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_regfiles_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'rngGenerator_12' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/rngGenerator_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/counter_14.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (14#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_23' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/pn_gen_23.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_23' (15#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/pn_gen_23.v:11]
INFO: [Synth 8-6155] done synthesizing module 'rngGenerator_12' (16#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/rngGenerator_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (17#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_15' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/counter_15.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11000 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 25'b0111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_15' (18#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/counter_15.v:14]
WARNING: [Synth 8-151] case item 3'b001 is unreachable [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_beta_5.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_beta_5.v:196]
INFO: [Synth 8-226] default block is never used [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_beta_5.v:241]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_beta_5.v:274]
INFO: [Synth 8-6155] done synthesizing module 'game_beta_5' (19#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/game_beta_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_6' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_16' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/counter_16.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_16' (20#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_17' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/seven_seg_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_17' (21#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/seven_seg_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_18' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/decoder_18.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_18' (22#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_6' (23#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (24#1) [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1013.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_cu_10'
WARNING: [Synth 8-327] inferring latch for variable 'z_reg' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/fasixteen_19.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'v_reg' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/fasixteen_19.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'n_reg' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/fasixteen_19.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.srcs/sources_1/imports/verilog/fasixteen_19.v:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
GAME_NOT_STARTED_game_fsm |                             0001 |                           000000
GAME_SET_LEVEL_0_game_fsm |                             0010 |                           000001
GAME_SET_TIMER_60_game_fsm |                             0100 |                           000010
      DEBUGGING_game_fsm |                             1000 |                           100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_cu_10'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'gameMachine/easy_timer' (counter_13) to 'gameMachine/timer'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 11    
	   4 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 3     
	  16 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP z2, operation Mode is: A*B.
DSP Report: operator z2 is absorbed into DSP z2.
DSP Report: Generating DSP out0, operation Mode is: A*B.
DSP Report: operator out0 is absorbed into DSP out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fasixteen_19 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fasixteen_19 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     5|
|4     |LUT2   |     5|
|5     |LUT3   |     3|
|6     |LUT4   |     9|
|7     |LUT5   |    19|
|8     |LUT6   |     1|
|9     |FDRE   |    44|
|10    |FDSE   |     5|
|11    |IBUF   |     4|
|12    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.078 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1013.078 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.078 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1013.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1013.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 17:40:24 2020...
[Tue Dec  1 17:40:27 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.527 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  1 17:40:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Dec  1 17:40:27 2020] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1012.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.793 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1012.793 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19ea62a21

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1236.063 ; gain = 223.270

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19ea62a21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1426.121 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19ea62a21

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1426.121 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 139b14a02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1426.121 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 139b14a02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1426.121 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 139b14a02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1426.121 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 139b14a02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1426.121 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1426.121 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 138f4ab98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1426.121 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 138f4ab98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1426.121 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 138f4ab98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.121 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.121 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 138f4ab98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.121 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1426.121 ; gain = 413.328
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1426.121 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.121 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 92f8d803

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1426.121 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1282f14e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.730 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17a00389e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.816 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17a00389e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.818 . Memory (MB): peak = 1426.121 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17a00389e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.821 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 171e5701c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.898 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.121 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1d65fbebd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1426.121 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 289c14d15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.121 ; gain = 0.000
Phase 2 Global Placement | Checksum: 289c14d15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2bec3af49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f7da2041

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b96c5011

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a0a893f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d21e8d3e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d21e8d3e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dade515f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.121 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1dade515f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.121 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1776e01e4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.456 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14ad6b363

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1436.016 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b0fd9dca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1436.016 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1776e01e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1436.016 ; gain = 9.895
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.456. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f6550372

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1436.016 ; gain = 9.895
Phase 4.1 Post Commit Optimization | Checksum: 1f6550372

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1436.016 ; gain = 9.895

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f6550372

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1436.016 ; gain = 9.895

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f6550372

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1436.016 ; gain = 9.895

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1436.016 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 27efbbc2b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1436.016 ; gain = 9.895
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27efbbc2b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1436.016 ; gain = 9.895
Ending Placer Task | Checksum: 193a882ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1436.016 ; gain = 9.895
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1436.094 ; gain = 0.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1436.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1436.094 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1466.430 ; gain = 17.914
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d2932216 ConstDB: 0 ShapeSum: c11560d8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b641b7e3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.820 ; gain = 82.383
Post Restoration Checksum: NetGraph: 66d4c234 NumContArr: 4f6cf5af Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b641b7e3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1562.828 ; gain = 82.391

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b641b7e3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1568.820 ; gain = 88.383

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b641b7e3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1568.820 ; gain = 88.383
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f4ab40ab

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.451  | TNS=0.000  | WHS=-0.051 | THS=-0.145 |

Phase 2 Router Initialization | Checksum: d16801d2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 100
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 100
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 247b479ab

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.517  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13ef9d4e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363
Phase 4 Rip-up And Reroute | Checksum: 13ef9d4e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13ef9d4e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13ef9d4e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363
Phase 5 Delay and Skew Optimization | Checksum: 13ef9d4e4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f172c656

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.517  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f172c656

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363
Phase 6 Post Hold Fix | Checksum: f172c656

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0359563 %
  Global Horizontal Routing Utilization  = 0.0359188 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b3027177

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1574.801 ; gain = 94.363

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b3027177

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1576.805 ; gain = 96.367

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 162113a42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1576.805 ; gain = 96.367

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.517  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 162113a42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1576.805 ; gain = 96.367
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1576.805 ; gain = 96.367

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1576.805 ; gain = 110.375
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1586.664 ; gain = 9.859
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/user/OneDrive/Term 4/Computation Structures/alchitry/compStrucGame1/work/vivado/compStrucGame1/compStrucGame1.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14897120 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2017.977 ; gain = 395.156
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 17:41:49 2020...
[Tue Dec  1 17:41:53 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:26 . Memory (MB): peak = 1013.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  1 17:41:53 2020...

Finished building project.
