Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 18:39:07 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0039        --    0.0485    0.0446    0.0466    0.0011        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0039        --    0.0485    0.0446        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0485 r    0.0485 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
                                                                        0.0485 r    0.0485 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
                                                                        0.0485 r    0.0485 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0484 r    0.0484 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0446 r    0.0446 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0446 r    0.0446 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0446 r    0.0446 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0446 r    0.0446 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0446 r    0.0446 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0485
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0066    0.0138    0.0141 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0066    0.0003    0.0144 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0061    0.0103    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0062    0.0004    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0079    0.0049    0.0109    0.0360 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0049    0.0002    0.0362 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0185    0.0044    0.0043    0.0405 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0044    0.0005    0.0410 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0092    0.0066    0.0476 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0093    0.0008    0.0485 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0485


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
Latency             : 0.0485
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0066    0.0138    0.0141 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0066    0.0003    0.0144 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0061    0.0103    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0062    0.0004    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0079    0.0049    0.0109    0.0360 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0049    0.0002    0.0362 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0185    0.0044    0.0043    0.0405 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0044    0.0005    0.0410 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0092    0.0066    0.0476 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0093    0.0008    0.0485 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0485


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
Latency             : 0.0485
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0066    0.0138    0.0141 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0066    0.0003    0.0144 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0061    0.0103    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0062    0.0004    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0079    0.0049    0.0109    0.0360 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0049    0.0002    0.0362 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0185    0.0044    0.0043    0.0405 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0044    0.0005    0.0410 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0092    0.0066    0.0476 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0094    0.0008    0.0485 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0485


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0066    0.0138    0.0141 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0066    0.0003    0.0144 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0061    0.0103    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0062    0.0004    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0079    0.0049    0.0109    0.0360 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0049    0.0002    0.0362 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0185    0.0044    0.0043    0.0405 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0044    0.0005    0.0410 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0092    0.0066    0.0476 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0093    0.0008    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0484
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0002    0.0002 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0066    0.0138    0.0141 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0066    0.0003    0.0144 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0061    0.0103    0.0247 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0062    0.0004    0.0250 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0079    0.0049    0.0109    0.0360 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0049    0.0002    0.0362 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0185    0.0044    0.0043    0.0405 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0044    0.0005    0.0410 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0287    0.0092    0.0066    0.0476 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0094    0.0008    0.0484 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0484


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0446
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0043    0.0134    0.0136 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0043    0.0001    0.0137 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0030    0.0081    0.0218 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0030    0.0000    0.0218 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0029    0.0063    0.0281 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0029    0.0000    0.0282 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0063    0.0052    0.0333 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0063    0.0003    0.0336 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0265    0.0155    0.0106    0.0442 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0156    0.0004    0.0446 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0446


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0446
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0043    0.0134    0.0136 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0043    0.0001    0.0137 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0030    0.0081    0.0218 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0030    0.0000    0.0218 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0029    0.0063    0.0281 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0029    0.0000    0.0282 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0063    0.0052    0.0333 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0063    0.0003    0.0336 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0265    0.0155    0.0106    0.0442 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0155    0.0004    0.0446 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0446


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0446
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0043    0.0134    0.0136 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0043    0.0001    0.0137 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0030    0.0081    0.0218 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0030    0.0000    0.0218 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0029    0.0063    0.0281 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0029    0.0000    0.0282 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0063    0.0052    0.0333 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0063    0.0003    0.0336 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0265    0.0155    0.0106    0.0442 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0156    0.0004    0.0446 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0446


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0446
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0043    0.0134    0.0136 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0043    0.0001    0.0137 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0030    0.0081    0.0218 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0030    0.0000    0.0218 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0029    0.0063    0.0281 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0029    0.0000    0.0282 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0063    0.0052    0.0333 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0063    0.0003    0.0336 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0265    0.0155    0.0106    0.0442 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0156    0.0004    0.0446 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0446


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0446
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0524    0.0000
  tck (in)                                          2      0.0075    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0018    0.0043    0.0134    0.0136 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0043    0.0001    0.0137 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0030    0.0081    0.0218 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0030    0.0000    0.0218 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0029    0.0063    0.0281 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0029    0.0000    0.0282 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0063    0.0052    0.0333 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0063    0.0003    0.0336 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0265    0.0155    0.0106    0.0442 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0156    0.0004    0.0446 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0446


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0123        --    0.0825    0.0702    0.0797    0.0038        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0123        --    0.0825    0.0702        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
                                                                        0.0825 r    0.0825 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
                                                                        0.0825 r    0.0825 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0825 r    0.0825 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0824 r    0.0824 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0824 r    0.0824 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0702 r    0.0702 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0702 r    0.0702 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0703 r    0.0703 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0703 r    0.0703 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0703 r    0.0703 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
Latency             : 0.0825
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0107    0.0200    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0112    0.0015    0.0226 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0104    0.0163    0.0389 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0113    0.0020    0.0409 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0080    0.0081    0.0180    0.0590 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0082    0.0012    0.0602 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0187    0.0073    0.0069    0.0671 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0084    0.0035    0.0706 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0272    0.0139    0.0083    0.0788 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0161    0.0036    0.0825 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0825


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
Latency             : 0.0825
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0107    0.0200    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0112    0.0015    0.0226 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0104    0.0163    0.0389 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0113    0.0020    0.0409 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0080    0.0081    0.0180    0.0590 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0082    0.0012    0.0602 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0187    0.0073    0.0069    0.0671 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0084    0.0035    0.0706 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0272    0.0139    0.0083    0.0788 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0161    0.0036    0.0825 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0825


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0825
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0107    0.0200    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0112    0.0015    0.0226 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0104    0.0163    0.0389 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0113    0.0020    0.0409 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0080    0.0081    0.0180    0.0590 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0082    0.0012    0.0602 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0187    0.0073    0.0069    0.0671 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0084    0.0035    0.0706 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0272    0.0139    0.0083    0.0788 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0161    0.0036    0.0825 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0825


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0824
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0107    0.0200    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0112    0.0015    0.0226 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0104    0.0163    0.0389 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0113    0.0020    0.0409 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0080    0.0081    0.0180    0.0590 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0082    0.0012    0.0602 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0187    0.0073    0.0069    0.0671 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0084    0.0035    0.0706 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0272    0.0139    0.0083    0.0788 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0161    0.0036    0.0824 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0824


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0824
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0301    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0107    0.0200    0.0211 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0112    0.0015    0.0226 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0104    0.0163    0.0389 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0113    0.0020    0.0409 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0080    0.0081    0.0180    0.0590 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0082    0.0012    0.0602 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0187    0.0073    0.0069    0.0671 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0084    0.0035    0.0706 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0272    0.0139    0.0083    0.0788 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0161    0.0035    0.0824 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0824


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0702
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0301    0.0009    0.0009 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0064    0.0195    0.0204 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0064    0.0005    0.0208 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0129    0.0338 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0050    0.0001    0.0339 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0101    0.0440 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0442 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0106    0.0085    0.0527 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0014    0.0541 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0251    0.0233    0.0138    0.0679 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0244    0.0022    0.0702 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0702


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0702
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0301    0.0009    0.0009 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0064    0.0195    0.0204 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0064    0.0005    0.0208 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0129    0.0338 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0050    0.0001    0.0339 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0101    0.0440 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0442 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0106    0.0085    0.0527 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0014    0.0541 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0251    0.0233    0.0138    0.0679 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0244    0.0023    0.0702 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0702


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0703
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0301    0.0009    0.0009 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0064    0.0195    0.0204 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0064    0.0005    0.0208 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0129    0.0338 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0050    0.0001    0.0339 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0101    0.0440 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0442 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0106    0.0085    0.0527 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0014    0.0541 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0251    0.0233    0.0138    0.0679 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0245    0.0024    0.0703 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0703


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0703
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0301    0.0009    0.0009 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0064    0.0195    0.0204 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0064    0.0005    0.0208 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0129    0.0338 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0050    0.0001    0.0339 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0101    0.0440 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0442 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0106    0.0085    0.0527 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0014    0.0541 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0251    0.0233    0.0138    0.0679 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0244    0.0024    0.0703 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0703


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0703
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0859    0.0000
  tck (in)                                          2      0.0072    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0301    0.0009    0.0009 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0064    0.0195    0.0204 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0064    0.0005    0.0208 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0129    0.0338 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0050    0.0001    0.0339 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0047    0.0101    0.0440 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0047    0.0001    0.0442 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0056    0.0106    0.0085    0.0527 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0014    0.0541 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0251    0.0233    0.0138    0.0679 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0245    0.0024    0.0703 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0703


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0070        --    0.0641    0.0571    0.0618    0.0021        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0070        --    0.0641    0.0571        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
                                                                        0.0641 r    0.0641 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
                                                                        0.0641 r    0.0641 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0641 r    0.0641 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0641 r    0.0641 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0640 r    0.0640 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0571 r    0.0571 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0572 r    0.0572 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0572 r    0.0572 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0572 r    0.0572 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0573 r    0.0573 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP
Latency             : 0.0641
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0087    0.0169    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0009    0.0183 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0083    0.0131    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0087    0.0011    0.0325 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0080    0.0065    0.0142    0.0467 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0065    0.0006    0.0474 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0188    0.0060    0.0056    0.0529 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0018    0.0548 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0279    0.0115    0.0073    0.0620 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0123    0.0021    0.0641 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0641


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP
Latency             : 0.0641
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0087    0.0169    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0009    0.0183 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0083    0.0131    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0087    0.0011    0.0325 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0080    0.0065    0.0142    0.0467 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0065    0.0006    0.0474 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0188    0.0060    0.0056    0.0529 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0018    0.0548 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0279    0.0115    0.0073    0.0620 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_4_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0123    0.0021    0.0641 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0641


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0641
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0087    0.0169    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0009    0.0183 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0083    0.0131    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0087    0.0011    0.0325 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0080    0.0065    0.0142    0.0467 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0065    0.0006    0.0474 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0188    0.0060    0.0056    0.0529 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0018    0.0548 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0279    0.0115    0.0073    0.0620 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0123    0.0020    0.0641 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0641


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0641
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0087    0.0169    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0009    0.0183 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0083    0.0131    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0087    0.0011    0.0325 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0080    0.0065    0.0142    0.0467 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0065    0.0006    0.0474 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0188    0.0060    0.0056    0.0529 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0018    0.0548 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0279    0.0115    0.0073    0.0620 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0122    0.0020    0.0641 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0641


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0640
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0005    0.0005 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0076    0.0087    0.0169    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0089    0.0009    0.0183 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0081    0.0083    0.0131    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)
                                                                     0.0087    0.0011    0.0325 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    1      0.0080    0.0065    0.0142    0.0467 r
  ctstcts_inv_796960/I (DCCKND12BWP16P90CPDULVT)                     0.0065    0.0006    0.0474 r
  ctstcts_inv_796960/ZN (DCCKND12BWP16P90CPDULVT)
                                                    3      0.0188    0.0060    0.0056    0.0529 f
  ctstcts_inv_791955/I (DCCKND8BWP16P90CPDULVT)                      0.0063    0.0018    0.0548 f
  ctstcts_inv_791955/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0279    0.0115    0.0073    0.0620 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0123    0.0020    0.0640 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0640


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0571
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0005 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0055    0.0166    0.0171 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0055    0.0003    0.0173 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0041    0.0105    0.0279 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0041    0.0001    0.0279 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0038    0.0082    0.0361 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0038    0.0001    0.0362 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0088    0.0070    0.0432 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0088    0.0008    0.0440 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0257    0.0192    0.0120    0.0560 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0196    0.0011    0.0571 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0571


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0572
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0005 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0055    0.0166    0.0171 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0055    0.0003    0.0173 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0041    0.0105    0.0279 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0041    0.0001    0.0279 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0038    0.0082    0.0361 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0038    0.0001    0.0362 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0088    0.0070    0.0432 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0088    0.0008    0.0440 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0257    0.0192    0.0120    0.0560 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0196    0.0012    0.0572 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0572


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0572
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0005 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0055    0.0166    0.0171 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0055    0.0003    0.0173 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0041    0.0105    0.0279 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0041    0.0001    0.0279 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0038    0.0082    0.0361 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0038    0.0001    0.0362 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0088    0.0070    0.0432 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0088    0.0008    0.0440 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0257    0.0192    0.0120    0.0560 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0197    0.0012    0.0572 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0572


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0572
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0005 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0055    0.0166    0.0171 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0055    0.0003    0.0173 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0041    0.0105    0.0279 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0041    0.0001    0.0279 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0038    0.0082    0.0361 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0038    0.0001    0.0362 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0088    0.0070    0.0432 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0088    0.0008    0.0440 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0257    0.0192    0.0120    0.0560 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0197    0.0012    0.0572 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0572


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0573
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0658    0.0000
  tck (in)                                          2      0.0073    0.0300    0.0000    0.0000 r
  ctstcto_buf_1175/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0005    0.0005 r
  ctstcto_buf_1175/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0017    0.0055    0.0166    0.0171 r
  ctstcto_buf_1173/I (DCCKBD4BWP16P90CPDULVT)                        0.0055    0.0003    0.0173 r
  ctstcto_buf_1173/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0041    0.0105    0.0279 r
  ctstcto_buf_1127/I (CKBD2BWP16P90CPDULVT)                          0.0041    0.0001    0.0279 r
  ctstcto_buf_1127/Z (CKBD2BWP16P90CPDULVT)         1      0.0014    0.0038    0.0082    0.0361 r
  ctstcts_inv_8511015/I (CKND2BWP16P90CPDULVT)                       0.0038    0.0001    0.0362 r
  ctstcts_inv_8511015/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0088    0.0070    0.0432 f
  ctstcts_inv_8471011/I (DCCKND4BWP16P90CPDULVT)                     0.0088    0.0008    0.0440 f
  ctstcts_inv_8471011/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0257    0.0192    0.0120    0.0560 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0196    0.0013    0.0573 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0573


1
