#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 26 19:34:07 2018
# Process ID: 9072
# Current directory: A:/heap/Analysis_code/FPGA code/fpga_microblaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4784 A:\heap\Analysis_code\FPGA code\fpga_microblaze\fpga_microblaze.xpr
# Log file: A:/heap/Analysis_code/FPGA code/fpga_microblaze/vivado.log
# Journal file: A:/heap/Analysis_code/FPGA code/fpga_microblaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.xpr}
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'mb_test_clk_wiz_0_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mb_test_proc_sys_reset_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mb_test_ilmb_bram_if_cntlr_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mb_test_mdm_1_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mb_test_axi_uartlite_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mb_test_lmb_bram_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mb_test_dlmb_bram_if_cntlr_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mb_test_ilmb_v10_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mb_test_microblaze_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mb_test_dlmb_v10_0_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'mb_test_proc_sys_reset_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_proc_sys_reset_0_0/mb_test_proc_sys_reset_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_proc_sys_reset_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_proc_sys_reset_0_0/mb_test_proc_sys_reset_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_proc_sys_reset_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_proc_sys_reset_0_0/mb_test_proc_sys_reset_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_proc_sys_reset_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_proc_sys_reset_0_0/mb_test_proc_sys_reset_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_proc_sys_reset_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_proc_sys_reset_0_0/mb_test_proc_sys_reset_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_clk_wiz_0_1' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_clk_wiz_0_1/mb_test_clk_wiz_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_clk_wiz_0_1' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_clk_wiz_0_1/mb_test_clk_wiz_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_clk_wiz_0_1' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_clk_wiz_0_1/mb_test_clk_wiz_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_clk_wiz_0_1' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_clk_wiz_0_1/mb_test_clk_wiz_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_clk_wiz_0_1' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_clk_wiz_0_1/mb_test_clk_wiz_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_microblaze_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_microblaze_0_0/mb_test_microblaze_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_microblaze_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_microblaze_0_0/mb_test_microblaze_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_microblaze_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_microblaze_0_0/mb_test_microblaze_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_microblaze_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_microblaze_0_0/mb_test_microblaze_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_microblaze_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_microblaze_0_0/mb_test_microblaze_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_dlmb_v10_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_dlmb_v10_0/mb_test_dlmb_v10_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_dlmb_v10_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_dlmb_v10_0/mb_test_dlmb_v10_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_dlmb_v10_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_dlmb_v10_0/mb_test_dlmb_v10_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_dlmb_v10_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_dlmb_v10_0/mb_test_dlmb_v10_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_dlmb_v10_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_dlmb_v10_0/mb_test_dlmb_v10_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_ilmb_v10_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_ilmb_v10_0/mb_test_ilmb_v10_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_ilmb_v10_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_ilmb_v10_0/mb_test_ilmb_v10_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_ilmb_v10_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_ilmb_v10_0/mb_test_ilmb_v10_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_ilmb_v10_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_ilmb_v10_0/mb_test_ilmb_v10_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_ilmb_v10_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_ilmb_v10_0/mb_test_ilmb_v10_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_dlmb_bram_if_cntlr_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_dlmb_bram_if_cntlr_0/mb_test_dlmb_bram_if_cntlr_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_dlmb_bram_if_cntlr_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_dlmb_bram_if_cntlr_0/mb_test_dlmb_bram_if_cntlr_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_dlmb_bram_if_cntlr_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_dlmb_bram_if_cntlr_0/mb_test_dlmb_bram_if_cntlr_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_dlmb_bram_if_cntlr_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_dlmb_bram_if_cntlr_0/mb_test_dlmb_bram_if_cntlr_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_dlmb_bram_if_cntlr_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_dlmb_bram_if_cntlr_0/mb_test_dlmb_bram_if_cntlr_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_ilmb_bram_if_cntlr_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_ilmb_bram_if_cntlr_0/mb_test_ilmb_bram_if_cntlr_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_ilmb_bram_if_cntlr_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_ilmb_bram_if_cntlr_0/mb_test_ilmb_bram_if_cntlr_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_ilmb_bram_if_cntlr_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_ilmb_bram_if_cntlr_0/mb_test_ilmb_bram_if_cntlr_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_ilmb_bram_if_cntlr_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_ilmb_bram_if_cntlr_0/mb_test_ilmb_bram_if_cntlr_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_ilmb_bram_if_cntlr_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_ilmb_bram_if_cntlr_0/mb_test_ilmb_bram_if_cntlr_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_lmb_bram_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_lmb_bram_0/mb_test_lmb_bram_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_lmb_bram_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_lmb_bram_0/mb_test_lmb_bram_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_lmb_bram_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_lmb_bram_0/mb_test_lmb_bram_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_lmb_bram_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_lmb_bram_0/mb_test_lmb_bram_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_lmb_bram_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_lmb_bram_0/mb_test_lmb_bram_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_mdm_1_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_mdm_1_0/mb_test_mdm_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_mdm_1_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_mdm_1_0/mb_test_mdm_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_mdm_1_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_mdm_1_0/mb_test_mdm_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_mdm_1_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_mdm_1_0/mb_test_mdm_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_mdm_1_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_mdm_1_0/mb_test_mdm_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_axi_uartlite_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_axi_uartlite_0_0/mb_test_axi_uartlite_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_axi_uartlite_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_axi_uartlite_0_0/mb_test_axi_uartlite_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_axi_uartlite_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_axi_uartlite_0_0/mb_test_axi_uartlite_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_axi_uartlite_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_axi_uartlite_0_0/mb_test_axi_uartlite_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mb_test_axi_uartlite_0_0' generated file not found 'a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_axi_uartlite_0_0/mb_test_axi_uartlite_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 804.324 ; gain = 128.547
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Dec 26 19:34:42 2018] Launched mb_test_clk_wiz_0_1_synth_1, mb_test_proc_sys_reset_0_0_synth_1, mb_test_ilmb_bram_if_cntlr_0_synth_1, mb_test_mdm_1_0_synth_1, mb_test_axi_uartlite_0_0_synth_1, mb_test_lmb_bram_0_synth_1, mb_test_dlmb_bram_if_cntlr_0_synth_1, mb_test_ilmb_v10_0_synth_1, mb_test_microblaze_0_0_synth_1, mb_test_dlmb_v10_0_synth_1, synth_1...
Run output will be captured here:
mb_test_clk_wiz_0_1_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_clk_wiz_0_1_synth_1/runme.log
mb_test_proc_sys_reset_0_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_proc_sys_reset_0_0_synth_1/runme.log
mb_test_ilmb_bram_if_cntlr_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_ilmb_bram_if_cntlr_0_synth_1/runme.log
mb_test_mdm_1_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_mdm_1_0_synth_1/runme.log
mb_test_axi_uartlite_0_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_axi_uartlite_0_0_synth_1/runme.log
mb_test_lmb_bram_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_lmb_bram_0_synth_1/runme.log
mb_test_dlmb_bram_if_cntlr_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_dlmb_bram_if_cntlr_0_synth_1/runme.log
mb_test_ilmb_v10_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_ilmb_v10_0_synth_1/runme.log
mb_test_microblaze_0_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_microblaze_0_0_synth_1/runme.log
mb_test_dlmb_v10_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_dlmb_v10_0_synth_1/runme.log
synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/synth_1/runme.log
[Wed Dec 26 19:34:43 2018] Launched impl_1...
Run output will be captured here: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/impl_1/runme.log
reset_run mb_test_clk_wiz_0_1_synth_1
reset_run mb_test_proc_sys_reset_0_0_synth_1
reset_run mb_test_ilmb_bram_if_cntlr_0_synth_1
reset_run mb_test_mdm_1_0_synth_1
reset_run mb_test_axi_uartlite_0_0_synth_1
reset_run mb_test_lmb_bram_0_synth_1
reset_run mb_test_dlmb_bram_if_cntlr_0_synth_1
reset_run mb_test_ilmb_v10_0_synth_1
reset_run mb_test_microblaze_0_0_synth_1
reset_run mb_test_dlmb_v10_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Dec 26 19:36:32 2018] Launched mb_test_clk_wiz_0_1_synth_1, mb_test_proc_sys_reset_0_0_synth_1, mb_test_ilmb_bram_if_cntlr_0_synth_1, mb_test_mdm_1_0_synth_1, mb_test_axi_uartlite_0_0_synth_1, mb_test_lmb_bram_0_synth_1, mb_test_dlmb_bram_if_cntlr_0_synth_1, mb_test_ilmb_v10_0_synth_1, mb_test_microblaze_0_0_synth_1, mb_test_dlmb_v10_0_synth_1...
Run output will be captured here:
mb_test_clk_wiz_0_1_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_clk_wiz_0_1_synth_1/runme.log
mb_test_proc_sys_reset_0_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_proc_sys_reset_0_0_synth_1/runme.log
mb_test_ilmb_bram_if_cntlr_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_ilmb_bram_if_cntlr_0_synth_1/runme.log
mb_test_mdm_1_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_mdm_1_0_synth_1/runme.log
mb_test_axi_uartlite_0_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_axi_uartlite_0_0_synth_1/runme.log
mb_test_lmb_bram_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_lmb_bram_0_synth_1/runme.log
mb_test_dlmb_bram_if_cntlr_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_dlmb_bram_if_cntlr_0_synth_1/runme.log
mb_test_ilmb_v10_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_ilmb_v10_0_synth_1/runme.log
mb_test_microblaze_0_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_microblaze_0_0_synth_1/runme.log
mb_test_dlmb_v10_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_dlmb_v10_0_synth_1/runme.log
[Wed Dec 26 19:36:33 2018] Launched synth_1...
Run output will be captured here: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Dec 26 19:36:55 2018] Launched mb_test_clk_wiz_0_1_synth_1, mb_test_proc_sys_reset_0_0_synth_1, mb_test_ilmb_bram_if_cntlr_0_synth_1, mb_test_mdm_1_0_synth_1, mb_test_axi_uartlite_0_0_synth_1, mb_test_lmb_bram_0_synth_1, mb_test_dlmb_bram_if_cntlr_0_synth_1, mb_test_ilmb_v10_0_synth_1, mb_test_microblaze_0_0_synth_1, mb_test_dlmb_v10_0_synth_1, synth_1...
Run output will be captured here:
mb_test_clk_wiz_0_1_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_clk_wiz_0_1_synth_1/runme.log
mb_test_proc_sys_reset_0_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_proc_sys_reset_0_0_synth_1/runme.log
mb_test_ilmb_bram_if_cntlr_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_ilmb_bram_if_cntlr_0_synth_1/runme.log
mb_test_mdm_1_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_mdm_1_0_synth_1/runme.log
mb_test_axi_uartlite_0_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_axi_uartlite_0_0_synth_1/runme.log
mb_test_lmb_bram_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_lmb_bram_0_synth_1/runme.log
mb_test_dlmb_bram_if_cntlr_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_dlmb_bram_if_cntlr_0_synth_1/runme.log
mb_test_ilmb_v10_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_ilmb_v10_0_synth_1/runme.log
mb_test_microblaze_0_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_microblaze_0_0_synth_1/runme.log
mb_test_dlmb_v10_0_synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/mb_test_dlmb_v10_0_synth_1/runme.log
synth_1: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/synth_1/runme.log
[Wed Dec 26 19:36:56 2018] Launched impl_1...
Run output will be captured here: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 935.531 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1641.051 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1641.051 ; gain = 0.000
Generating merged BMM file for the design top 'mb_test_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: a:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.srcs/sources_1/bd/mb_test/ip/mb_test_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1641.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1801.375 ; gain = 865.844
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Dec 26 19:45:17 2018] Launched impl_1...
Run output will be captured here: A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352A6C222A
set_property PROGRAM.FILE {A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/impl_1/mb_test_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {A:/heap/Analysis_code/FPGA code/fpga_microblaze/fpga_microblaze.runs/impl_1/mb_test_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 26 20:40:17 2018...
