// Seed: 4206429107
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output tri id_3
    , id_25,
    output tri id_4,
    input supply0 id_5,
    output wire id_6
    , id_26,
    input tri1 id_7,
    output tri id_8,
    output wand id_9,
    output supply0 id_10,
    output wand id_11,
    input wor id_12,
    input wire id_13,
    input wire id_14,
    output wire id_15,
    input tri0 id_16,
    input uwire id_17,
    output uwire id_18,
    output uwire id_19,
    input wor id_20#(
        .id_27(id_27),
        .id_28(id_28),
        .id_29(1),
        .id_30(1),
        .id_31(id_31),
        .id_32((id_27))
    ),
    output wor id_21,
    input uwire id_22,
    output uwire id_23
);
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wand id_3
);
  wire id_5;
  module_0(
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_3,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1
  );
endmodule
