{
  "Top": "FIR_Cascade_v2",
  "RtlTop": "FIR_Cascade_v2",
  "RtlPrefix": "",
  "RtlSubPrefix": "FIR_Cascade_v2_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=FIR_Cascade_v2",
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "FIR_Cascade_v2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "8 ~ 25",
    "Latency": "7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FIR_Cascade_v2",
    "Version": "1.0",
    "DisplayName": "FIR_Cascade_v2",
    "Revision": "2114361416",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_FIR_Cascade_v2_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_multirate_cascade_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_multirate_cascade.res",
      "..\/..\/..\/..\/Matlab\/TS_HLS_multirate_cascade.dat"
    ],
    "Vhdl": [
      "impl\/vhdl\/FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_FIR_filter.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_FIR_filter_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_FIR_filter_2.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_FIR_filter_transposed.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_6ns_22_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_7ns_23_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_7s_23_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_8ns_23_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_8ns_24_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_8s_24_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_9ns_25_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_9s_25_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_10ns_26_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_10s_26_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_11ns_27_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_11s_27_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_12ns_28_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_12s_28_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_13ns_29_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_13s_29_1_0.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_14s_30_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_15ns_31_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_mul_16s_16ns_32_1_1.vhd",
      "impl\/vhdl\/FIR_Cascade_v2_regslice_both.vhd",
      "impl\/vhdl\/FIR_Cascade_v2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0.v",
      "impl\/verilog\/FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0.v",
      "impl\/verilog\/FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0.v",
      "impl\/verilog\/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0.v",
      "impl\/verilog\/FIR_Cascade_v2_FIR_filter.v",
      "impl\/verilog\/FIR_Cascade_v2_FIR_filter_1.v",
      "impl\/verilog\/FIR_Cascade_v2_FIR_filter_2.v",
      "impl\/verilog\/FIR_Cascade_v2_FIR_filter_transposed.v",
      "impl\/verilog\/FIR_Cascade_v2_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/FIR_Cascade_v2_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0.v",
      "impl\/verilog\/FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0.v",
      "impl\/verilog\/FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_6ns_22_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_7ns_23_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_7s_23_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_8ns_23_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_8ns_24_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_8s_24_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_9ns_25_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_9s_25_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_10ns_26_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_10s_26_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_11ns_27_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_11s_27_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_12ns_28_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_12s_28_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_13ns_29_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_13s_29_1_0.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_14s_30_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_15ns_31_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_mul_16s_16ns_32_1_1.v",
      "impl\/verilog\/FIR_Cascade_v2_regslice_both.v",
      "impl\/verilog\/FIR_Cascade_v2.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/FIR_Cascade_v2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FIR_Cascade_v2",
      "BindInstances": "add_ln28_fu_812_p2 add_ln32_fu_907_p2",
      "Instances": [
        {
          "ModuleName": "FIR_filter",
          "InstanceName": "grp_FIR_filter_fu_405",
          "BindInstances": "mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3 mul_16s_13s_29_1_0_U1 mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3"
        },
        {
          "ModuleName": "FIR_filter",
          "InstanceName": "grp_FIR_filter_fu_419",
          "BindInstances": "mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3 mul_16s_13s_29_1_0_U1 mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3"
        },
        {
          "ModuleName": "FIR_filter_2",
          "InstanceName": "grp_FIR_filter_2_fu_430",
          "BindInstances": "am_addmul_16s_16s_15ns_32_4_0_U12 am_addmul_16s_16s_15ns_32_4_0_U12 am_addmul_16s_16s_15ns_32_4_0_U12 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14"
        },
        {
          "ModuleName": "FIR_filter_1",
          "InstanceName": "grp_FIR_filter_1_fu_440",
          "BindInstances": "mac_muladd_16s_16ns_26s_32_4_0_U90 ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 tmp2_fu_86_p2 tmp3_fu_116_p2 mac_muladd_16s_16ns_26s_32_4_0_U90 ama_addmuladd_16s_16s_10s_32s_32_4_0_U91"
        },
        {
          "ModuleName": "FIR_filter_transposed",
          "InstanceName": "ref_tmp_FIR_filter_transposed_fu_449",
          "BindInstances": "mul_16s_8ns_23_1_1_U24 add_ln83_fu_466_p2 sub_ln86_fu_510_p2 add_ln86_fu_520_p2 mul_16s_7ns_23_1_1_U25 sub_ln86_1_fu_556_p2 sub_ln86_2_fu_582_p2 mul_16s_8s_24_1_1_U26 mul_16s_7ns_23_1_1_U27 mul_16s_8ns_24_1_1_U28 mul_16s_8ns_24_1_1_U29 add_ln86_122_fu_704_p2 sub_ln86_5_fu_730_p2 mul_16s_8s_24_1_1_U30 mul_16s_9ns_25_1_1_U31 mul_16s_9s_25_1_1_U32 mul_16s_7s_23_1_1_U33 mul_16s_9ns_25_1_1_U34 mul_16s_6ns_22_1_1_U35 mul_16s_9s_25_1_1_U36 add_ln86_123_fu_822_p2 mul_16s_7s_23_1_1_U37 mul_16s_10s_26_1_1_U38 mul_16s_8ns_24_1_1_U39 mul_16s_10ns_26_1_1_U40 mul_16s_10s_26_1_1_U41 mul_16s_9ns_25_1_1_U42 mul_16s_10ns_26_1_1_U43 mul_16s_10s_26_1_1_U44 mul_16s_10s_26_1_1_U45 mul_16s_10ns_26_1_1_U46 mul_16s_10ns_26_1_1_U47 mul_16s_10s_26_1_1_U48 mul_16s_10s_26_1_1_U49 mul_16s_11ns_27_1_1_U50 mul_16s_11s_27_1_1_U51 mul_16s_10s_26_1_1_U52 mul_16s_11ns_27_1_1_U53 mul_16s_10ns_26_1_1_U54 mul_16s_11s_27_1_1_U55 mul_16s_9s_25_1_1_U56 mul_16s_12ns_28_1_1_U57 mul_16s_8ns_24_1_1_U58 mul_16s_12s_28_1_1_U59 sub_ln86_8_fu_1102_p2 mul_16s_12ns_28_1_1_U60 mul_16s_9s_25_1_1_U61 mul_16s_12s_28_1_1_U62 add_ln86_124_fu_1158_p2 mul_16s_13ns_29_1_1_U63 mul_16s_11s_27_1_1_U64 mul_16s_13s_29_1_0_U65 mul_16s_12ns_28_1_1_U66 sub_ln86_9_fu_1224_p2 mul_16s_13s_29_1_0_U67 mul_16s_14s_30_1_1_U68 mul_16s_15ns_31_1_1_U69 mul_16s_16ns_32_1_1_U70 add_ln86_1_fu_1274_p2 add_ln86_2_fu_1284_p2 add_ln86_3_fu_1294_p2 add_ln86_4_fu_1304_p2 add_ln86_5_fu_1314_p2 add_ln86_6_fu_1324_p2 add_ln86_7_fu_1334_p2 add_ln86_8_fu_1344_p2 add_ln86_9_fu_1354_p2 add_ln86_10_fu_1364_p2 add_ln86_11_fu_1374_p2 add_ln86_12_fu_1384_p2 add_ln86_13_fu_1394_p2 add_ln86_14_fu_1404_p2 add_ln86_15_fu_1414_p2 add_ln86_16_fu_1424_p2 add_ln86_17_fu_1434_p2 add_ln86_18_fu_1444_p2 add_ln86_19_fu_1454_p2 add_ln86_20_fu_1464_p2 add_ln86_21_fu_1474_p2 add_ln86_22_fu_1484_p2 add_ln86_23_fu_1494_p2 add_ln86_24_fu_1504_p2 add_ln86_25_fu_1514_p2 add_ln86_26_fu_1524_p2 add_ln86_27_fu_1534_p2 add_ln86_28_fu_1544_p2 add_ln86_29_fu_1554_p2 add_ln86_30_fu_1564_p2 add_ln86_31_fu_1574_p2 add_ln86_32_fu_1584_p2 add_ln86_33_fu_1594_p2 add_ln86_34_fu_1604_p2 add_ln86_35_fu_1614_p2 add_ln86_36_fu_1624_p2 add_ln86_37_fu_1634_p2 add_ln86_38_fu_1644_p2 add_ln86_39_fu_1654_p2 add_ln86_40_fu_1664_p2 add_ln86_41_fu_1674_p2 add_ln86_42_fu_1684_p2 add_ln86_43_fu_1694_p2 add_ln86_44_fu_1704_p2 add_ln86_45_fu_1714_p2 add_ln86_46_fu_1724_p2 add_ln86_47_fu_1734_p2 add_ln86_48_fu_1744_p2 add_ln86_49_fu_1754_p2 add_ln86_50_fu_1764_p2 add_ln86_51_fu_1774_p2 add_ln86_52_fu_1784_p2 add_ln86_53_fu_1794_p2 add_ln86_54_fu_1804_p2 add_ln86_55_fu_1814_p2 add_ln86_56_fu_1824_p2 add_ln86_57_fu_1834_p2 add_ln86_58_fu_1844_p2 add_ln86_59_fu_1854_p2 add_ln86_60_fu_1864_p2 add_ln86_61_fu_1874_p2 add_ln86_62_fu_1884_p2 add_ln86_63_fu_1894_p2 add_ln86_64_fu_1904_p2 add_ln86_65_fu_1914_p2 add_ln86_66_fu_1924_p2 add_ln86_67_fu_1934_p2 add_ln86_68_fu_1944_p2 add_ln86_69_fu_1954_p2 add_ln86_70_fu_1964_p2 add_ln86_71_fu_1974_p2 add_ln86_72_fu_1984_p2 add_ln86_73_fu_1994_p2 add_ln86_74_fu_2004_p2 add_ln86_75_fu_2014_p2 add_ln86_76_fu_2024_p2 add_ln86_77_fu_2034_p2 add_ln86_78_fu_2044_p2 add_ln86_79_fu_2054_p2 add_ln86_80_fu_2064_p2 add_ln86_81_fu_2074_p2 add_ln86_82_fu_2084_p2 add_ln86_83_fu_2094_p2 add_ln86_84_fu_2104_p2 add_ln86_85_fu_2114_p2 add_ln86_86_fu_2124_p2 add_ln86_87_fu_2134_p2 add_ln86_88_fu_2144_p2 add_ln86_89_fu_2154_p2 add_ln86_90_fu_2164_p2 add_ln86_91_fu_2174_p2 add_ln86_92_fu_2184_p2 add_ln86_93_fu_2194_p2 add_ln86_94_fu_2204_p2 add_ln86_95_fu_2214_p2 add_ln86_96_fu_2224_p2 add_ln86_97_fu_2234_p2 add_ln86_98_fu_2244_p2 add_ln86_99_fu_2254_p2 add_ln86_100_fu_2264_p2 add_ln86_101_fu_2274_p2 add_ln86_102_fu_2284_p2 add_ln86_103_fu_2294_p2 add_ln86_104_fu_2304_p2 add_ln86_105_fu_2314_p2 add_ln86_106_fu_2324_p2 add_ln86_107_fu_2334_p2 add_ln86_108_fu_2344_p2 add_ln86_109_fu_2354_p2 add_ln86_110_fu_2364_p2 add_ln86_111_fu_2378_p2 add_ln86_112_fu_2392_p2 add_ln86_113_fu_2406_p2 add_ln86_114_fu_2420_p2 add_ln86_115_fu_2434_p2 add_ln86_116_fu_2444_p2 add_ln86_117_fu_2458_p2 add_ln86_118_fu_2468_p2 add_ln86_119_fu_2482_p2 add_ln86_120_fu_2492_p2 add_ln86_121_fu_2506_p2"
        }
      ]
    },
    "Info": {
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_filter_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_filter_transposed": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "FIR_filter_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_Cascade_v2": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.025"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "341",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "111",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_filter_2": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.392"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "609",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "244",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_filter_transposed": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.396"
        },
        "Area": {
          "DSP": "47",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "3882",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "5370",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_filter_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.692"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "513",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "255",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_Cascade_v2": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "16",
          "LatencyWorst": "24",
          "PipelineIIMin": "8",
          "PipelineIIMax": "25",
          "PipelineII": "8 ~ 25",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.788"
        },
        "Area": {
          "DSP": "58",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "4",
          "FF": "6247",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "6636",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-23 22:56:36 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
