// Seed: 3950956477
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  initial assume (1);
  always @(id_3) begin
    reg id_5, id_6;
    repeat (id_6) @(posedge 1'b0);
    id_5 = id_5;
    deassign id_6;
    id_1 <= 1;
    id_5 <= ~id_5;
    $display;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0(
      id_5, id_4, id_4, id_4
  );
  tri0 id_6;
  assign id_5 = id_3;
  always @(posedge 1 - 1)
    if (1) begin
      deassign id_5;
    end else id_3 <= id_2 ==? id_6;
endmodule
