<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: PLLTS16FFCFRACF_qpmp_analog_core</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_PLLTS16FFCFRACF_qpmp_analog_core'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_PLLTS16FFCFRACF_qpmp_analog_core')">PLLTS16FFCFRACF_qpmp_analog_core</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s0 cl rt">  9.30</td>
<td class="s2 cl rt"><a href="mod2450.html#Line" > 26.47</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2450.html#Toggle" >  1.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2450.html#Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/PLLTS16FFCFRACF/verilog/PLLTS16FFCFRACF_library.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/PLLTS16FFCFRACF/verilog/PLLTS16FFCFRACF_library.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2450.html#inst_tag_210729"  onclick="showContent('inst_tag_210729')">config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xqpmp.Xqpanalog.Xqpmp</a></td>
<td class="s0 cl rt">  9.30</td>
<td class="s2 cl rt"><a href="mod2450.html#Line" > 26.47</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2450.html#Toggle" >  1.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2450.html#Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_PLLTS16FFCFRACF_qpmp_analog_core'>
<hr>
<a name="inst_tag_210729"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_210729" >config_ss_tb.DUT.config_ss.pll_u.XPLLTS16FFCFRACF_CORE.Xpllcore.Xqpmp.Xqpanalog.Xqpmp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s0 cl rt">  9.30</td>
<td class="s2 cl rt"><a href="mod2450.html#Line" > 26.47</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2450.html#Toggle" >  1.43</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2450.html#Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s0 cl rt">  9.30</td>
<td class="s2 cl rt"> 26.47</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.43</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2253.html#inst_tag_191695" >Xqpanalog</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_PLLTS16FFCFRACF_qpmp_analog_core'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2450.html" >PLLTS16FFCFRACF_qpmp_analog_core</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>34</td><td>9</td><td>26.47</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>9134</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>9138</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>9143</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">INITIAL</td><td>9155</td><td>29</td><td>6</td><td>20.69</td></tr>
</table>
<pre class="code"><br clear=all>
9133                        input real current;
9134       <font color = "red">0/1     ==>      currenttobin = $rtoi((current/maxi)*(2.0**$itor(current_bus_size - 1)-1.0));</font>
9135                    endfunction
9136                    function automatic real  bintocurrent;
9137                        input reg [current_bus_size-1:0] binary;
9138       <font color = "red">0/1     ==>      bintocurrent = $itor($signed(binary))/(2.0**$itor(current_bus_size-1)-1.0)*maxi;</font>
9139                    endfunction
9140                    
9141                    
9142                    initial begin
9143       2/2          	wait(fastlock);
9144       1/1          	disable calc_iout;
9145                    end
9146                    
9147                    initial begin : calc_iout
9148                    	integer i;
9149                    	real ibias_real;
9150                    	real iscale_real; 
9151                    	real iscale_up_real;
9152                    	real iscale_dn_real;
9153                    	reg [current_bus_size-1:0] ibias_last;
9154                    	reg [(up_dn_bits*32-1):0] up_dn_weights_reg;
9155       1/1          	VTUNEI_i_reg 	  = 0;
9156       1/1          	ibias_last 	  = 0;
9157                    	
9158                    	
9159       1/1          	up_dn_weights_reg = up_dn_weights; 
9160       1/1          	forever begin
9161                    		fork : calc_iout_pd_fork
9162       <font color = "red">1/2     ==>  			@(up or dn) disable calc_iout_pd_fork;</font>
9163       <font color = "red">1/2     ==>  			wait(PD) disable calc_iout_pd_fork;</font>
9164                    		join
9165       <font color = "red">0/1     ==>  		if(PD) begin</font>
9166       <font color = "red">0/1     ==>  			iout 		= 0;</font>
9167       <font color = "red">0/1     ==>  			iscale_up_real	= 0.0;</font>
9168       <font color = "red">0/1     ==>  			iscale_dn_real	= 0.0;</font>
9169       <font color = "red">0/1     ==>  			iscale_real	= 0.0;</font>
9170       <font color = "red">0/1     ==>  			ibias_real	= 0;</font>
9171       <font color = "red">0/1     ==>  			ibias_last	= 0;</font>
9172       <font color = "red">0/2     ==>  			wait(!PD);</font>
9173                    		end
9174                    		else begin
9175                    			
9176       <font color = "red">0/1     ==>  			if (ibias != ibias_last) begin : calc_ibias</font>
9177                    				real ibias_temp; 
9178       <font color = "red">0/1     ==>  				ibias_temp = bintocurrent(ibias);</font>
9179       <font color = "red">0/1     ==>  				ibias_real = ibias_temp/qpmp_ratio;</font>
9180       <font color = "red">0/1     ==>  				ibias_last = ibias;</font>
9181                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
9182       <font color = "red">0/1     ==>  			iscale_up_real = 0;</font>
9183       <font color = "red">0/1     ==>  			iscale_dn_real = 0; </font>
9184       <font color = "red">0/1     ==>  			for (i = 0; i &lt; up_dn_bits; i = i+1) begin</font>
9185       <font color = "red">0/1     ==>  				iscale_up_real = iscale_up_real + up[i] * $itor(up_dn_weights_reg[32*i +: 32]);</font>
9186       <font color = "red">0/1     ==>  				iscale_dn_real = iscale_dn_real + dn[i] * $itor(up_dn_weights_reg[32*i +: 32]);</font>
9187                    			end
9188       <font color = "red">0/1     ==>  			iscale_real = (iscale_up_real*qpm - iscale_dn_real*qpmb)*wscale_factor; </font>
9189       <font color = "red">0/1     ==>  			iout = ibias_real * iscale_real;</font>
9190                    		end
9191       <font color = "red">0/1     ==>  		VTUNEI_i_reg 	= currenttobin(iout);</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2450.html" >PLLTS16FFCFRACF_qpmp_analog_core</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">1.43  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">70</td>
<td class="rt">1</td>
<td class="rt">1.43  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">70</td>
<td class="rt">1</td>
<td class="rt">1.43  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">1.43  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">70</td>
<td class="rt">1</td>
<td class="rt">1.43  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">70</td>
<td class="rt">1</td>
<td class="rt">1.43  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dn[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>up[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ibias[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>VTUNEI[47:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INOUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2450.html" >PLLTS16FFCFRACF_qpmp_analog_core</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">9165</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9165       		if(PD) begin
           		<font color = "red">-1-</font>  
9166       			iout 		= 0;
           <font color = "red">			==></font>
9167       			iscale_up_real	= 0.0;
9168       			iscale_dn_real	= 0.0;
9169       			iscale_real	= 0.0;
9170       			ibias_real	= 0;
9171       			ibias_last	= 0;
9172       			wait(!PD);
9173       		end
9174       		else begin
9175       			
9176       			if (ibias != ibias_last) begin : calc_ibias
           			<font color = "red">-2-</font>  
9177       				real ibias_temp; 
9178       				ibias_temp = bintocurrent(ibias);
           <font color = "red">				==></font>
9179       				ibias_real = ibias_temp/qpmp_ratio;
9180       				ibias_last = ibias;
9181       			end
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_210729">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_PLLTS16FFCFRACF_qpmp_analog_core">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
