// Seed: 1243243684
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1[-1 'b0 : -1 'h0],
    output wor id_2,
    output wand id_3,
    output tri0 id_4,
    output uwire id_5,
    output wire id_6,
    input tri0 id_7,
    input uwire id_8,
    input wand id_9,
    input tri id_10,
    output tri1 id_11,
    input supply1 id_12,
    input wire id_13
);
  logic id_15;
  ;
  xnor primCall (id_11, id_12, id_13, id_15, id_7, id_8, id_9);
  module_0 modCall_1 ();
  logic id_16;
endmodule
