// Seed: 1598007844
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd39
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5
  );
  inout wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  inout wire _id_2;
  inout wire id_1;
  wire id_7;
  ;
  assign id_3[id_2] = 1 ? id_6 + id_6 : id_6;
  wire id_8;
  integer [-1 : 1] id_9;
endmodule
