SYSTEM_CUSTOM_CIRCUIT_SYMBOLS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS}:{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS}:{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS}:{$HPEESOF_DIR}/custom/{%PROJECT1}/symbols
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS=C:\Users\jerem\Documents\git\RF-Double-Stage-Amplifier-ENSEA\ads\jti-0603-wirewoundI-nd-2011\circuit\symbols
DATA_FILES=./data:{%PROJECT_SEARCH_DATA_FILES}:{%DESIGN_KIT_DATA_FILES};{%DESIGN_KIT_DATA_FILES}:{%DESIGN_KIT_DATA_FILES};{%DESIGN_KIT_DATA_FILES}:{%DESIGN_KIT_DATA_FILES};{%DESIGN_KIT_DATA_FILES}
DESIGN_KIT_DATA_FILES=C:\Users\jerem\Documents\git\RF-Double-Stage-Amplifier-ENSEA\ads\JTI_CAPS_S_Series\circuit\data;C:\Users\jerem\Documents\git\RF-Double-Stage-Amplifier-ENSEA\ads\JTI_CAPS_S_Series\circuit\models;C:\Users\jerem\Documents\git\RF-Double-Stage-Amplifier-ENSEA\ads\jti-0603-wirewoundI-nd-2011\circuit\data;C:\Users\jerem\Documents\git\RF-Double-Stage-Amplifier-ENSEA\ads\jti-0603-wirewoundI-nd-2011\circuit\models
SYSTEM_CUSTOM_CIRCUIT_DESIGNS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS}:{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS}:{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS}:{$HPEESOF_DIR}/custom/{%PROJECT1}/designs
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS=C:\Users\jerem\Documents\git\RF-Double-Stage-Amplifier-ENSEA\ads\JTI_CAPS_S_Series\circuit\artwork;C:\Users\jerem\Documents\git\RF-Double-Stage-Amplifier-ENSEA\ads\jti-0603-wirewoundI-nd-2011\circuit\designs
VIA_CONFIG_PATH={%DESIGN_KIT_VIA_CONFIG_PATH}
DESIGN_KIT_VIA_CONFIG_PATH=C:\Users\jerem\Documents\git\RF-Double-Stage-Amplifier-ENSEA\ads\jti-0603-wirewoundI-nd-2011\de\defaults
LAST_LIBRARY_SELECTED=test_model_ce3512k2_lib
SCHEM_FILE_OPEN_HISTORY_1=test_model_ce3512k2_lib:Validation_layout_3:schematic
SCHEM_FILE_OPEN_HISTORY_2=test_model_ce3512k2_lib:Validation_layout_2:schematic
SCHEM_FILE_OPEN_HISTORY_3=test_model_ce3512k2_lib:CEL_CE3512K2_modele:schematic
SCHEM_FILE_OPEN_HISTORY_4=RF_Double_Stage_Amplifier_lib:polar_in:schematic
LAYOUT_FILE_OPEN_HISTORY_1=test_model_ce3512k2_lib:CEL_CE3512K2_modele:layout
SUBSTRATE_FILE_OPEN_HISTORY_1=RF_Double_Stage_Amplifier_lib:teflon_762um_v2
LAYOUT_FILE_OPEN_HISTORY_2=test_model_ce3512k2_lib:Real Comp cap 3:layout
LAYOUT_FILE_OPEN_HISTORY_3=RF_Double_Stage_Amplifier_lib:Real Comp cap 5:layout
LAYOUT_FILE_OPEN_HISTORY_4=RF_Double_Stage_Amplifier_lib:Real Comp cap 2:layout
SUBSTRATE_FILE_OPEN_HISTORY_2=test_model_ce3512k2_lib:teflon_762um
SUBSTRATE_FILE_OPEN_HISTORY_3=ads_standard_layers:tech
SUBSTRATE_FILE_OPEN_HISTORY_4=RF_Double_Stage_Amplifier_lib:teflon_762um_v3
INCLUDE_ADS_LIBRARIES_IN_OPEN_DESIGN_DIALOG=Yes
SYMBOL_FILE_OPEN_HISTORY_1=RF_Double_Stage_Amplifier_lib:Real Comp cap 2:symbol
