.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000011000000010000010000001
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000011110000010000010000011
000000000000000000000000000000010000000000000001000000
000000000000000000000000000111100000000010000010000011
000000000000000000000000000000100000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000111100000010000000000000000001000000000
000000000000000000000010010000001001000000000000001000
000000000000000001100000000011100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001010000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000000001000000000101000001000000001000000000
000000000000001001100000000000001100000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001111000000000000000000

.logic_tile 2 3
000000000000100000000000000000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001110000000000000000000
000000000000101000000000000101000001000000001000000000
000000000000001111000011110000001010000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000100000000000000000101000000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000001011100000000011000000000000001000000000
000000000000001011100000000000100000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000010000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111100111100000000001000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000001000000010000000001000000001000000000
000000000000000111000011100000001110000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011110000101011000000000000000000
000000000000000001000111000011000000000000001000000000
000000000000000000100100000000100000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000010101111111001011110100000000000
000000000000000000000100000111111101101110000000000000
000000000000001000000010100011011110101001010000000000
000000000000000001000100001101011010000110100000000000
000000000000001000000010010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000001000000000000000100010000000
000000000000001101000010111101001001000000000000100000
000000000010000000000000000001011010000000000000000000
000000000000000011000000000000111111100000000000000000
000010100000000000000010000011100000000000000000000100
000000000000000000000110101101100000000010000000100000
000000000100000000000010100101111010000100000000000000
000000000000000000000000000000100000000000000000000000
000000000000000101100110011001101011000111100000000000
000000000000000000000010001011011001011111010000000000

.logic_tile 7 3
000000000000000001100110011001000000000010000000000000
000000000000000000000010000111000000000000000000000000
111000000000001000000110001101101000111001110100000000
000000000000000001000010111001111011010110110000000000
110011000000000101100011110001011101001011000000000000
000000000000000000000111111101111000001010000000000000
000000000000000000000110101111011111011101100000000000
000000000000000000000010001111111101111100110000000000
000000000000000000000011100001000001000000000000000000
000000000000000000000100000000001001000000010000000000
000000000000000000000111011101011100001001000100000000
000000000000000000000110001101010000001101000000000000
000000000000000000000010101000001100001100110000000000
000000000000000000000100000111010000110011000000000000
000000000000000001100010101000011110000000000000000000
000000000000000000000110111101001000010010000000000000

.logic_tile 8 3
000000000000000101100000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000111100010000101101000001100111000000000
000000000000000000000000000000101010110011000000000100
000000000000000000000000000101001000001100111000000000
000000000000000000000010000000101101110011000000000000
000000100000000101000010100101101000001100111000000010
000001000000000101000000000000101111110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000001000000011100101101000001100111000000000
000010000000001011000000000000101100110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101110110011000000000001

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000010100101000000000000001000000000
001000000000000000000100000000101010000000000000010000
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000111100000000101100000000000001000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000001101000000000000001001000000000000000000
000000000000000000000000000011100000000000001000000000
001000000000000000000000000000101010000000000000000000
000000000000000000000010100111000000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000010100111100000000000001000000000
001000000000000000000000000000101010000000000000000000
000000000000000000000000000111000000000000001000000000
001000000000000000000010010000100000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001101000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111000010100111100000000000001000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000010100111000000000000001000000000
001000000000000000000100000000100000000000000000000000
000000000100100000000000000000000001000000001000000000
001000001010000000000010110000001011000000000000000000
000000000000000000000010100101000000000000001000000000
001000000000000000000100000000000000000000000000000000
000010100000000000000010100111100000000000001000000000
001000000000000000000100000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
001000000000001101000011100000100000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000001000000000000000000001000000001000000000
001000000000001111000000000000001111000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000011100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000010111000000000000001000000000
001000000000000000000011010000100000000000000000000000
000000000000000000000000000111100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000001000000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000001000000000
001000000000000001100000000000001110000000000000000000
000000000000000000000010000000000000000000001000000000
001000000000000001000000000000001110000000000000000000

.logic_tile 5 4
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001000000000000000001000
000000000000001000000000000111000000000000001000000000
000000000000001011000000000000100000000000000000000000
000000000000000000000000000101100001000000001000000000
001000000000000000000000000000101111000000000000000000
000000000000000000000011100000000000000000001000000000
001000000000000000000011110000001110000000000000000000
000000000000001000000000000011100000000000001000000000
001000000000000011000000000000000000000000000000000000
000000000000000111100000000000000000000000001000000000
001000000000000000100000000000001111000000000000000000
000000000000001000000011110000000000000000001000000000
001000000000001011000111110000001100000000000000000000
000001000000000000000011100101100001000000001000000000
001010000000000000000100000000101011000000000000000000

.logic_tile 6 4
010000000000001000000000000001111011010000010000000000
001000000000000001000000000011111100110000100000000000
000000000000000101000010101011011011100100010000000000
000000000000000000100100001001001011001100110000000000
000000000000000000000000010111100001000010100010000000
001000000000000000000010000001001110000001000000000000
000010100000000101000000001011100001000010000000000000
001001000000000000100010110111001000000000100000000000
000000000000000001100110100111111001000100000000000100
001000000110000101000000000000001100000001000000000001
000000000000000000000000001011101101000100000000000000
001000000110000101000000001001001000000110000000000000
000000000000000101100000001101101100010100000000000010
001000000000000000000000000011101100101110000000000001
000000000000001001100000000000001110000000000000000000
001000000000000101000000001011001011010000000000000001

.logic_tile 7 4
010000000000000000000000001011101011100101110000000000
001000000000000101000000001111001101111101010000000000
000000000000000000000110001000000000000000000000000000
000000000000001101000000001001001011000000100000000000
000000000000000000000000000011111110100000000010000000
001000000000001101000010110001111110000000000000000001
000000000000001001100010110001111010010000100010000000
001000000000000101000110100000001110000001010000000000
000000000000000000000000001000001011000110000000000000
001000000000000000000000001111001101000010000000000000
000000000000000101000110100000011100000000100000000100
001000000000000000100010110000011010000000000000000000
000000000000001101000000000101111011000100000000000000
001000000000000001000000000000011011000000000000000000
000000000000000000000010111011111110001001010000000000
001000000000000000000110100011111010010110100000000000

.logic_tile 8 4
010000000000000000000000000101001001001100111000000000
001000000000000000000000000000001101110011000000010000
000000000000000000000010100011101001001100111000000000
000000000000000000000100000000101001110011000000000000
000000000000000000000000000011001001001100111000000000
001000000000001101000010110000101110110011000000000000
000000000000000000000000000011101001001100111000000000
001000000000000000000000000000101110110011000000000000
000000000000000101100111100101001001001100111000000000
001000000000000000000100000000101101110011000000000000
000000000000001001000000001011101000001100110000000000
001000000000001011100010010011100000110011000000000100
000000000000000111000110100011011110000010000000000000
001000000000010000000000000111011111000000000000000000
000000000000001101100000011111111100000010000000000000
001000000000000101000011000111001011000000000000000000

.logic_tile 9 4
010000000000000001100110101101011111101000010100000000
001000000000000000000000001011011001111000100000000000
111000000000001000000000010111111001101000010100000000
000000000000000001000011110001011111111000100000000000
110000000000001000000000010000000000000000000000000000
001000000000000001000010100000000000000000000000000000
000000000000000001100000001001101110101000010100000000
001000000000000000000000001111111101111000100000000000
000000000000000000000110001111101001111001010100000000
001000000000000000000000000001111001110000000000000000
000001000000000000000000010001111011111001010100000000
001000100000000000000010011101101111110000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001001000000000000100010110000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000011100000001000111100001000000000
001000000000000000000000000000000000111100000000010010
000000000000000111000000000101111100000000000000000000
000000000000000111000010110101111001001000000000000000
000000000000000000000011101000000000000010000000000000
001000000000001101000000001101000000000000000010000001
000000000000000101000011100000000001000010000000000000
001000000000000111100000000000001000000000000010000001
000000000000000001100000000000011010000010000000000001
001000000000000000000000000000000000000000000010000000
000000000000000000000000001001111000100000000000000000
001000000000000000000010000001101100000000000010000000
000000000000000000000000001000000000000010000000000001
001000000000000000000000000101000000000000000000000011
000000000000000000000000000000001010000010000000000001
001000000000000000000000000000010000000000000010000000

.logic_tile 2 5
010000000000000000000000000000001000111100001000000010
001000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000001010000000000000000000000000010000010000000
001000000000100000000000000000001101000000000000000001
000000000000000000000111000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000010000000000001
001000000000001101000000000000000000000000000010100010
000000000000000000000000000011000000000010000000000001
001000000000000000000000000000000000000000000010000001

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000011101001011100000000000000
001000000000000000000000000011101110111100000010010000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000000001001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000111010011100000010000000000000000001000000000
001000001100100000100011000000001011000000000000010000
000000000000000011100000000001000001000000001000000000
000000000000000000000011110000101111000000000000000000
000000000001011111000111100111100001000000001000000000
001000000000100111100100000000101001000000000000000000
000000000000000000000000000111000000000000001000000000
001000000000000000000000000000001000000000000000000000
000010000000000000000011100101000000000000001000000000
001001100000010000000100000000000000000000000000000000
000000000000001000000000000011100001000000001000000000
001001000000000011000000000000001111000000000000000000
000010100000001001000000000001100000000000001000000000
001001001110000011000000000000000000000000000000000000
000000100000000000000000000101001000000011100000000000
001000000000100000000010000111001101000011110011000001

.logic_tile 6 5
010000000000000000000010110001100000000000001000000000
001000000000000000000110000000100000000000000000001000
000000000000000011100010100011100001000000001000000000
000000000000000000100111100000101011000000000000000000
000000000000000000000110000101001001001100111000000000
001000000000000000000010110000101001110011000000000000
000000000000000000000000000001101000001100111000000000
001000000000001101000011100000101001110011000000000000
000000000000001000000000001101101000001100110000000000
001010000000000011000000001001000000110011000000000000
000000000000000000000000001011001010001011100000000000
001000000000000000000010110001011001000011110000000000
000000000000000000000000000101011000010110100000000000
001000000000000000000000001001101100011001010000000000
000000000000000000000000001011011101010101010000000000
001000000000000000000000001001011000001010110000000000

.logic_tile 7 5
010000000000000000000011100101001001011110100000000000
001000000000000000000000000101111111001001010000000000
000000000000001101100010111111100000001100110000000000
000000000000000101000010101011000000110011000000000000
000000000000001001100000011001101011101111010000000000
001000000000000001000011101001001011100000000000000000
000000000000001000000110101101101101101001110000000000
001000000000000001000000000101101000100010110000000000
000000000000001000000000001101001001111000110000000000
001000000000000001000000000011111000010000110000000100
000000000000000000000010110001111011001010110000000000
001000000000001101000110000101111000000010010000000000
000000000100000000000000001000011001000000100000000000
001000000000000000000000001001001011000010100000000000
000000000000000001000010101011100001000000100000000000
001000000000000000000100000101101001000001010000000000

.logic_tile 8 5
010000000000000000000010001111001100111001010100000000
001000000000000101000100001001011000110000000000000000
111000000000000000000000011011011100000010000000000000
000000000000000101000010001011001010000000000000000000
110000000000001101000110001000001111010110100100000000
001000000000001001000000000101011001010000000000000000
000000000000000001100000000111001010010111100000000000
001000000000000000000000001011101001001011100000000000
000000000000001000000111001111101101101000010100000000
001000000000000001000000001111011001110100010000100000
000000000000001000000110010111011000010111100000000000
001000000000000001000010011011101001001011100000000000
000000000000001000000010111000001000000000000000000000
001000000000000001000110001011010000000100000000000000
000000000000001000000010001001101010001011000100000000
001000000000000001000000001011110000000011000000000000

.logic_tile 9 5
010000000000000000000110000001000000000000001000000000
001000000000000000000000000000100000000000000000001000
111000000000001000000010100001100001000000001000000000
000000000000000001000110110000101001000000000000000000
110000000000000000000000011001101000001100110000000000
111000000000000000000010001101100000110011000000000000
000000000000000000000110000011100000000010000000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000001101000001100110000000000
001000000000000000000000000000110000110011000000000000
000000000000000001100000010000000000000010000100000000
001000000000000000000010000000001011000000000000000100
000000000000000000000111100000000001000010000100000000
001000000000000000000100000000001000000000000000000100
000000000000000000000000000000000001000010000000000000
001000000000000000000000000000001100000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000111011100000000000100000000
000000000000001101000000001101000000000011000000000001
111000000000000000000000001101011000000100000000000000
000000000000001101000010110101111110000000000010000000
010000000000000000000010000111111111000000000000000000
100000000000001101000000000001101110100000000000000000
000000000000000000000000000001100000000010000000000001
000000000000001101000000000000000000000000000010000010
000010100000010000000000000000001010000010000000000001
000000000000000000000000000000000000000000000010000000
000000000000000001000000001000000000000000100100000000
000000000000000000000000000011001111000000000000000100
000000100000001000000000011000000001000010000000000000
000001000110000001000011011001001000000000000000000000
000000000000000001100000010001100000000010000000000001
000000000000001001000010000000100000000000000010000010

.logic_tile 2 6
000001000000000011000110100000000001000000001000000000
000000100000000000000000000000001000000000000000001000
000000000000001000000110100001100000000000001000000000
000000000000000011000010100000101000000000000000000000
000000100000000011000000000111000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000010001100000000000001000000000
000000000000001101000010110000101010000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001001000000000000000000

.ramt_tile 3 6
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000111100011000000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001001000000000000000000
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000011000111100001100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000101100000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000111100101100000000000001000000000
000000000001011111000100000000101011000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101011000000000000000000

.logic_tile 5 6
000010100000010000000000001000000001000000000000000000
000001000000100000000010011111001011000000100000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000010000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000010000000000000000111100001100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000000000110000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
010000000000000000000011100111001000001100111100000000
110000000010000000000000000000100000110011000000000000
000010100001011000000000010111001000001100111100000000
000000000000100001000010100000100000110011000000000000
000000000000000000000000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010111011010000000000000000000
000000000000100000000010000000101111001000000000000000
000000000000000000000000000000000001001100110100000000
000000000000000000000000001001001001110011000000000000

.logic_tile 7 6
000001000000000000000000001011001110111110110100000001
000000000000000101000011101001011101010110100000000000
111000000000001111000010100011101011001111110000100000
000000000000000101000011111101111111001110100000000000
110000000000100111000010100111111011000000000000000000
000000000000001111000010100000101111001000000000000000
000000000000000101000000001001000000000001000000000000
000000000000000101000000000101100000000000000000000100
000011100000001101100000001101001010000100000000000000
000000000000000101000010110001100000000000000000000100
000000000000000000000000011011001011001110000000000000
000000000000000000000010000001001001001111000000000000
000000000000000000000000010101100000000000100000000000
000000000000000000000010000000001000000000000000000000
000000000000000000000110011101100000000011000000000000
000000000000000000000110010101001111000010000000100000

.logic_tile 8 6
000000000000000011100111101000001000010100100100000000
000000000000001101000110110101011001010000100000000000
111000000000000001100110000001101110010111100000000000
000000000000000000100010100001101010001011100000000000
110000000000001000000110110000000001000010000000000000
000000000000000101000011000001001001000000000000000000
000000000000000101100000010011111000001110000100100000
000000000000000000000010011011010000000110000000000000
000000000001000000000110000001011110010111100000000000
000000000000000000000000001111111110000111010000000000
000001000000001000000000011111100001000010000000000001
000010000000000001000010001101001000000000000000000000
000000000000000101000110101000011001000010100100000000
000000000000000000100100001001011101010010100000100010
000010100000000101100000000111001010000110100000000000
000001000000000000000010001101011001001111110000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000000000001100000010000011100000100000000000000
000000000000000000000010000011000000000000000000000000
010000000000000000000110001000000000000000000000000000
110000000000000000000000000011001000000010000000000000
000000000000000000000000001000000001000000000000000000
000000000000000000000010100011001011000000100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000000001100000000000000100000000
000000000000000001100000000000100000000001000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000000000000000000000000011100100

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000001000000001000000000100000000
000000000000000101000000000001001100000010000000000000
111000000000000101000000001011011101001000000000000000
000000000000001101000000000001011010000000000000000001
010000000000001000000000000101111001000000000000000000
100000000000000111000010100011001101100000000000000000
000000000000001000000010100111001101000000000010000000
000000000000000001000110111111001000000001000010000000
000000000000001000000000001000000001000000100100000000
000000000000010001000000000011001011000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000001001000010000000001010000000000010000010
000000000000000101000000001101100000000000000100000000
000000000000000000000010100011100000000001000000000000
000000000000000000000000000001001111000000000000000001
000000000000000101000000001101001110000010000000000000

.logic_tile 2 7
000010101110000011100000000101100001000000001000000000
000000000000000000000000000000101010000000000000010000
000000000000000101100111010101100000000000001000000000
000000000000000000000111110000100000000000000000000000
000000100000000000000000000001000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100111010000000001000000001000000000
000000000000000000100011110000001001000000000000000000
000000001110000000000000000101100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000010000000000001000000001000000000
000000000000000011000000000000001101000000000000000000

.ramb_tile 3 7
000000001110000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000010000011000000000000001000000000
000000000000001001000000000000001011000000000000010000
000000000000001000000000000111000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000001010000000010000000000001000000001000000000
000000000000100000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001011000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000111000000000011100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000011100001000000000000001000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 5 7
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001001111010001000000000000000
000000000000000000000010101101110000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000101111001000000100000000000
000000000000000000000000000000111011000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 6 7
000010000000110001100000011001011000000000000000000100
000000000000000000100010011011010000000100000000000000
000000000000000000000110001000000000000010000000000000
000000000000000000000100001001001000000000000000000000
000000000000000101100000000000001100010000000000000000
000000000000000001000011100000001101000000000000000000
000000000000000011100011101000011010000100000000000000
000000000000000000000100001111010000000110000000100000
000000000010000001100000000011001010000010100000000000
000000000000000000000010001001011101000001000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000001011101010000100000000000000
000000000110000000000000000101101010001111000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000011100000100000000001000000000000

.logic_tile 7 7
000000000000001101000000000101000000000011000100000000
000000000000001011100010110011101101000011100000000000
111000000000001000000000000111100000000000000000000001
000000000000000011000000000000001010000001000000000010
110000000000000101000000011001011011010111100000000000
000000000000000001000010011101001000000111010000000000
000000000000000011100111101111101110101101010100000000
000000000000001101100010111101111011111111110000000000
000000000000001000000000010000000001000000100000000000
000000000000000001000010000001001011000000000000000000
000000000000001000000000000101100000000010100000000000
000000000000000001000000001111001000000010000000000000
000000000000000000000110001111101010111001110100000000
000000000000000000000010100011111001110111110010000000
000000000000000111000110010101101010000000000000000000
000000000000000000000010000000100000000001000000000000

.logic_tile 8 7
000000000000001001100110100000000001000000000000000001
000000000000000101000010101111001111000000100000000000
111000000000000101100000010000001001000110000100000000
000000000000000000000011010001011000000110100000000000
110000000000000111000000000011001011100000000000000000
000000000000000101000010000101101111110000100000000000
000000000000000001100000000011001111010110110000000000
000000000000000001100000000111101101100010110000000000
000000000000000101000110001101011010001000000000000000
000000000000000000100111110101100000000000000000000100
000000000000000000000110000000011000010000000000000000
000000000000000000000100000000011100000000000000000000
000000000000001101000110000001001011100000010000000000
000000000000001011100100000001111010100000100000000000
000000000000000000000010011000000000000000000000000000
000000000000000000000111011111001100000000100000000000

.logic_tile 9 7
000000000000001101000110100111001000000011000100000000
000000000000000001000010100001110000000111000000000000
111000000000000101100000010111011010111100110100000000
000000000000000000000010101111011000111101110000000000
110000000000001101100000010011011101110110000000000000
000000000000000001000011000011001010110101000000000000
000001000000001101000110100101011011000000010000000000
000000000000000011000000001101001111000001110000000000
000000000000011001100110011011011010010100110000000000
000000000000101001000010001001101101000000110000000100
000000100000001001100000010011111010010100110000000000
000001000000000111000010000101001011100100110000000000
000000000000000001100000011111011000111100110100000000
000000000000000000000010011011101001111110110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000011110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000010000000000010
000111110000000000
000000000000000000
000000000000000001
000000000000001110
000000000000011000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000111100000000000001000000000
000000000000000101000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000011000000100000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000001010101000010100000000000110011000000000000
000000000000000001000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000100000
000000000000000101100000010101101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000

.logic_tile 2 8
000000000000000000000110110000001000111100001000000000
000000000000000000000010100000000000111100000000010000
111000000000000000000111110000000001000000000100000100
000000000000000000000010001001001011000010000000000000
010000000001010011100000010101100000000000100100100000
100000000000000000100010000000101001000000000000100000
000000000000001000000000000111001011000000000000000000
000000001110000001000010111101001010001000000000000000
000000000000000000000000000011111010000000000100000000
000000000000000000000000000000010000000001000000000110
000000000000000001100000001000000001001100110000000000
000000000000000000000011101001001010110011000000000000
000000000000001001100000010101101010000010000000000000
000000000000001011000010010101011110000000000000000000
000000000000000000000000000011111000100000000000000000
000000000000000000000000000111111111000000000010000000

.ramt_tile 3 8
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000001111001000000000000000000001
000000000000000000000000001011101111100000000000010001
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000001000011110000000000000000000
000000000000000000000000000101000000000100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000011000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011100000011000000000000000000000
000010000000000000000010100101000000000100000000000010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 8
000000000000000101000000010001001100000100000000000000
000000000000000000000010000000000000000000000000000000
000000000000001101000000010101100000000001010000000000
000000000001011001000010010001001100000001100000000000
000000000000000001100000011001001101000001000000000000
000000000000000000000010011001001010000011000000000000
000000000000001101000110001111011000101010010000000000
000000000000001001000100000001001000111110110000000000
000000000000001011100000000101001111000110100000000000
000000000000000001000000001001101011000001010000000000
000000000000000001100000001001111010000110000000000000
000000000000000000000000000001111100001000000000000000
000001000000001011100000000101011101110000000000000000
000000000000000001000000000011101110110000100000000000
000001000000000111000000001101011110101100000000000000
000000100000000000000000000101001000101000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000011011111001111100010000000000
000000000000000000000011101101111010011100000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000010110000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000100000001000000000000000000000000000000000000000
000001000000000101000010000000000000000000000000000000
000000000000000000000000000101101101010100000000000001
000000000000000000000000000000011101001000000000100000
000000000100000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000001

.logic_tile 7 8
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000001100000100000000000000
000000000000001111000000001101000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000010010000001101000000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000000111101111100010010000000000
000000000000001011000010010111001000010010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000001001010000000000000000000
000000000000000101000000000000010000001000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000011000000000010000000000000
000000000000000000000010110000001010000000000000000000
000000000000000001100110000111101100000010000000000000
000000000000000000000000000000110000000000000000000000
000000100000001001000000001101011001100001010000000000
000001001010000001000010010011111101100010010000000100
000000000000000000000010001101101111011100000000000100
000000000000000000000000000001101111111100000000000001
000000000000000001100110100000001101000000000000000000
000000000000000000000010001001011011010110000000000000
000000000000001000000110111000011111000000000000000000
000000000000000101000010101011001110000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000001101100010010111111110111001100000000000
000001000000000101000110101011011010111111110000000000

.logic_tile 9 8
000000000000000000000000000000000001000000001000000000
000000000100000000000000000000001111000000000000001000
111000000000001000000000000011000000000000001000000000
000000000000000001000000000000100000000000000000000000
010000001100000000000110110101001000001100111110000000
110000000000000000000010000000100000110011000000100100
000001000000000000000000000111001000001100111100000100
000000001110000000000000000000100000110011000010000101
000000000000000000000000010000001001001100111100000110
000000000100000000000011000000001000110011000000100000
000011000000000001100000010000001001001100111100000110
000001000000000000000010000000001100110011000010000001
000000000000000000000110001000001000001100110100000100
000000000100000000000000001011000000110011000001100000
000000000001000000000011100000001110000010000000000000
000000000000100000000000000000011011000000000000100100

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000101000000000001001000001100111000000000
000000000000001101100000000000000000110011000000010000
000000000000000000000000000101101000001100111000000000
000000000000001101000000000000000000110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000110110000001011110011000000000000
000000000000000101000010100001101000001100111000000000
000000000000000000100110110000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 2 9
000001000000000111100010101101100000000000100000000000
000000000000000101100010110111101010000000110000000000
000000000000000111100010101001000000000000010000000000
000000000000000000000100000101101010000001010010000000
000000000000000011100111000000001110000010000010100000
000000000000001101000100000000010000000000000000000001
000000000000000011100111000011111010000001000000000001
000000000000001111000010100111110000000110000010000000
000000000000000000000000001001000000000010000000000000
000000000000000111000000000111101000000011000000000000
000000000000000000000110011101001110001000000000000000
000000000000000000000011001001110000000000000000000000
000000000000000000000111000101011100000000000000000000
000000000000000011000110110000010000001000000000100100
000000000000000001100000001101101100000010000000000000
000000000000000000000000000001001000001001000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000101000110001111111011111101110100000000
000000000000000000100000001111111011111100110000000001
111000000000001000000110010011011011011111110100000000
000000000000000001000010011001011101101111010011000101
110000000000000011100010101111011110010110110000000000
110000000000000000100110001111111110111101110000000000
000000000000000000000110001000000001000010000000000000
000000000000000101000110100101001001000000000000000000
000000000000000101100000000101101010100000000000000000
000000000000001001000011111011011011010000100000000000
000000000001010101100110100101011111000001000000000000
000000001100100000000000000001001001000110000000000000
000000000000000101100111111011100001000011110110000100
000000000000000000000110101001001000000011100000000001
000000000000000111000110101111100000000000000000000000
000000000000000000000111111111101100000001000000000000

.logic_tile 5 9
000000000000001001100010110001101100101000010000000000
000000000000000001100010001001111110000000000000000000
111001000000001101100010001000001110000010100110000000
000000000000000001000110010111011001000110100010000100
010010100000000101100111101111111010011111110100000001
110001000000000000000010110001001101101111010000000100
000000000100000001100000010011111011010000000000000000
000000000000000101000010101111101000000000000000000000
000000000000000000000111101000001110000000000000000000
000000000000000000000110111111011000000010000000000000
000001000001011111100000001011111000000110100000000000
000000100000100011000010000011011000001111110000000000
000000000000000001100110010101100000000000000010000001
000000000000010000000010010101100000000001000000000011
000000000000000000000110100001011000000000100000000000
000000000000001001000000000001011011010000100000000000

.logic_tile 6 9
000000000000001000000110000101101010110000000100000000
000000000000001111000000000001111010111001010000000001
111000000000000000000111000101011101000000000000000000
000000000000001101000100000000111001100000000000000000
110000000100000001100010001011111110010111110000000000
110000000000000000000010110001001101011111100000000000
000000000000000000000000001001101100001000000000000000
000000000000000101000010101011010000000000000000000000
000000000000000101100110111101101101010001100000000000
000000000000000000000011010001001111110010110000000000
000000000000001001100010111001111100101110100000000000
000000000000000001000011001111001101101100000000000000
000000000000000000000111001111100001000000000000000000
000000000000000000000000000001001111000001000000000000
000000000000001111000010111111101010110011110000000000
000000001000000011100010101101001001100001010000000000

.logic_tile 7 9
000000000000000101100000000111100000000000000100000000
000000000000000000000000000000000000000001000000000001
111000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110000000000000000000000010001000000000000000000000000
100000000000000000000010010000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000000000000000000000001000000100100000000
000000001110000000000000000000001111000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 8 9
000000000000000101000110001001111011000110000000000000
000000000000000000000110110111001010000001000000000000
000000000000000001100000010111011101001101000000000000
000000000000000000000010001001001111001111000000000000
000000000000000001100010110000001011010000100000000000
000000000000000000000110011001011010010000000000000000
000000000000001001100000010000000000000000000000000000
000000000000011001100010011101001001000000100000000000
000000000000000101100110000111111010100101010000000000
000000000000000000000000000111011011011001010000100000
000000000000000000000000000000000000000000000000000000
000000000000001001000000001011001000000000100000000000
000000000000000101000000010111001100000010000000000000
000000000000000000000010000101100000000011000000000000
000000000000001101000000010101011001010100100000000000
000000000000000101000010100000111011001000000000100000

.logic_tile 9 9
000000000000000101000010100001001000111100000000000000
000000000000000000100010101111011001110000000000000000
000000000000000101000000000101101011000010000000000000
000000000000000101000000000101011000000000000000000000
000000000000000101100110001101111000101000000000000000
000000000000001101000000001111001010110100000000000000
000000000001010101000010100101111000001100000000000000
000000001010010101100000001011101110000100000000000000
000000000000000000000010110111100000000010000000000000
000000000000000000000110000000101101000000000000000000
000000100000000001100000000001100000000000100000000000
000001000000000000000000000000001001000000000000000000
000000000000001000000010100001011100010100000000000000
000000000000000001000100001001001111001100000000000000
000000000000000000000110010111011010000110000000000000
000000000000000000000011010000111110000001000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000010110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000101000010101000011010000100000100000000
000000000000000000000000001001000000000000000000000001
111000000000000000000010110001100000000000000100100000
000000000000000000000010010101100000000010000000000000
010000000000000000000000001000000001000000100100000000
100000000000000101000010101001001010000000000000000000
000000000000000101000000000000011000000000100100100000
000000000000000101000010100000011011000000000000000000
000000000000000000000000000001000001000000000100000000
000000000000000000000000000000101001000001000000100000
000000000000000000000000000000011000000000100100000000
000000000000000000000000000000011000000000000000100000
000000000000000000000000000001100001000000000100000000
000000000000000000000000000000101001000001000000000010
000000000000000000000000001001100000000000000100000000
000000000000000000000000001101100000000010000000100000

.logic_tile 2 10
000000000000000111000110011001101010010110000000000000
000000000000000101100010101011011011000000000000000000
000000001100000001100110111001001110010010100000000000
000000000000000101000010100001001000101001010010000000
000000000000001101000010100001011011000100000000000000
000000000000000101100011100101111011000000000000000000
000000000000000101100111100001111010000000000000000000
000000000000000000100011110000001111100000000000000000
000000000000000000000000000101011001000010000000000000
000000000000000000000000001001011001000000000000100000
000000000000000000000000010101111000000000000000000000
000000000000000000000010000000001111000000010010000000
000000000000000001000000000001000000000000000000000000
000000000000000000000010000001001110000000100000000000
000000000000000000000000001001011000000000000000000000
000000000000000000000000001001111010000000100000000001

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000101000000000000000100000000
000000000000000000000010100000100000000001000001000011
111000000000001000000010000011111011010000100000000000
000000000000000001000110111111111010000000010000000000
010000000000000001100010000111101110100000000000000000
110000000000001101100010111011101001000000000000000000
000000000000001000000111101111111010001110000000000000
000000000000001111000100001001010000000100000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000011110101101111000011100000000000
000000000000000000000110110111111100011111110000000000
000000000000000001000011000111101010111111110000000011
000000000000000000000010111000001011010100100000000000
000000000000000101000011100111011001010110100001000000
000000000000000101000110000001100001000000000010000000
000000000000000000000010100000001101000001000000000000

.logic_tile 5 10
000000000000000101000010100011111011010100000000000000
000000000000000000000110100000001001001000000000000000
111000000000001000000000000001000000000000000001000000
000000000000010001000010010000101000000000010000100000
010010100000001000000111000000001011000100000000000000
110001000000000001000100001011001111010100100000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000000000000110010011000000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000000000001100000010001000000000000100010000000
000000000000000000000010000001101001000000000010000010
000000000000001000000000001001001110000010000010000000
000000000000001001000000000001001001000000000000000010
000000000000000000000111000000011101010000000010000000
000000000000000000000000000000011011000000000000100010

.logic_tile 6 10
000000000001010000000010110011000001001100110000000000
000000000000101101000110010000001010110011000000000000
111000000010000000000000000000000001000010000000000000
000000000000000000000000000000001010000000000000000000
010000000000000101000000001101011010100001010000000000
010000000000000000000010101101101000100000000000000000
000000000000001011100010101101000000000001000000000000
000000000000000001000100000101000000000000000000000000
000000000000000001100110110111000000000010000100000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000000001000000001011000000000000000000000000
000000000000001000000000000000000000000010000100000000
000000000000000001000000000000001101000000000000000000
000000000000000000000000000011100000000000100000000000
000000000000000000000000000000001001000001010000100000

.logic_tile 7 10
000010100000000101100000000001000000000000001000000000
000001000000000000000000000000000000000000000000001000
111000000000001000000000010111100000000000001000000000
000000000000000001000010100000001100000000000000000000
010000000000000000000110100011001001001100111000000000
110000000000000000000000000000001000110011000000000000
000000000000000101100000000011101000001100110000000000
000000000000000000000000000000101100110011000000000000
000010000001010001000000001000000000000010000000000000
000001000000100000000000001001000000000000000000000000
000000000000000001100110011000000000000010000000000000
000000000000000000000010001011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000001110000000000000000101000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001

.logic_tile 8 10
000000000001010101000000010111011010000001000000000000
000000000000000000100010000111111001001001000000000000
111000000000000000000000010111101010001111000000000000
000000000000000000000010000111011111000111000000000000
110000000000000001100010100001001010000000000000000000
010000000000001101000010110000000000001000000000000000
000000000000000000000000000111000000001100110100000001
000000000000000000000010001011100000110011000000000101
000000000000001001100110011011000000000000000000000000
000000000000000001000010111001000000000001000000000000
000000000000000101100000000111101101100010010000000100
000000000000000001000010100101101110010010100000100000
000000000000000101100010001011001010001100000000000000
000000000000000001000010000011111110110000000000000000
000000000000000001000110001101011100000000000000000000
000000000000000001000000000011011011001001010000000000

.logic_tile 9 10
000000000000100000000000000101111000001000000000000000
000000000001010111000011111101011110100000000000000000
111000000000000101000110010000001110000010000100100000
000000000000001101000011010000000000000000000000000100
010000000000000101000110110101111100000011000000000000
010000000000000000100010000111011011000000100000000000
000000000000001000000111001111001011010110100000000000
000000000000001011000100000101101000010110000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001101001011000000100000100000
000000000000000000000010001001111001010000100000000000
000000000000000000000000000101101001010000110000000000
000000000000000001100010000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001101000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000101101011000010000000000000
000000000000000101000000000001011010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011010000000100000000000
000000000000000000000000000101101000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000010000111000110110001100000000000000000000000
000000000000000111000011101001000000000010000000000010
111000000000000111100111111000011110000100000000000000
000000000000001111000111101111000000000000000000000000
110000000000000000000010000101011001011111110000000000
110000000000000000000011111001111010011111100000000100
000000000000000001100000000000000001000000000010100000
000000000000000101000011111001001010000000100000000000
000000000000000000000000001111111011000010000000000000
000000000010000000000000000001111001001001000000000001
000000000000000000000110001001011001000010100000000000
000000000000000000000000000111111000000001000000000000
000000000000001000000111101111011010000000000000000000
000000000000000001000100000101011011000010000010000000
000000000000000001000000000001011001111101010100000000
000000000000000001000010110001001101111100010000000100

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000101000110011000011110000010000000000000
000000000000001101100010000111001000000000000000000000
000000000000000000000110000000000000000000000010000000
000000000000000111000000000011001000000000100001000000
000000000000000001100000011101001100000000000000000000
000000000000001101100011010001101010100000000000000000
000000000000000000000000010011011000100000000010100000
000000000000000000000010011101101100000000000001000000
000000000000000101100110101001101000000010000000000000
000000000000000000000010000011111001000110000000000000
000000000000000000000000000011101100010110100010000000
000000000000000001000000000101011101101001000000000000
000000000000000000000000000001011010000000000010000000
000000000000000000000000000000010000001000000010000000
000000000000000101100000000000011001000000000010000000
000000000000000101000000001101001011000000100000000000

.logic_tile 5 11
000000000000000011100111000000000001000010000000000000
000000001100000000100100001011001111000000000000000000
000000000000000101000000000001100000000010000000000000
000010000000000101000010110001000000000000000000000000
000000000001010101000000001011000000000000010000100000
000000000000100000000000000111001010000000000000000000
000000000000001111000000000101100000000000010000000000
000000000000000101000000001001001100000000000000000010
000000000001000001100000010111111011011100000000000000
000000000000100000000010001011001111001000000000000000
000000000000000000000000000001111110000000000000000000
000000000000001101000000000000100000001000000000000000
000000000000000000000000001001101001000110000000000000
000000000000000000000000001001011100000100000000000000
000000000100001001000010100000011000000000100000000000
000000000000000111000100000000001000000000000000000000

.logic_tile 6 11
000000000000000000000000001111000001000010000000000000
000000000000000000000000001101001100000000000000000000
000000000000000101000110000000011001000000100000000000
000000000000000000000110100000011000000000000000000000
000000000000000001100000001001100000000010000000100000
000000000000000000000000001001000000000000000000000000
000000000000000011100011100101100000000000000000100000
000000000000000000000100000000001100000000010001000000
000000000000000101000010100001111110001001000000000000
000000000000000000100010000101101101000010100000000000
000000000000001000000000000001100001000000000000000000
000000000000000001000000000000101000000000010000100000
000000000000001101000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001000000000000000001110000010000000000000
000000000000000101000000001111001101000000000000000000

.logic_tile 7 11
000000000000000000000000011011111101000001000000000000
000000001100000000000011001001101011100001010000000000
111000000000000101100000001101101111010000110010000000
000000000000000000000010111101111000000000010000000000
110001000000000001000000000011011101010100000000000000
100010100000000000000000001001011011011000000000000000
000000000000000000000010110000011110000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000101000000000101000000000010000000000000
000000000000000001100110000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000001100010111111100000000000000000000000
000000000000000000100010011111000000000010000000000000

.logic_tile 8 11
000000000000001001100110000000000000000000100000000000
000000000000000001000100001011001010000000000000000000
000000000000000001100000000101101010000000000000000000
000000000000000101000000000000010000001000000000000000
000000000000000001100010001000000000000000000000000000
000000000000000000100000000101001011000010000000000000
000000000000000001000010000000011011000100000000000000
000000000000000111000000000000011000000000000000000000
000000000000000001000110000001001001010100000000000000
000000000000000000000010000001011101011100000000000000
000000000000001000000000010101001101000000010000000000
000000000000000001000010100001011010000010000000000000
000000000000000101100110111011001100100010110000000000
000000000000000000000010000001011110100000010000100000
000000000000000000000000000111011100010100000000000000
000000000000000000000000000000101111001000000000000000

.logic_tile 9 11
000000000000000101000111001001011010010110100000000000
000000000000000000000010100101101010111111010000000000
000000000000000000000000010000001110000000000000000000
000000000000000000000010000001010000000100000000100000
000000000000001011100010100001011011010110100000000000
000000000000000001000000001001101001000001000000000000
000000000000001011100000000101001110000000100000000000
000000000000000001000000000000011000000001000000000000
000000000000000000000110000001000000000000000000000000
000000000000000000000000001111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110000000000000000000100000000000
000000000000000000100100001111001010000000000000100000
000000000000000000000000000111001010101000000000000000
000000000000000000000000000101011101110100000000100000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000100000000000000
000001110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
001000000000000000000000001111000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001011000000000010000011
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000011100000001011111010000001000000000100
001000000000000000100011101101010000000110000000000000
000000000000000111000000001000000000000010000000000000
000000000000000000000000000001001000000000000000000000
000000000000000001000000001011001010000001000010100000
001000000000000000000011101101011010000000000000000000
000000000000000000000110010101100001000000000000100000
001000000000000000000110000000101011000001000000000010
000000000000000001100000000011000000000000000010000000
001000000000000000000000000000001110000000010000100000
000000000000000001100000000101001001111110110000000000
001000000000000000000000000001011000111100110000000000
000000000000000101100000000001011000111111100000000000
001010100000000000000000000101001001111111000000000000
000000000000000000000000000111000001000000000000000000
001000000000000000000000000001001000000000010010000000

.logic_tile 5 12
010000000000000011100000011101100000000001110100000001
001000000000000000000010001011001111000011110000000000
111000000000001111000000001000001010010000000000000000
000000000000001111000000000001001000000000000000000000
010000000000001101000000001101011010001101000000000000
011000000000001011000010101011100000001111000000000000
000000000000001000000000000001101100001000000000000000
001000000000000001000000001101000000000000000000000000
000000000000001000000000000111101011000000000000000100
001000000000000001000000000000101111000000010000000010
000000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000110000001011000010000000000000000
001000000000000000000000000000001010000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000001000000100100000000
001000000000000000000000000000001001000000000000000000
111000000000000000000000011111101100000100000000000000
000000000000000000000010010011111011101100000000000000
110000000000000000000000010000000001000000100100000000
101000000000000000000010000000001001000000000000000000
000000000000000000000110000111111010000001010000000000
001000000000000000000000000011111110000110000000000000
000000000000000001100000010000000000000000000000000000
001000000000000000100010010000000000000000000000000000
000000000000000001100110100000000000000000000100000000
001000000000000000000000001111000000000010000000000000
000000000000001000000000000000011100000100000100000000
001000000000000001000010000000010000000000000000000000
000000000000000000000010000000000000000000100100000000
001000000000000000000000000000001111000000000000000000

.logic_tile 8 12
010000000000000101000110010001000000000010010000100000
001000000000000000000010010101101110000010100000000000
000000000000001000000000010001101100100010110000000000
000000000000001001000011010001001110010111110000000000
000000000000000001100000001011011010111100100000000000
001000000000000000100000001011101001111101110000000000
000000000000000001100010101101111010010110100000000000
001000000000000001000010000101101100010000000000000000
000000000000001001100010000000000000000000000000000000
001000000000000101000010000000000000000000000000000000
000000000000000000000000010011011001111010110000000000
001000000000000000000010000111111011110110110000000000
000000000000000001000000011111011010101111010000000000
001000000000000001000010001001011101010010100000000000
000000000000000000000000010111001101111110100000000000
001000000000000000000010101111011111111000100000000100

.logic_tile 9 12
010000000000000000000011101101001011100001010000000000
001000000000000101000000001001011011010000100000000000
000000000000000000000000010101111000000000000000000000
000000000000000000000011000101111011001100000000000000
000000000000000101000000010000000000000000000000000000
001000000000000111000011010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001001100000010011101110010000000000000000
001000000000000001000010110111111000010100000000000000
000000000000000000000000000101001100000010000000000000
001000000000000000000000000111001001000001010000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000001010100000000
000000000100000001
000000000100010010
000000000100110000
001100000100000000
000011110100000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 4 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364_$glb_ce
.sym 6 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 8 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594_$glb_ce
.sym 209 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 217 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 221 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 405 $abc$6541$auto$alumacc.cc:491:replace_alu$941[15]
.sym 406 $abc$6541$new_n416_
.sym 407 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 408 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 409 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 410 $abc$6541$new_n414_
.sym 411 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 412 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 487 CLK$SB_IO_IN
.sym 519 delay[1]
.sym 520 $abc$6541$new_n409_
.sym 521 $abc$6541$new_n438_
.sym 522 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 523 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 524 delay[5]
.sym 525 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2585[4]_new_
.sym 526 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 574 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 633 delay[4]
.sym 634 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[2]_new_
.sym 635 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3727[2]_new_
.sym 636 $abc$6541$new_n408_
.sym 637 delay[7]
.sym 638 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 639 delay[6]
.sym 640 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3655[1]_new_
.sym 660 $PACKER_VCC_NET
.sym 688 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 713 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364
.sym 748 $abc$6541$add$demo.v:232$95_Y[2]
.sym 749 $abc$6541$add$demo.v:232$95_Y[3]
.sym 750 $abc$6541$add$demo.v:232$95_Y[4]
.sym 751 $abc$6541$add$demo.v:232$95_Y[5]
.sym 752 $abc$6541$add$demo.v:232$95_Y[6]
.sym 753 $abc$6541$add$demo.v:232$95_Y[7]
.sym 781 $abc$6541$new_n408_
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 844 DC$SB_IO_OUT
.sym 854 CLK$SB_IO_IN
.sym 860 $abc$6541$add$demo.v:232$95_Y[8]
.sym 861 $abc$6541$add$demo.v:232$95_Y[9]
.sym 862 $abc$6541$add$demo.v:232$95_Y[10]
.sym 863 $abc$6541$add$demo.v:232$95_Y[11]
.sym 864 $abc$6541$add$demo.v:232$95_Y[12]
.sym 865 $abc$6541$add$demo.v:232$95_Y[13]
.sym 866 $abc$6541$add$demo.v:232$95_Y[14]
.sym 867 $abc$6541$add$demo.v:232$95_Y[15]
.sym 927 DC$SB_IO_OUT
.sym 944 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364
.sym 970 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364
.sym 974 delay[12]
.sym 975 delay[8]
.sym 976 delay[13]
.sym 977 delay[10]
.sym 978 delay[11]
.sym 979 delay[9]
.sym 980 delay[15]
.sym 981 delay[14]
.sym 1091 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[1]_new_
.sym 1093 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[1]_new_
.sym 1097 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 1138 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364
.sym 1205 SCL$SB_IO_OUT
.sym 1208 $0\scl[0:0]
.sym 1245 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5304
.sym 1349 $0\scl[0:0]
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1417 SCL$SB_IO_OUT
.sym 1420 RST$SB_IO_OUT
.sym 1486 RST$SB_IO_OUT
.sym 2065 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 2067 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 2068 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 2115 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 2124 delay[2]
.sym 2126 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 2257 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 2258 $abc$6541$auto$alumacc.cc:491:replace_alu$941[15]
.sym 2263 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 2277 delay[9]
.sym 2278 delay[10]
.sym 2279 delay[11]
.sym 2281 delay[8]
.sym 2288 $PACKER_VCC_NET
.sym 2289 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 2292 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 2296 $PACKER_VCC_NET
.sym 2299 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 2305 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 2307 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 2308 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 2313 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 2315 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 2319 $nextpnr_ICESTORM_LC_9$O
.sym 2322 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 2325 $auto$alumacc.cc:474:replace_alu$939.C[2]
.sym 2327 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 2331 $auto$alumacc.cc:474:replace_alu$939.C[3]
.sym 2333 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 2337 $auto$alumacc.cc:474:replace_alu$939.C[4]
.sym 2340 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 2343 $auto$alumacc.cc:474:replace_alu$939.C[5]
.sym 2345 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 2346 $PACKER_VCC_NET
.sym 2349 $auto$alumacc.cc:474:replace_alu$939.C[6]
.sym 2351 $PACKER_VCC_NET
.sym 2352 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 2355 $auto$alumacc.cc:474:replace_alu$939.C[7]
.sym 2357 $PACKER_VCC_NET
.sym 2358 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 2361 $auto$alumacc.cc:474:replace_alu$939.C[8]
.sym 2364 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 2388 $PACKER_VCC_NET
.sym 2392 $PACKER_VCC_NET
.sym 2393 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 2394 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 2395 delay[0]
.sym 2398 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 2399 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 2417 $auto$alumacc.cc:474:replace_alu$939.C[8]
.sym 2425 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 2429 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 2431 $PACKER_VCC_NET
.sym 2432 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 2434 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 2445 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 2447 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 2449 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 2452 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 2454 $auto$alumacc.cc:474:replace_alu$939.C[9]
.sym 2456 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 2457 $PACKER_VCC_NET
.sym 2460 $auto$alumacc.cc:474:replace_alu$939.C[10]
.sym 2463 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 2466 $auto$alumacc.cc:474:replace_alu$939.C[11]
.sym 2468 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 2472 $auto$alumacc.cc:474:replace_alu$939.C[12]
.sym 2475 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 2478 $auto$alumacc.cc:474:replace_alu$939.C[13]
.sym 2480 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 2481 $PACKER_VCC_NET
.sym 2484 $auto$alumacc.cc:474:replace_alu$939.C[14]
.sym 2486 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 2490 $auto$alumacc.cc:474:replace_alu$939.C[15]
.sym 2492 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 2493 $PACKER_VCC_NET
.sym 2496 $nextpnr_ICESTORM_LC_10$I3
.sym 2498 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 2504 $abc$6541$auto$alumacc.cc:491:replace_alu$974[15]
.sym 2507 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 2510 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 2511 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 2527 $PACKER_VCC_NET
.sym 2528 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 2529 $abc$6541$new_n401_
.sym 2530 delay[15]
.sym 2531 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 2532 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 2534 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 2538 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 2539 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 2543 delay[5]
.sym 2551 $abc$6541$add$demo.v:232$95_Y[5]
.sym 2552 $nextpnr_ICESTORM_LC_10$I3
.sym 2560 delay[9]
.sym 2561 delay[10]
.sym 2562 delay[11]
.sym 2563 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2585[4]_new_
.sym 2565 delay[1]
.sym 2568 delay[9]
.sym 2569 delay[10]
.sym 2570 delay[5]
.sym 2572 delay[8]
.sym 2574 $abc$6541$new_n416_
.sym 2579 delay[0]
.sym 2593 $nextpnr_ICESTORM_LC_10$I3
.sym 2596 delay[1]
.sym 2597 delay[8]
.sym 2598 delay[9]
.sym 2599 delay[0]
.sym 2602 delay[8]
.sym 2610 delay[11]
.sym 2617 delay[10]
.sym 2620 delay[11]
.sym 2621 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2585[4]_new_
.sym 2622 $abc$6541$new_n416_
.sym 2623 delay[10]
.sym 2626 delay[5]
.sym 2635 delay[9]
.sym 2652 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 2653 $abc$6541$new_n414_
.sym 2654 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 2656 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 2657 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 2659 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 2661 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 2663 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 2664 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 2666 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 2667 delay[12]
.sym 2668 delay[2]
.sym 2669 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 2671 delay[1]
.sym 2672 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 2692 delay[4]
.sym 2696 delay[7]
.sym 2698 delay[6]
.sym 2700 delay[4]
.sym 2703 delay[0]
.sym 2704 delay[7]
.sym 2713 $abc$6541$new_n401_
.sym 2716 delay[1]
.sym 2718 $abc$6541$add$demo.v:232$95_Y[5]
.sym 2720 delay[2]
.sym 2721 delay[5]
.sym 2722 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2585[4]_new_
.sym 2725 delay[0]
.sym 2726 delay[1]
.sym 2728 $abc$6541$new_n401_
.sym 2731 delay[7]
.sym 2732 delay[0]
.sym 2733 delay[1]
.sym 2734 delay[6]
.sym 2737 delay[4]
.sym 2738 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2585[4]_new_
.sym 2739 delay[5]
.sym 2740 delay[2]
.sym 2744 delay[7]
.sym 2752 delay[4]
.sym 2755 $abc$6541$new_n401_
.sym 2757 $abc$6541$add$demo.v:232$95_Y[5]
.sym 2761 delay[6]
.sym 2763 delay[7]
.sym 2768 delay[6]
.sym 2771 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364_$glb_ce
.sym 2772 CLK$SB_IO_IN_$glb_clk
.sym 2790 $abc$6541$new_n409_
.sym 2794 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 2796 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 2798 $abc$6541$auto$alumacc.cc:491:replace_alu$941[15]
.sym 2802 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 2803 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 2804 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3655[1]_new_
.sym 2806 delay[2]
.sym 2808 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[2]_new_
.sym 2813 delay[8]
.sym 2817 delay[10]
.sym 2819 delay[11]
.sym 2821 delay[9]
.sym 2827 delay[1]
.sym 2831 $abc$6541$add$demo.v:232$95_Y[4]
.sym 2832 delay[5]
.sym 2835 delay[14]
.sym 2837 $abc$6541$new_n438_
.sym 2839 delay[7]
.sym 2841 $abc$6541$add$demo.v:232$95_Y[6]
.sym 2842 $abc$6541$add$demo.v:232$95_Y[7]
.sym 2843 delay[4]
.sym 2847 $abc$6541$new_n401_
.sym 2849 delay[6]
.sym 2852 delay[3]
.sym 2853 delay[2]
.sym 2855 delay[0]
.sym 2860 $abc$6541$add$demo.v:232$95_Y[4]
.sym 2862 $abc$6541$new_n401_
.sym 2866 delay[5]
.sym 2867 delay[4]
.sym 2868 delay[7]
.sym 2869 delay[6]
.sym 2872 delay[4]
.sym 2873 delay[7]
.sym 2874 delay[6]
.sym 2875 delay[5]
.sym 2878 delay[2]
.sym 2879 delay[3]
.sym 2880 delay[5]
.sym 2881 delay[4]
.sym 2884 $abc$6541$new_n401_
.sym 2886 $abc$6541$add$demo.v:232$95_Y[7]
.sym 2892 delay[14]
.sym 2896 $abc$6541$new_n401_
.sym 2897 $abc$6541$add$demo.v:232$95_Y[6]
.sym 2902 $abc$6541$new_n438_
.sym 2903 delay[1]
.sym 2904 delay[0]
.sym 2905 delay[3]
.sym 2906 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364_$glb_ce
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2909 $abc$6541$auto$alumacc.cc:491:replace_alu$985[15]
.sym 2910 delay[3]
.sym 2911 delay[2]
.sym 2912 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3408[3]_new_
.sym 2913 delay[0]
.sym 2914 $abc$6541$add$demo.v:232$95_Y[0]
.sym 2915 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[3]_new_
.sym 2916 $abc$6541$auto$rtlil.cc:1835:ReduceAnd$965_new_
.sym 2923 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 2924 $PACKER_VCC_NET
.sym 2929 $abc$6541$new_n408_
.sym 2931 delay[14]
.sym 2933 $abc$6541$new_n401_
.sym 2934 delay[0]
.sym 2942 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[0]_new_
.sym 2947 delay[14]
.sym 2962 delay[4]
.sym 2972 delay[5]
.sym 2974 delay[7]
.sym 2976 delay[6]
.sym 2979 delay[1]
.sym 2987 delay[3]
.sym 2988 delay[2]
.sym 2990 delay[0]
.sym 2994 $nextpnr_ICESTORM_LC_4$O
.sym 2996 delay[0]
.sym 3000 $auto$alumacc.cc:474:replace_alu$1009.C[2]
.sym 3003 delay[1]
.sym 3006 $auto$alumacc.cc:474:replace_alu$1009.C[3]
.sym 3008 delay[2]
.sym 3010 $auto$alumacc.cc:474:replace_alu$1009.C[2]
.sym 3012 $auto$alumacc.cc:474:replace_alu$1009.C[4]
.sym 3014 delay[3]
.sym 3016 $auto$alumacc.cc:474:replace_alu$1009.C[3]
.sym 3018 $auto$alumacc.cc:474:replace_alu$1009.C[5]
.sym 3021 delay[4]
.sym 3022 $auto$alumacc.cc:474:replace_alu$1009.C[4]
.sym 3024 $auto$alumacc.cc:474:replace_alu$1009.C[6]
.sym 3027 delay[5]
.sym 3028 $auto$alumacc.cc:474:replace_alu$1009.C[5]
.sym 3030 $auto$alumacc.cc:474:replace_alu$1009.C[7]
.sym 3032 delay[6]
.sym 3034 $auto$alumacc.cc:474:replace_alu$1009.C[6]
.sym 3036 $auto$alumacc.cc:474:replace_alu$1009.C[8]
.sym 3039 delay[7]
.sym 3040 $auto$alumacc.cc:474:replace_alu$1009.C[7]
.sym 3044 $abc$6541$auto$rtlil.cc:1863:Or$947_new_inv_
.sym 3045 $abc$6541$new_n496_
.sym 3046 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 3047 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 3048 $abc$6541$auto$rtlil.cc:1836:ReduceOr$995_new_inv_
.sym 3049 $abc$6541$new_n429_
.sym 3050 $abc$6541$new_n401_
.sym 3051 $abc$6541$new_n402_
.sym 3060 $PACKER_VCC_NET
.sym 3061 $abc$6541$auto$rtlil.cc:1835:ReduceAnd$965_new_
.sym 3067 DC$SB_IO_OUT
.sym 3069 delay[15]
.sym 3073 $abc$6541$new_n401_
.sym 3074 $abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_
.sym 3075 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.sym 3078 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[1]_new_
.sym 3092 $auto$alumacc.cc:474:replace_alu$1009.C[8]
.sym 3097 delay[12]
.sym 3098 delay[8]
.sym 3101 delay[11]
.sym 3107 delay[13]
.sym 3108 delay[10]
.sym 3110 delay[9]
.sym 3111 delay[15]
.sym 3112 delay[14]
.sym 3129 $auto$alumacc.cc:474:replace_alu$1009.C[9]
.sym 3131 delay[8]
.sym 3133 $auto$alumacc.cc:474:replace_alu$1009.C[8]
.sym 3135 $auto$alumacc.cc:474:replace_alu$1009.C[10]
.sym 3137 delay[9]
.sym 3139 $auto$alumacc.cc:474:replace_alu$1009.C[9]
.sym 3141 $auto$alumacc.cc:474:replace_alu$1009.C[11]
.sym 3144 delay[10]
.sym 3145 $auto$alumacc.cc:474:replace_alu$1009.C[10]
.sym 3147 $auto$alumacc.cc:474:replace_alu$1009.C[12]
.sym 3149 delay[11]
.sym 3151 $auto$alumacc.cc:474:replace_alu$1009.C[11]
.sym 3153 $auto$alumacc.cc:474:replace_alu$1009.C[13]
.sym 3156 delay[12]
.sym 3157 $auto$alumacc.cc:474:replace_alu$1009.C[12]
.sym 3159 $auto$alumacc.cc:474:replace_alu$1009.C[14]
.sym 3162 delay[13]
.sym 3163 $auto$alumacc.cc:474:replace_alu$1009.C[13]
.sym 3165 $auto$alumacc.cc:474:replace_alu$1009.C[15]
.sym 3168 delay[14]
.sym 3169 $auto$alumacc.cc:474:replace_alu$1009.C[14]
.sym 3174 delay[15]
.sym 3175 $auto$alumacc.cc:474:replace_alu$1009.C[15]
.sym 3179 $abc$6541$new_n426_
.sym 3180 $abc$6541$new_n518_
.sym 3181 $abc$6541$new_n498_
.sym 3182 $abc$6541$procmux$671.B_AND_S[92]_new_
.sym 3183 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[0]_new_
.sym 3184 $abc$6541$procmux$671.B_AND_S[90]_new_
.sym 3185 $abc$6541$procmux$671.B_AND_S[2]_new_
.sym 3186 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_
.sym 3191 $abc$6541$procmux$671.B_AND_S[22]_new_
.sym 3197 $abc$6541$procmux$671.B_AND_S[74]_new_
.sym 3199 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.sym 3202 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 3207 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 3208 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 3211 delay[12]
.sym 3233 $abc$6541$add$demo.v:232$95_Y[9]
.sym 3235 $abc$6541$add$demo.v:232$95_Y[11]
.sym 3238 $abc$6541$new_n401_
.sym 3239 $abc$6541$add$demo.v:232$95_Y[15]
.sym 3240 $abc$6541$add$demo.v:232$95_Y[8]
.sym 3242 $abc$6541$add$demo.v:232$95_Y[10]
.sym 3244 $abc$6541$add$demo.v:232$95_Y[12]
.sym 3245 $abc$6541$add$demo.v:232$95_Y[13]
.sym 3246 $abc$6541$add$demo.v:232$95_Y[14]
.sym 3265 $abc$6541$new_n401_
.sym 3268 $abc$6541$add$demo.v:232$95_Y[12]
.sym 3271 $abc$6541$add$demo.v:232$95_Y[8]
.sym 3272 $abc$6541$new_n401_
.sym 3277 $abc$6541$new_n401_
.sym 3279 $abc$6541$add$demo.v:232$95_Y[13]
.sym 3285 $abc$6541$add$demo.v:232$95_Y[10]
.sym 3286 $abc$6541$new_n401_
.sym 3290 $abc$6541$add$demo.v:232$95_Y[11]
.sym 3291 $abc$6541$new_n401_
.sym 3297 $abc$6541$add$demo.v:232$95_Y[9]
.sym 3298 $abc$6541$new_n401_
.sym 3302 $abc$6541$add$demo.v:232$95_Y[15]
.sym 3303 $abc$6541$new_n401_
.sym 3307 $abc$6541$add$demo.v:232$95_Y[14]
.sym 3308 $abc$6541$new_n401_
.sym 3311 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364_$glb_ce
.sym 3312 CLK$SB_IO_IN_$glb_clk
.sym 3314 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5304
.sym 3315 $abc$6541$procmux$671.B_AND_S[50]_new_
.sym 3316 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364
.sym 3317 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.sym 3318 $abc$6541$new_n528_
.sym 3319 $abc$6541$new_n459_
.sym 3320 $abc$6541$new_n533_
.sym 3321 RST$SB_IO_OUT
.sym 3330 $abc$6541$procmux$671.B_AND_S[74]_new_
.sym 3337 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5310
.sym 3339 $0\scl[0:0]
.sym 3345 RST$SB_IO_OUT
.sym 3368 delay[8]
.sym 3378 delay[10]
.sym 3379 delay[11]
.sym 3380 delay[9]
.sym 3418 delay[8]
.sym 3419 delay[9]
.sym 3420 delay[11]
.sym 3421 delay[10]
.sym 3430 delay[11]
.sym 3431 delay[10]
.sym 3432 delay[8]
.sym 3433 delay[9]
.sym 3461 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 3462 $abc$6541$new_n533_
.sym 3463 state[0]
.sym 3464 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.sym 3466 $abc$6541$new_n421_
.sym 3473 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364
.sym 3513 SCL$SB_IO_OUT
.sym 3532 $0\scl[0:0]
.sym 3553 $0\scl[0:0]
.sym 3573 SCL$SB_IO_OUT
.sym 3582 CLK$SB_IO_IN_$glb_clk
.sym 3617 $0\scl[0:0]
.sym 4248 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 4250 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 4254 delay[3]
.sym 4376 $abc$6541$auto$alumacc.cc:491:replace_alu$974[15]
.sym 4404 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 4415 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 4419 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 4421 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 4424 delay[0]
.sym 4447 delay[0]
.sym 4472 delay[3]
.sym 4473 delay[2]
.sym 4490 delay[0]
.sym 4502 delay[3]
.sym 4506 delay[2]
.sym 4542 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 4567 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 4569 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 4573 $PACKER_VCC_NET
.sym 4575 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 4577 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 4578 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 4583 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 4593 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 4594 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 4597 $nextpnr_ICESTORM_LC_5$O
.sym 4600 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 4603 $auto$alumacc.cc:474:replace_alu$972.C[2]
.sym 4606 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 4609 $auto$alumacc.cc:474:replace_alu$972.C[3]
.sym 4611 $PACKER_VCC_NET
.sym 4612 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 4615 $auto$alumacc.cc:474:replace_alu$972.C[4]
.sym 4618 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 4621 $auto$alumacc.cc:474:replace_alu$972.C[5]
.sym 4624 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 4627 $auto$alumacc.cc:474:replace_alu$972.C[6]
.sym 4629 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 4630 $PACKER_VCC_NET
.sym 4633 $auto$alumacc.cc:474:replace_alu$972.C[7]
.sym 4635 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 4639 $auto$alumacc.cc:474:replace_alu$972.C[8]
.sym 4641 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 4661 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 4663 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 4666 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 4672 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 4674 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 4675 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 4683 $auto$alumacc.cc:474:replace_alu$972.C[8]
.sym 4697 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 4699 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 4703 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 4706 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 4711 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 4715 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 4716 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 4718 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 4720 $auto$alumacc.cc:474:replace_alu$972.C[9]
.sym 4723 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 4726 $auto$alumacc.cc:474:replace_alu$972.C[10]
.sym 4729 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 4732 $auto$alumacc.cc:474:replace_alu$972.C[11]
.sym 4734 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 4738 $auto$alumacc.cc:474:replace_alu$972.C[12]
.sym 4740 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 4744 $auto$alumacc.cc:474:replace_alu$972.C[13]
.sym 4747 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 4750 $auto$alumacc.cc:474:replace_alu$972.C[14]
.sym 4752 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 4756 $auto$alumacc.cc:474:replace_alu$972.C[15]
.sym 4758 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 4762 $nextpnr_ICESTORM_LC_6$I3
.sym 4764 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 4791 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 4792 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 4798 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 4800 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 4806 $nextpnr_ICESTORM_LC_6$I3
.sym 4827 delay[12]
.sym 4830 delay[15]
.sym 4835 delay[1]
.sym 4847 $nextpnr_ICESTORM_LC_6$I3
.sym 4864 delay[15]
.sym 4881 delay[1]
.sym 4887 delay[12]
.sym 4908 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 4918 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 4920 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 4925 delay[0]
.sym 4928 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 4935 $PACKER_VCC_NET
.sym 4937 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 4938 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 4940 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 4941 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 4943 $PACKER_VCC_NET
.sym 4946 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 4958 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 4960 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 4964 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 4966 $nextpnr_ICESTORM_LC_2$O
.sym 4969 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 4972 $auto$alumacc.cc:474:replace_alu$983.C[2]
.sym 4974 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 4975 $PACKER_VCC_NET
.sym 4978 $auto$alumacc.cc:474:replace_alu$983.C[3]
.sym 4980 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 4984 $auto$alumacc.cc:474:replace_alu$983.C[4]
.sym 4986 $PACKER_VCC_NET
.sym 4987 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 4990 $auto$alumacc.cc:474:replace_alu$983.C[5]
.sym 4992 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 4993 $PACKER_VCC_NET
.sym 4996 $auto$alumacc.cc:474:replace_alu$983.C[6]
.sym 4998 $PACKER_VCC_NET
.sym 4999 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 5002 $auto$alumacc.cc:474:replace_alu$983.C[7]
.sym 5004 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 5005 $PACKER_VCC_NET
.sym 5008 $auto$alumacc.cc:474:replace_alu$983.C[8]
.sym 5011 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 5028 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 5051 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_
.sym 5052 $auto$alumacc.cc:474:replace_alu$983.C[8]
.sym 5058 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 5062 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 5063 $PACKER_VCC_NET
.sym 5064 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 5070 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 5071 $PACKER_VCC_NET
.sym 5072 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 5080 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 5085 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 5088 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 5089 $auto$alumacc.cc:474:replace_alu$983.C[9]
.sym 5091 $PACKER_VCC_NET
.sym 5092 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 5095 $auto$alumacc.cc:474:replace_alu$983.C[10]
.sym 5097 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 5101 $auto$alumacc.cc:474:replace_alu$983.C[11]
.sym 5103 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 5107 $auto$alumacc.cc:474:replace_alu$983.C[12]
.sym 5110 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 5113 $auto$alumacc.cc:474:replace_alu$983.C[13]
.sym 5115 $PACKER_VCC_NET
.sym 5116 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 5119 $auto$alumacc.cc:474:replace_alu$983.C[14]
.sym 5122 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 5125 $auto$alumacc.cc:474:replace_alu$983.C[15]
.sym 5127 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 5128 $PACKER_VCC_NET
.sym 5131 $nextpnr_ICESTORM_LC_3$I3
.sym 5134 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 5152 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 5160 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 5174 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 5175 $nextpnr_ICESTORM_LC_3$I3
.sym 5182 $abc$6541$add$demo.v:232$95_Y[2]
.sym 5183 $abc$6541$add$demo.v:232$95_Y[3]
.sym 5186 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[3]_new_
.sym 5187 $PACKER_VCC_NET
.sym 5189 delay[1]
.sym 5190 delay[2]
.sym 5192 delay[0]
.sym 5194 $abc$6541$new_n401_
.sym 5201 $abc$6541$add$demo.v:232$95_Y[0]
.sym 5202 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[1]_new_
.sym 5204 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[0]_new_
.sym 5205 delay[3]
.sym 5206 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3727[2]_new_
.sym 5216 $nextpnr_ICESTORM_LC_3$I3
.sym 5219 $abc$6541$add$demo.v:232$95_Y[3]
.sym 5221 $abc$6541$new_n401_
.sym 5226 $abc$6541$new_n401_
.sym 5227 $abc$6541$add$demo.v:232$95_Y[2]
.sym 5231 delay[2]
.sym 5232 delay[3]
.sym 5233 delay[0]
.sym 5234 delay[1]
.sym 5238 $abc$6541$add$demo.v:232$95_Y[0]
.sym 5240 $abc$6541$new_n401_
.sym 5243 $PACKER_VCC_NET
.sym 5245 delay[0]
.sym 5249 delay[1]
.sym 5250 delay[0]
.sym 5251 delay[3]
.sym 5252 delay[2]
.sym 5255 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[0]_new_
.sym 5256 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[1]_new_
.sym 5257 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3727[2]_new_
.sym 5258 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[3]_new_
.sym 5259 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364_$glb_ce
.sym 5260 CLK$SB_IO_IN_$glb_clk
.sym 5276 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 5286 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5304
.sym 5288 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 5291 $abc$6541$new_n421_
.sym 5292 $abc$6541$new_n434_
.sym 5303 $abc$6541$auto$alumacc.cc:491:replace_alu$985[15]
.sym 5304 $abc$6541$procmux$671.B_AND_S[74]_new_
.sym 5305 $abc$6541$new_n498_
.sym 5306 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3408[3]_new_
.sym 5308 $abc$6541$procmux$671.B_AND_S[22]_new_
.sym 5310 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_
.sym 5311 $abc$6541$new_n426_
.sym 5312 $abc$6541$auto$alumacc.cc:491:replace_alu$941[15]
.sym 5314 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[2]_new_
.sym 5315 state[2]
.sym 5316 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 5317 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[3]_new_
.sym 5318 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3655[1]_new_
.sym 5319 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 5325 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.sym 5326 $abc$6541$new_n402_
.sym 5327 $abc$6541$auto$alumacc.cc:491:replace_alu$974[15]
.sym 5329 delay[13]
.sym 5330 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[1]_new_
.sym 5332 $abc$6541$new_n429_
.sym 5336 $abc$6541$new_n429_
.sym 5337 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[3]_new_
.sym 5338 $abc$6541$auto$alumacc.cc:491:replace_alu$941[15]
.sym 5342 state[2]
.sym 5343 $abc$6541$new_n498_
.sym 5344 $abc$6541$new_n426_
.sym 5351 delay[13]
.sym 5354 $abc$6541$auto$alumacc.cc:491:replace_alu$974[15]
.sym 5355 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.sym 5357 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3655[1]_new_
.sym 5360 $abc$6541$new_n429_
.sym 5361 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3408[3]_new_
.sym 5362 $abc$6541$auto$alumacc.cc:491:replace_alu$985[15]
.sym 5366 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_
.sym 5367 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[2]_new_
.sym 5369 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[1]_new_
.sym 5373 $abc$6541$new_n426_
.sym 5375 $abc$6541$new_n402_
.sym 5378 $abc$6541$procmux$671.B_AND_S[22]_new_
.sym 5379 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 5380 $abc$6541$procmux$671.B_AND_S[74]_new_
.sym 5381 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 5397 $0\scl[0:0]
.sym 5399 state[3]
.sym 5401 $abc$6541$new_n496_
.sym 5403 state[2]
.sym 5405 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 5410 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 5417 $abc$6541$procmux$650_CMP_new_
.sym 5418 $abc$6541$procmux$671.B_AND_S[49]_new_
.sym 5426 $abc$6541$auto$rtlil.cc:1863:Or$947_new_inv_
.sym 5427 state[1]
.sym 5428 delay[13]
.sym 5429 $abc$6541$procmux$671.B_AND_S[92]_new_
.sym 5430 $abc$6541$auto$rtlil.cc:1836:ReduceOr$995_new_inv_
.sym 5431 $abc$6541$procmux$671.B_AND_S[90]_new_
.sym 5432 delay[15]
.sym 5433 delay[14]
.sym 5434 delay[12]
.sym 5435 $abc$6541$procmux$671.B_AND_S[50]_new_
.sym 5436 $abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_
.sym 5437 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 5439 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 5440 $abc$6541$new_n500_
.sym 5441 $abc$6541$procmux$671.B_AND_S[74]_new_
.sym 5448 $abc$6541$procmux$671.B_AND_S[2]_new_
.sym 5451 $abc$6541$new_n421_
.sym 5452 $abc$6541$new_n434_
.sym 5459 $abc$6541$procmux$671.B_AND_S[2]_new_
.sym 5460 $abc$6541$procmux$671.B_AND_S[90]_new_
.sym 5461 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 5462 $abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_
.sym 5465 $abc$6541$procmux$671.B_AND_S[90]_new_
.sym 5466 $abc$6541$auto$rtlil.cc:1863:Or$947_new_inv_
.sym 5467 state[1]
.sym 5468 $abc$6541$new_n421_
.sym 5471 $abc$6541$procmux$671.B_AND_S[50]_new_
.sym 5472 $abc$6541$procmux$671.B_AND_S[92]_new_
.sym 5473 $abc$6541$procmux$671.B_AND_S[74]_new_
.sym 5474 $abc$6541$new_n500_
.sym 5478 $abc$6541$auto$rtlil.cc:1836:ReduceOr$995_new_inv_
.sym 5479 $abc$6541$new_n434_
.sym 5480 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 5483 delay[13]
.sym 5484 delay[12]
.sym 5485 delay[15]
.sym 5486 delay[14]
.sym 5490 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 5491 $abc$6541$new_n434_
.sym 5492 $abc$6541$auto$rtlil.cc:1836:ReduceOr$995_new_inv_
.sym 5495 $abc$6541$auto$rtlil.cc:1863:Or$947_new_inv_
.sym 5496 state[1]
.sym 5497 $abc$6541$new_n421_
.sym 5501 delay[14]
.sym 5502 delay[13]
.sym 5503 delay[12]
.sym 5504 delay[15]
.sym 5521 state[1]
.sym 5522 $abc$6541$procmux$671.B_AND_S[90]_new_
.sym 5524 $abc$6541$new_n518_
.sym 5528 $abc$6541$new_n500_
.sym 5530 DC$SB_IO_OUT
.sym 5543 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_
.sym 5549 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 5550 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 5551 $abc$6541$new_n434_
.sym 5552 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[1]_new_
.sym 5553 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 5554 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 5555 $abc$6541$new_n421_
.sym 5556 state[0]
.sym 5559 $abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_
.sym 5560 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 5561 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[0]_new_
.sym 5562 $abc$6541$new_n459_
.sym 5563 $abc$6541$procmux$671.B_AND_S[45]_new_
.sym 5572 RST$SB_IO_OUT
.sym 5573 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5304
.sym 5576 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5304
.sym 5577 $abc$6541$procmux$650_CMP_new_
.sym 5578 $abc$6541$procmux$671.B_AND_S[49]_new_
.sym 5579 $0\scl[0:0]
.sym 5582 $abc$6541$new_n434_
.sym 5583 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 5588 $0\scl[0:0]
.sym 5591 $abc$6541$procmux$671.B_AND_S[49]_new_
.sym 5594 $abc$6541$new_n434_
.sym 5595 $abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_
.sym 5596 $abc$6541$new_n459_
.sym 5597 state[0]
.sym 5600 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[1]_new_
.sym 5602 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[0]_new_
.sym 5606 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 5607 $0\scl[0:0]
.sym 5608 $abc$6541$new_n421_
.sym 5609 $abc$6541$procmux$671.B_AND_S[45]_new_
.sym 5612 $abc$6541$procmux$650_CMP_new_
.sym 5613 $abc$6541$new_n434_
.sym 5614 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 5615 $abc$6541$new_n421_
.sym 5618 $abc$6541$new_n459_
.sym 5619 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5304
.sym 5620 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 5621 $abc$6541$procmux$671.B_AND_S[45]_new_
.sym 5624 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 5625 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 5626 RST$SB_IO_OUT
.sym 5627 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 5628 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5304
.sym 5629 CLK$SB_IO_IN_$glb_clk
.sym 5644 $0\scl[0:0]
.sym 5645 $abc$6541$new_n434_
.sym 5647 $abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_
.sym 5649 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 5651 $abc$6541$procmux$671.B_AND_S[45]_new_
.sym 5660 $abc$6541$new_n528_
.sym 5766 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 6616 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 6706 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 6714 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 6719 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 6720 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 6764 $abc$6541$auto$rtlil.cc:1863:Or$958_new_inv_
.sym 6811 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 6813 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 6815 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 6822 $abc$6541$new_n408_
.sym 6913 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_
.sym 7013 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 7014 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 7018 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 7023 $abc$6541$auto$rtlil.cc:1863:Or$958_new_inv_
.sym 7030 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 7070 $abc$6541$procmux$671.B_AND_S[74]_new_
.sym 7072 $abc$6541$procmux$671.B_AND_S[18]_new_
.sym 7074 $abc$6541$procmux$671.B_AND_S[21]_new_
.sym 7076 $abc$6541$procmux$671.B_AND_S[22]_new_
.sym 7113 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 7172 state[4]
.sym 7173 state[3]
.sym 7174 $abc$6541$new_n519_
.sym 7175 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4720[1]_new_inv_
.sym 7176 $abc$6541$new_n495_
.sym 7177 $abc$6541$new_n526_
.sym 7178 state[2]
.sym 7179 $abc$6541$procmux$671.B_AND_S[12]_new_
.sym 7233 $abc$6541$new_n421_
.sym 7237 state[3]
.sym 7274 DC$SB_IO_OUT
.sym 7275 $abc$6541$new_n527_
.sym 7276 $abc$6541$new_n517_
.sym 7277 $abc$6541$new_n503_
.sym 7278 $abc$6541$new_n501_
.sym 7279 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.sym 7280 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5310
.sym 7281 $abc$6541$new_n500_
.sym 7322 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 7333 $abc$6541$procmux$650_CMP_new_
.sym 7335 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 7336 state[2]
.sym 7337 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 7376 $abc$6541$new_n532_
.sym 7377 $abc$6541$new_n434_
.sym 7378 $0\dc[0:0]
.sym 7379 $abc$6541$new_n421_
.sym 7380 $abc$6541$new_n476_
.sym 7381 $abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_
.sym 7382 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 7383 $abc$6541$procmux$671.B_AND_S[45]_new_
.sym 7420 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 7422 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 7424 $abc$6541$new_n237_
.sym 7426 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 7429 $abc$6541$new_n528_
.sym 7436 state[0]
.sym 7439 state[3]
.sym 7478 $abc$6541$new_n440_
.sym 7479 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.sym 7480 $abc$6541$procmux$650_CMP_new_
.sym 7481 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 7482 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 7483 $abc$6541$new_n442_
.sym 7484 $abc$6541$new_n441_
.sym 7485 $abc$6541$procmux$671.B_AND_S[49]_new_
.sym 7521 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 7523 $abc$6541$new_n421_
.sym 7525 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 7529 $abc$6541$new_n434_
.sym 7627 $abc$6541$procmux$671.B_AND_S[49]_new_
.sym 7633 $abc$6541$procmux$650_CMP_new_
.sym 8142 $abc$6541$new_n440_
.sym 8290 $PACKER_VCC_NET
.sym 8297 $PACKER_VCC_NET
.sym 8429 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 8432 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 8433 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 8436 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 8437 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 8440 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 8451 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 8453 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 8457 $PACKER_VCC_NET
.sym 8462 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 8463 $PACKER_VCC_NET
.sym 8464 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 8467 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 8472 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 8475 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 8477 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 8478 $nextpnr_ICESTORM_LC_1$O
.sym 8480 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 8484 $auto$alumacc.cc:474:replace_alu$950.C[2]
.sym 8487 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 8490 $auto$alumacc.cc:474:replace_alu$950.C[3]
.sym 8493 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 8496 $auto$alumacc.cc:474:replace_alu$950.C[4]
.sym 8498 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 8499 $PACKER_VCC_NET
.sym 8502 $auto$alumacc.cc:474:replace_alu$950.C[5]
.sym 8505 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 8508 $auto$alumacc.cc:474:replace_alu$950.C[6]
.sym 8511 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 8514 $auto$alumacc.cc:474:replace_alu$950.C[7]
.sym 8516 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 8517 $PACKER_VCC_NET
.sym 8520 $auto$alumacc.cc:474:replace_alu$950.C[8]
.sym 8522 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 8553 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 8555 $abc$6541$new_n409_
.sym 8560 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 8561 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 8564 $auto$alumacc.cc:474:replace_alu$950.C[8]
.sym 8569 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 8583 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 8592 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 8593 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 8594 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 8596 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 8597 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 8600 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 8601 $auto$alumacc.cc:474:replace_alu$950.C[9]
.sym 8604 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 8607 $auto$alumacc.cc:474:replace_alu$950.C[10]
.sym 8610 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 8613 $auto$alumacc.cc:474:replace_alu$950.C[11]
.sym 8615 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 8619 $auto$alumacc.cc:474:replace_alu$950.C[12]
.sym 8621 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 8625 $auto$alumacc.cc:474:replace_alu$950.C[13]
.sym 8627 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 8631 $auto$alumacc.cc:474:replace_alu$950.C[14]
.sym 8633 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 8637 $auto$alumacc.cc:474:replace_alu$950.C[15]
.sym 8640 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 8643 $abc$6541$auto$alumacc.cc:491:replace_alu$952[15]
.sym 8646 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 8658 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 8676 $abc$6541$new_n408_
.sym 8677 $PACKER_VCC_NET
.sym 8680 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 8684 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.sym 8687 $abc$6541$auto$alumacc.cc:491:replace_alu$952[15]
.sym 8708 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.sym 8715 $abc$6541$new_n409_
.sym 8721 $abc$6541$new_n408_
.sym 8725 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.sym 8726 $abc$6541$new_n409_
.sym 8727 $abc$6541$new_n408_
.sym 8728 $abc$6541$auto$alumacc.cc:491:replace_alu$952[15]
.sym 8774 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6019
.sym 8780 cmd_counter[1]
.sym 8786 $abc$6541$auto$rtlil.cc:1863:Or$958_new_inv_
.sym 8791 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 8794 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 8818 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 8821 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 8826 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 8828 $PACKER_VCC_NET
.sym 8829 $PACKER_VCC_NET
.sym 8830 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 8832 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 8836 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 8839 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 8842 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 8847 $nextpnr_ICESTORM_LC_8$O
.sym 8849 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 8853 $auto$alumacc.cc:474:replace_alu$961.C[2]
.sym 8856 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 8859 $auto$alumacc.cc:474:replace_alu$961.C[3]
.sym 8862 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 8865 $auto$alumacc.cc:474:replace_alu$961.C[4]
.sym 8867 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 8871 $auto$alumacc.cc:474:replace_alu$961.C[5]
.sym 8873 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 8877 $auto$alumacc.cc:474:replace_alu$961.C[6]
.sym 8879 $PACKER_VCC_NET
.sym 8880 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 8883 $auto$alumacc.cc:474:replace_alu$961.C[7]
.sym 8885 $PACKER_VCC_NET
.sym 8886 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 8889 $auto$alumacc.cc:474:replace_alu$961.C[8]
.sym 8891 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 8892 $PACKER_VCC_NET
.sym 8898 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 8902 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 8912 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 8917 $PACKER_VCC_NET
.sym 8922 $abc$6541$procmux$671.B_AND_S[22]_new_
.sym 8923 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 8924 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 8926 $abc$6541$procmux$671.B_AND_S[74]_new_
.sym 8928 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 8929 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 8931 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 8933 $auto$alumacc.cc:474:replace_alu$961.C[8]
.sym 8938 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 8941 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 8942 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 8949 $PACKER_VCC_NET
.sym 8952 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 8955 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 8961 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 8963 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 8969 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 8970 $auto$alumacc.cc:474:replace_alu$961.C[9]
.sym 8972 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 8973 $PACKER_VCC_NET
.sym 8976 $auto$alumacc.cc:474:replace_alu$961.C[10]
.sym 8978 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 8982 $auto$alumacc.cc:474:replace_alu$961.C[11]
.sym 8985 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 8988 $auto$alumacc.cc:474:replace_alu$961.C[12]
.sym 8991 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 8994 $auto$alumacc.cc:474:replace_alu$961.C[13]
.sym 8997 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 9000 $auto$alumacc.cc:474:replace_alu$961.C[14]
.sym 9003 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 9006 $auto$alumacc.cc:474:replace_alu$961.C[15]
.sym 9008 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 9012 $abc$6541$auto$alumacc.cc:491:replace_alu$963[15]
.sym 9014 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 9020 $abc$6541$new_n494_
.sym 9021 $abc$6541$new_n465_
.sym 9022 $abc$6541$new_n508_
.sym 9023 $abc$6541$procmux$740_Y[0]_new_inv_
.sym 9024 $abc$6541$procmux$740_Y[1]_new_inv_
.sym 9025 $abc$6541$new_n492_
.sym 9026 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4743[3]_new_
.sym 9027 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4697[3]_new_
.sym 9044 DC$SB_IO_OUT
.sym 9046 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5310
.sym 9052 $abc$6541$procmux$671.B_AND_S[74]_new_
.sym 9054 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.sym 9056 $abc$6541$auto$alumacc.cc:491:replace_alu$963[15]
.sym 9066 $abc$6541$auto$rtlil.cc:1863:Or$958_new_inv_
.sym 9070 $abc$6541$procmux$650_CMP_new_
.sym 9074 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 9083 $abc$6541$auto$rtlil.cc:1835:ReduceAnd$965_new_
.sym 9087 state[1]
.sym 9088 $abc$6541$new_n421_
.sym 9089 $abc$6541$procmux$671.B_AND_S[21]_new_
.sym 9094 $abc$6541$auto$rtlil.cc:1835:ReduceAnd$965_new_
.sym 9095 state[1]
.sym 9096 $abc$6541$new_n421_
.sym 9097 $abc$6541$auto$alumacc.cc:491:replace_alu$963[15]
.sym 9106 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 9109 $abc$6541$procmux$671.B_AND_S[21]_new_
.sym 9118 $abc$6541$procmux$650_CMP_new_
.sym 9121 $abc$6541$auto$rtlil.cc:1863:Or$958_new_inv_
.sym 9130 $abc$6541$procmux$650_CMP_new_
.sym 9133 $abc$6541$auto$rtlil.cc:1863:Or$958_new_inv_
.sym 9143 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[6]_new_
.sym 9144 state[0]
.sym 9145 state[1]
.sym 9146 $abc$6541$new_n524_
.sym 9147 $abc$6541$new_n509_
.sym 9148 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4799[2]_new_inv_
.sym 9149 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 9150 $abc$6541$new_n472_
.sym 9166 $abc$6541$procmux$650_CMP_new_
.sym 9167 $abc$6541$new_n533_
.sym 9169 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 9171 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.sym 9172 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 9173 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 9175 state[4]
.sym 9176 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 9177 state[3]
.sym 9178 state[0]
.sym 9185 $abc$6541$new_n527_
.sym 9187 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4720[1]_new_inv_
.sym 9188 $abc$6541$new_n495_
.sym 9190 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4743[3]_new_
.sym 9191 $abc$6541$procmux$671.B_AND_S[12]_new_
.sym 9193 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 9194 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 9195 $abc$6541$new_n503_
.sym 9196 $abc$6541$procmux$671.B_AND_S[21]_new_
.sym 9198 $abc$6541$procmux$671.B_AND_S[22]_new_
.sym 9199 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4697[3]_new_
.sym 9200 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 9201 state[0]
.sym 9202 $abc$6541$new_n496_
.sym 9205 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4799[2]_new_inv_
.sym 9207 $abc$6541$new_n472_
.sym 9209 state[0]
.sym 9210 state[1]
.sym 9211 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.sym 9213 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 9214 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 9215 $abc$6541$new_n440_
.sym 9217 $abc$6541$new_n440_
.sym 9218 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 9219 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4697[3]_new_
.sym 9220 $abc$6541$procmux$671.B_AND_S[22]_new_
.sym 9223 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4720[1]_new_inv_
.sym 9224 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 9225 $abc$6541$new_n472_
.sym 9226 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4697[3]_new_
.sym 9229 $abc$6541$new_n440_
.sym 9230 state[1]
.sym 9231 state[0]
.sym 9232 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 9235 $abc$6541$procmux$671.B_AND_S[21]_new_
.sym 9237 $abc$6541$procmux$671.B_AND_S[12]_new_
.sym 9241 $abc$6541$new_n496_
.sym 9242 $abc$6541$procmux$671.B_AND_S[21]_new_
.sym 9243 $abc$6541$new_n503_
.sym 9244 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 9247 $abc$6541$new_n527_
.sym 9248 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 9249 $abc$6541$procmux$671.B_AND_S[12]_new_
.sym 9250 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 9253 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4743[3]_new_
.sym 9254 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4799[2]_new_inv_
.sym 9255 $abc$6541$new_n495_
.sym 9259 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 9260 $abc$6541$new_n440_
.sym 9261 state[0]
.sym 9263 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.sym 9264 CLK$SB_IO_IN_$glb_clk
.sym 9266 $abc$6541$new_n474_
.sym 9267 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 9268 $abc$6541$new_n473_
.sym 9269 $PACKER_GND_NET
.sym 9270 state[5]
.sym 9271 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 9272 $abc$6541$new_n237_
.sym 9273 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 9282 state[3]
.sym 9285 $abc$6541$auto$wreduce.cc:455:run$917[1]_new_inv_
.sym 9287 state[0]
.sym 9290 state[1]
.sym 9296 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 9298 DC$SB_IO_OUT
.sym 9299 state[2]
.sym 9309 $abc$6541$new_n519_
.sym 9311 $abc$6541$new_n501_
.sym 9313 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 9314 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 9315 $abc$6541$new_n532_
.sym 9316 state[0]
.sym 9317 $0\dc[0:0]
.sym 9318 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5310
.sym 9319 $abc$6541$new_n528_
.sym 9322 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 9325 $abc$6541$new_n518_
.sym 9327 $abc$6541$new_n533_
.sym 9329 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 9330 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 9331 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[4]_new_inv_
.sym 9333 $abc$6541$procmux$671.B_AND_S[90]_new_
.sym 9334 $abc$6541$new_n252_
.sym 9336 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_
.sym 9337 $abc$6541$new_n521_
.sym 9338 $abc$6541$new_n500_
.sym 9341 $0\dc[0:0]
.sym 9346 $abc$6541$procmux$671.B_AND_S[90]_new_
.sym 9347 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 9348 $abc$6541$new_n528_
.sym 9349 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 9352 $abc$6541$new_n518_
.sym 9353 $abc$6541$new_n521_
.sym 9354 $abc$6541$new_n519_
.sym 9355 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[4]_new_inv_
.sym 9358 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 9359 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_
.sym 9361 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 9364 state[0]
.sym 9365 $0\dc[0:0]
.sym 9366 $abc$6541$new_n252_
.sym 9370 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[4]_new_inv_
.sym 9371 $abc$6541$new_n500_
.sym 9372 $abc$6541$new_n532_
.sym 9373 $abc$6541$new_n533_
.sym 9376 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_
.sym 9378 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 9379 $0\dc[0:0]
.sym 9383 $abc$6541$new_n501_
.sym 9384 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 9386 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5310
.sym 9387 CLK$SB_IO_IN_$glb_clk
.sym 9389 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[4]_new_inv_
.sym 9390 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 9391 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 9392 $abc$6541$new_n252_
.sym 9393 $abc$6541$new_n475_
.sym 9394 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_
.sym 9395 $abc$6541$new_n521_
.sym 9396 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_
.sym 9420 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.sym 9422 state[0]
.sym 9430 $abc$6541$new_n440_
.sym 9431 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.sym 9432 $0\dc[0:0]
.sym 9433 $abc$6541$new_n421_
.sym 9434 state[2]
.sym 9437 $abc$6541$procmux$671.B_AND_S[45]_new_
.sym 9438 $abc$6541$new_n440_
.sym 9439 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 9440 state[3]
.sym 9444 $abc$6541$new_n237_
.sym 9447 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 9448 state[0]
.sym 9449 $abc$6541$new_n252_
.sym 9450 state[1]
.sym 9458 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 9459 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_
.sym 9463 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_
.sym 9465 $abc$6541$new_n440_
.sym 9466 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 9469 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 9471 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.sym 9475 state[2]
.sym 9476 state[3]
.sym 9477 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 9478 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 9481 state[3]
.sym 9482 state[0]
.sym 9483 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 9484 state[2]
.sym 9487 state[1]
.sym 9488 $abc$6541$procmux$671.B_AND_S[45]_new_
.sym 9489 $0\dc[0:0]
.sym 9490 $abc$6541$new_n421_
.sym 9493 $abc$6541$new_n440_
.sym 9494 state[1]
.sym 9495 $abc$6541$new_n252_
.sym 9496 state[0]
.sym 9500 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.sym 9502 $abc$6541$new_n237_
.sym 9505 state[3]
.sym 9507 $abc$6541$new_n237_
.sym 9508 state[2]
.sym 9512 CS$SB_IO_OUT
.sym 9513 $abc$6541$new_n419_
.sym 9514 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5322
.sym 9515 $abc$6541$procmux$804.B_AND_S[1]_new_
.sym 9516 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 9518 $abc$6541$new_n464_
.sym 9554 state[2]
.sym 9555 state[0]
.sym 9558 state[3]
.sym 9562 state[1]
.sym 9563 state[0]
.sym 9567 $abc$6541$new_n441_
.sym 9568 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_
.sym 9570 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.sym 9574 $abc$6541$new_n442_
.sym 9578 $abc$6541$new_n419_
.sym 9586 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_
.sym 9587 $abc$6541$new_n442_
.sym 9589 $abc$6541$new_n441_
.sym 9592 state[3]
.sym 9594 state[2]
.sym 9598 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_
.sym 9599 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.sym 9600 state[1]
.sym 9601 state[0]
.sym 9605 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_
.sym 9606 $abc$6541$new_n441_
.sym 9611 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.sym 9612 $abc$6541$new_n419_
.sym 9616 state[2]
.sym 9617 state[1]
.sym 9618 state[3]
.sym 9619 state[0]
.sym 9622 state[1]
.sym 9623 state[2]
.sym 9624 state[0]
.sym 9625 state[3]
.sym 9628 state[2]
.sym 9629 $abc$6541$new_n419_
.sym 9630 state[3]
.sym 9658 $0\scl[0:0]
.sym 9663 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 10406 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 10415 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460
.sym 10419 $abc$6541$procmux$559_Y[4]_new_
.sym 10513 $abc$6541$new_n307_
.sym 10514 $abc$6541$procmux$556.B_AND_S[14]_new_
.sym 10516 $abc$6541$procmux$559_Y[4]_new_
.sym 10517 $abc$6541$new_n298_
.sym 10518 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 10519 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$1983[2]_new_inv_
.sym 10520 $abc$6541$auto$opt_reduce.cc:132:opt_mux$894_new_inv_
.sym 10636 $abc$6541$new_n293_
.sym 10637 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[5]_new_inv_
.sym 10638 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_
.sym 10639 $abc$6541$new_n274_
.sym 10640 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 10641 $abc$6541$new_n294_
.sym 10642 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 10643 $abc$6541$new_n287_
.sym 10651 $abc$6541$procmux$559_Y[4]_new_
.sym 10653 $PACKER_VCC_NET
.sym 10659 $PACKER_VCC_NET
.sym 10661 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 10665 $PACKER_VCC_NET
.sym 10666 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 10670 $PACKER_VCC_NET
.sym 10681 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 10691 $PACKER_VCC_NET
.sym 10692 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 10693 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 10698 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 10701 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 10703 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 10704 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 10708 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 10709 $nextpnr_ICESTORM_LC_0$O
.sym 10712 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 10715 $auto$alumacc.cc:474:replace_alu$996.C[3]
.sym 10717 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 10721 $auto$alumacc.cc:474:replace_alu$996.C[4]
.sym 10723 $PACKER_VCC_NET
.sym 10724 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 10727 $auto$alumacc.cc:474:replace_alu$996.C[5]
.sym 10730 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 10733 $auto$alumacc.cc:474:replace_alu$996.C[6]
.sym 10735 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 10739 $auto$alumacc.cc:474:replace_alu$996.C[7]
.sym 10742 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 10745 $auto$alumacc.cc:474:replace_alu$996.C[8]
.sym 10748 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 10751 $auto$alumacc.cc:474:replace_alu$996.C[9]
.sym 10753 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 10754 $PACKER_VCC_NET
.sym 10761 $abc$6541$sub$demo.v:337$109_Y[2]
.sym 10762 $abc$6541$sub$demo.v:337$109_Y[3]
.sym 10763 $abc$6541$sub$demo.v:337$109_Y[4]
.sym 10764 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 10765 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 10766 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 10779 $PACKER_VCC_NET
.sym 10782 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_
.sym 10784 $abc$6541$new_n237_
.sym 10786 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 10787 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 10790 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 10794 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 10795 $auto$alumacc.cc:474:replace_alu$996.C[9]
.sym 10801 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 10802 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 10805 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 10806 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 10808 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 10809 $abc$6541$new_n414_
.sym 10811 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 10819 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_
.sym 10820 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 10824 $abc$6541$new_n408_
.sym 10825 $PACKER_VCC_NET
.sym 10830 $PACKER_VCC_NET
.sym 10832 $auto$alumacc.cc:474:replace_alu$996.C[10]
.sym 10835 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 10838 $auto$alumacc.cc:474:replace_alu$996.C[11]
.sym 10840 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 10841 $PACKER_VCC_NET
.sym 10844 $auto$alumacc.cc:474:replace_alu$996.C[12]
.sym 10846 $PACKER_VCC_NET
.sym 10847 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 10850 $auto$alumacc.cc:474:replace_alu$996.C[13]
.sym 10852 $PACKER_VCC_NET
.sym 10853 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 10856 $auto$alumacc.cc:474:replace_alu$996.C[14]
.sym 10858 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 10862 $auto$alumacc.cc:474:replace_alu$996.C[15]
.sym 10864 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 10865 $PACKER_VCC_NET
.sym 10868 $abc$6541$auto$alumacc.cc:491:replace_alu$998[15]
.sym 10870 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 10875 $abc$6541$new_n408_
.sym 10876 $abc$6541$new_n414_
.sym 10877 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_
.sym 10878 $abc$6541$auto$alumacc.cc:491:replace_alu$998[15]
.sym 10884 cmd_counter[2]
.sym 10885 cmd_counter[3]
.sym 10886 cmd_counter[4]
.sym 10888 $abc$6541$new_n467_
.sym 10889 cmd_counter[0]
.sym 10895 $abc$6541$new_n414_
.sym 10902 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 10904 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 10908 $abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.sym 10912 $abc$6541$procmux$559_Y[4]_new_
.sym 10914 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6019
.sym 10916 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460
.sym 10917 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 10925 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6019
.sym 10937 cmd_counter[1]
.sym 10938 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 10954 cmd_counter[0]
.sym 10956 cmd_counter[0]
.sym 10958 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 10995 cmd_counter[1]
.sym 11002 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6019
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11005 $abc$6541$new_n305_
.sym 11006 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$1938[0]_new_inv_
.sym 11007 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_
.sym 11008 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460
.sym 11009 $abc$6541$auto$wreduce.cc:455:run$909[3]_new_
.sym 11011 $abc$6541$new_n493_
.sym 11012 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 11029 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 11052 cmd_counter[1]
.sym 11060 $abc$6541$new_n467_
.sym 11061 cmd_counter[0]
.sym 11085 $abc$6541$new_n467_
.sym 11086 cmd_counter[1]
.sym 11088 cmd_counter[0]
.sym 11110 cmd_counter[0]
.sym 11111 $abc$6541$new_n467_
.sym 11112 cmd_counter[1]
.sym 11129 $abc$6541$procmux$768_Y[3]_new_inv_
.sym 11132 pixel_data[12]
.sym 11134 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 11135 pixel_data[4]
.sym 11145 $PACKER_VCC_NET
.sym 11150 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 11153 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 11154 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 11155 DC$SB_IO_OUT
.sym 11156 $PACKER_VCC_NET
.sym 11161 state[1]
.sym 11162 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 11170 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 11171 $abc$6541$new_n508_
.sym 11173 $abc$6541$auto$wreduce.cc:455:run$909[3]_new_
.sym 11174 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 11175 $abc$6541$new_n493_
.sym 11178 $abc$6541$new_n465_
.sym 11179 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_
.sym 11181 $abc$6541$auto$wreduce.cc:455:run$909[3]_new_
.sym 11182 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 11184 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 11185 $abc$6541$new_n494_
.sym 11186 DC$SB_IO_OUT
.sym 11190 $abc$6541$new_n492_
.sym 11193 $abc$6541$new_n494_
.sym 11194 DC$SB_IO_OUT
.sym 11198 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 11203 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 11205 DC$SB_IO_OUT
.sym 11208 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 11209 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 11210 DC$SB_IO_OUT
.sym 11214 $abc$6541$new_n493_
.sym 11215 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 11216 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 11217 DC$SB_IO_OUT
.sym 11220 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 11221 DC$SB_IO_OUT
.sym 11222 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 11223 $abc$6541$auto$wreduce.cc:455:run$909[3]_new_
.sym 11226 $abc$6541$new_n508_
.sym 11227 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_
.sym 11228 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 11229 $abc$6541$new_n494_
.sym 11232 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 11233 $abc$6541$new_n493_
.sym 11234 DC$SB_IO_OUT
.sym 11235 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 11238 $abc$6541$new_n494_
.sym 11239 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_
.sym 11240 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 11241 $abc$6541$new_n492_
.sym 11244 $abc$6541$auto$wreduce.cc:455:run$909[3]_new_
.sym 11245 $abc$6541$new_n465_
.sym 11246 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 11247 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 11251 MOSI$SB_IO_OUT
.sym 11252 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 11253 $abc$6541$new_n608_
.sym 11254 $abc$6541$auto$wreduce.cc:455:run$919[1]_new_inv_
.sym 11255 $abc$6541$new_n606_
.sym 11256 $abc$6541$new_n607_
.sym 11257 $abc$6541$auto$wreduce.cc:455:run$919[3]_new_inv_
.sym 11258 $abc$6541$procmux$671.B_AND_S[61]_new_inv_
.sym 11268 $abc$6541$auto$wreduce.cc:455:run$917[3]_new_inv_
.sym 11271 $PACKER_VCC_NET
.sym 11274 DC$SB_IO_OUT
.sym 11276 $abc$6541$new_n237_
.sym 11277 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5316
.sym 11278 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 11279 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 11280 $abc$6541$new_n483_
.sym 11281 $abc$6541$new_n252_
.sym 11282 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 11286 $abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_
.sym 11292 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[6]_new_
.sym 11293 $abc$6541$procmux$768_Y[3]_new_inv_
.sym 11294 state[1]
.sym 11295 $abc$6541$procmux$740_Y[0]_new_inv_
.sym 11296 $abc$6541$new_n509_
.sym 11297 $abc$6541$new_n526_
.sym 11298 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 11299 $abc$6541$new_n252_
.sym 11301 state[3]
.sym 11302 $abc$6541$new_n473_
.sym 11303 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.sym 11304 $abc$6541$procmux$740_Y[1]_new_inv_
.sym 11305 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4799[2]_new_inv_
.sym 11306 state[2]
.sym 11310 $abc$6541$new_n517_
.sym 11311 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 11312 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 11313 $0\scl[0:0]
.sym 11314 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 11317 state[0]
.sym 11318 $abc$6541$procmux$671.B_AND_S[18]_new_
.sym 11319 $abc$6541$new_n524_
.sym 11320 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 11323 $abc$6541$procmux$671.B_AND_S[61]_new_inv_
.sym 11325 state[1]
.sym 11326 $abc$6541$new_n252_
.sym 11327 state[0]
.sym 11328 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 11331 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 11333 $abc$6541$procmux$740_Y[0]_new_inv_
.sym 11334 $abc$6541$new_n524_
.sym 11337 $abc$6541$new_n509_
.sym 11338 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 11339 $abc$6541$new_n517_
.sym 11340 $abc$6541$procmux$740_Y[1]_new_inv_
.sym 11343 $abc$6541$procmux$671.B_AND_S[18]_new_
.sym 11344 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 11345 $abc$6541$new_n526_
.sym 11346 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4799[2]_new_inv_
.sym 11349 $abc$6541$procmux$671.B_AND_S[61]_new_inv_
.sym 11351 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[6]_new_
.sym 11352 $abc$6541$procmux$671.B_AND_S[18]_new_
.sym 11355 $0\scl[0:0]
.sym 11356 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 11357 $abc$6541$procmux$768_Y[3]_new_inv_
.sym 11358 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 11361 state[3]
.sym 11362 state[2]
.sym 11367 $abc$6541$procmux$768_Y[3]_new_inv_
.sym 11368 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[6]_new_
.sym 11369 $abc$6541$new_n473_
.sym 11370 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 11371 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.sym 11372 CLK$SB_IO_IN_$glb_clk
.sym 11374 $0\pixel_bit_counter[3:0][0]
.sym 11375 pixel_bit_counter[0]
.sym 11376 $abc$6541$shiftx$demo.v:353$114.buffer[0]_new_
.sym 11377 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5929
.sym 11378 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 11379 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 11380 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 11381 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5316
.sym 11389 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.sym 11390 state[0]
.sym 11393 $abc$6541$shiftx$demo.v:372$118.buffer[0]_new_inv_
.sym 11405 $abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.sym 11406 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 11407 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 11416 state[0]
.sym 11417 state[1]
.sym 11418 $abc$6541$new_n252_
.sym 11419 state[5]
.sym 11421 $abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.sym 11423 $abc$6541$new_n474_
.sym 11426 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.sym 11427 $abc$6541$new_n475_
.sym 11429 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 11433 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 11434 $PACKER_GND_NET
.sym 11436 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 11437 $abc$6541$new_n237_
.sym 11439 state[4]
.sym 11446 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 11449 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 11450 $abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.sym 11451 $abc$6541$new_n475_
.sym 11455 state[1]
.sym 11456 state[0]
.sym 11460 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 11462 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 11463 $abc$6541$new_n474_
.sym 11473 $PACKER_GND_NET
.sym 11478 state[0]
.sym 11479 state[1]
.sym 11480 $abc$6541$new_n252_
.sym 11484 state[5]
.sym 11485 state[0]
.sym 11486 state[1]
.sym 11487 state[4]
.sym 11492 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 11493 $abc$6541$new_n237_
.sym 11494 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.sym 11495 CLK$SB_IO_IN_$glb_clk
.sym 11497 $abc$6541$new_n549_
.sym 11498 $abc$6541$new_n553_
.sym 11499 $abc$6541$new_n483_
.sym 11500 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 11501 $abc$6541$new_n552_
.sym 11502 $abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_
.sym 11504 $abc$6541$new_n557_
.sym 11511 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 11526 CS$SB_IO_OUT
.sym 11532 state[3]
.sym 11539 state[4]
.sym 11541 state[3]
.sym 11542 state[5]
.sym 11543 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 11544 $abc$6541$new_n464_
.sym 11547 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 11550 $abc$6541$new_n476_
.sym 11551 state[2]
.sym 11555 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 11556 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 11558 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 11566 $0\scl[0:0]
.sym 11567 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 11569 $abc$6541$procmux$671.B_AND_S[49]_new_
.sym 11571 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 11573 $abc$6541$procmux$671.B_AND_S[49]_new_
.sym 11577 state[4]
.sym 11578 state[5]
.sym 11583 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 11584 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 11585 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 11589 state[3]
.sym 11590 state[2]
.sym 11591 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 11595 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 11596 $0\scl[0:0]
.sym 11597 $abc$6541$procmux$671.B_AND_S[49]_new_
.sym 11598 $abc$6541$new_n476_
.sym 11602 $abc$6541$new_n464_
.sym 11604 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 11607 $abc$6541$new_n464_
.sym 11608 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 11609 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 11610 state[3]
.sym 11615 state[4]
.sym 11616 state[5]
.sym 11662 state[1]
.sym 11663 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5322
.sym 11665 $0\scl[0:0]
.sym 11666 state[0]
.sym 11669 state[2]
.sym 11670 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 11671 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 11673 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 11677 CS$SB_IO_OUT
.sym 11683 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 11688 $abc$6541$procmux$804.B_AND_S[1]_new_
.sym 11691 $abc$6541$new_n464_
.sym 11692 state[3]
.sym 11694 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 11695 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 11696 $abc$6541$procmux$804.B_AND_S[1]_new_
.sym 11700 state[0]
.sym 11702 state[1]
.sym 11703 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 11706 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 11707 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 11709 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 11712 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 11713 $0\scl[0:0]
.sym 11715 CS$SB_IO_OUT
.sym 11719 $abc$6541$new_n464_
.sym 11720 state[3]
.sym 11721 state[2]
.sym 11731 state[1]
.sym 11732 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 11733 state[0]
.sym 11740 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5322
.sym 11741 CLK$SB_IO_IN_$glb_clk
.sym 12309 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460
.sym 12329 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460
.sym 12347 $abc$6541$new_n305_
.sym 12354 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 12507 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 12622 $abc$6541$auto$simplemap.cc:168:logic_reduce$2206[0]_new_inv_
.sym 12623 params_left[1]
.sym 12624 $abc$6541$new_n601_
.sym 12625 $abc$6541$new_n600_
.sym 12626 $abc$6541$new_n299_
.sym 12627 params_left[0]
.sym 12628 $abc$6541$sub$demo.v:523$173_Y[0]
.sym 12629 $abc$6541$procmux$556.B_AND_S[1]_new_
.sym 12666 $abc$6541$new_n274_
.sym 12667 $abc$6541$new_n298_
.sym 12670 $abc$6541$new_n287_
.sym 12671 $abc$6541$new_n307_
.sym 12673 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 12674 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 12675 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 12677 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 12679 $abc$6541$new_n305_
.sym 12685 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 12686 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 12690 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 12692 params_left[0]
.sym 12693 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$1983[2]_new_inv_
.sym 12694 $abc$6541$auto$opt_reduce.cc:132:opt_mux$894_new_inv_
.sym 12696 params_left[0]
.sym 12697 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$1983[2]_new_inv_
.sym 12698 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 12699 $abc$6541$new_n287_
.sym 12702 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 12703 $abc$6541$new_n305_
.sym 12704 $abc$6541$new_n307_
.sym 12705 $abc$6541$auto$opt_reduce.cc:132:opt_mux$894_new_inv_
.sym 12714 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 12716 $abc$6541$new_n274_
.sym 12721 $abc$6541$new_n274_
.sym 12722 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 12723 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 12726 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 12727 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 12733 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 12735 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 12738 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 12739 $abc$6541$new_n298_
.sym 12740 $abc$6541$new_n287_
.sym 12741 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 12745 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[2]_new_inv_
.sym 12746 $abc$6541$new_n288_
.sym 12747 $abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.sym 12748 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 12749 $abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_
.sym 12750 $abc$6541$memory\cmd$rdmux[0][0][0]$b$1081[2]_new_
.sym 12751 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 12752 $abc$6541$new_n241_
.sym 12759 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 12766 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 12772 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 12776 $abc$6541$new_n237_
.sym 12786 $abc$6541$new_n293_
.sym 12791 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 12793 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 12796 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_
.sym 12799 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 12800 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 12802 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 12803 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[5]_new_inv_
.sym 12805 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 12806 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 12811 $abc$6541$new_n288_
.sym 12814 $abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_
.sym 12815 $abc$6541$new_n294_
.sym 12819 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 12820 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 12821 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 12822 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 12825 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 12826 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 12827 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 12828 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 12831 $abc$6541$new_n293_
.sym 12832 $abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_
.sym 12833 $abc$6541$new_n294_
.sym 12837 $abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_
.sym 12838 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 12839 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 12844 $abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_
.sym 12845 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 12846 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 12849 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 12850 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 12851 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 12852 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 12855 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 12856 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 12857 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 12858 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[5]_new_inv_
.sym 12861 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 12863 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_
.sym 12864 $abc$6541$new_n288_
.sym 12868 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 12869 $abc$6541$sub$demo.v:337$109_Y[0]
.sym 12870 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_
.sym 12871 $abc$6541$new_n284_
.sym 12872 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 12873 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[1]_new_
.sym 12874 $abc$6541$new_n235_
.sym 12875 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[7]_new_inv_
.sym 12883 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 12891 $abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.sym 12893 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 12894 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 12897 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 12898 $abc$6541$memory\cmd$rdmux[0][0][0]$b$1081[2]_new_
.sym 12901 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 12903 $abc$6541$new_n287_
.sym 12911 $abc$6541$sub$demo.v:337$109_Y[2]
.sym 12912 cmd_counter[3]
.sym 12914 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 12915 $PACKER_VCC_NET
.sym 12916 cmd_counter[0]
.sym 12919 cmd_counter[2]
.sym 12920 $abc$6541$sub$demo.v:337$109_Y[3]
.sym 12921 cmd_counter[4]
.sym 12923 $PACKER_VCC_NET
.sym 12925 $abc$6541$new_n237_
.sym 12931 cmd_counter[1]
.sym 12941 $nextpnr_ICESTORM_LC_11$O
.sym 12943 cmd_counter[0]
.sym 12947 $auto$alumacc.cc:474:replace_alu$1018.C[2]
.sym 12949 cmd_counter[1]
.sym 12950 $PACKER_VCC_NET
.sym 12953 $auto$alumacc.cc:474:replace_alu$1018.C[3]
.sym 12955 cmd_counter[2]
.sym 12956 $PACKER_VCC_NET
.sym 12957 $auto$alumacc.cc:474:replace_alu$1018.C[2]
.sym 12959 $auto$alumacc.cc:474:replace_alu$1018.C[4]
.sym 12961 $PACKER_VCC_NET
.sym 12962 cmd_counter[3]
.sym 12963 $auto$alumacc.cc:474:replace_alu$1018.C[3]
.sym 12966 $PACKER_VCC_NET
.sym 12967 cmd_counter[4]
.sym 12969 $auto$alumacc.cc:474:replace_alu$1018.C[4]
.sym 12972 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 12973 $abc$6541$new_n237_
.sym 12974 cmd_counter[3]
.sym 12975 $abc$6541$sub$demo.v:337$109_Y[3]
.sym 12978 $abc$6541$sub$demo.v:337$109_Y[2]
.sym 12979 cmd_counter[2]
.sym 12980 $abc$6541$new_n237_
.sym 12981 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 12984 cmd_counter[0]
.sym 12985 $abc$6541$new_n237_
.sym 12986 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 12987 cmd_counter[1]
.sym 12991 params_left[2]
.sym 12992 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 12993 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 12994 $abc$6541$procmux$559_Y[13]_new_
.sym 12995 $abc$6541$new_n329_
.sym 12996 $abc$6541$procmux$615_Y[7]_new_inv_
.sym 12997 $abc$6541$new_n286_
.sym 12998 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 13011 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 13016 $abc$6541$new_n329_
.sym 13035 $PACKER_VCC_NET
.sym 13039 cmd_counter[0]
.sym 13043 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 13044 cmd_counter[4]
.sym 13046 cmd_counter[1]
.sym 13058 cmd_counter[2]
.sym 13059 cmd_counter[3]
.sym 13064 $nextpnr_ICESTORM_LC_15$O
.sym 13066 cmd_counter[0]
.sym 13070 $auto$alumacc.cc:474:replace_alu$1012.C[2]
.sym 13073 cmd_counter[1]
.sym 13076 $auto$alumacc.cc:474:replace_alu$1012.C[3]
.sym 13078 cmd_counter[2]
.sym 13080 $auto$alumacc.cc:474:replace_alu$1012.C[2]
.sym 13082 $auto$alumacc.cc:474:replace_alu$1012.C[4]
.sym 13084 cmd_counter[3]
.sym 13086 $auto$alumacc.cc:474:replace_alu$1012.C[3]
.sym 13090 cmd_counter[4]
.sym 13092 $auto$alumacc.cc:474:replace_alu$1012.C[4]
.sym 13102 cmd_counter[2]
.sym 13103 cmd_counter[3]
.sym 13104 cmd_counter[4]
.sym 13107 $PACKER_VCC_NET
.sym 13109 cmd_counter[0]
.sym 13111 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13114 data[4]
.sym 13115 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 13116 $abc$6541$new_n349_
.sym 13117 data[0]
.sym 13118 $abc$6541$new_n347_
.sym 13119 $abc$6541$new_n327_
.sym 13120 data[5]
.sym 13121 $abc$6541$new_n399_
.sym 13129 $PACKER_VCC_NET
.sym 13140 $abc$6541$procmux$559_Y[13]_new_
.sym 13149 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 13156 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 13157 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 13162 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 13163 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 13164 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 13165 $abc$6541$procmux$559_Y[4]_new_
.sym 13168 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 13170 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 13172 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$1938[0]_new_inv_
.sym 13173 $abc$6541$new_n287_
.sym 13177 cmd_counter[1]
.sym 13178 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 13185 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 13188 cmd_counter[1]
.sym 13189 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 13191 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 13194 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 13196 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 13202 $abc$6541$new_n287_
.sym 13203 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$1938[0]_new_inv_
.sym 13206 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 13209 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 13212 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 13213 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$1938[0]_new_inv_
.sym 13214 $abc$6541$new_n287_
.sym 13215 $abc$6541$procmux$559_Y[4]_new_
.sym 13224 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 13225 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 13226 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 13227 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 13231 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 13238 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 13239 $abc$6541$new_n338_
.sym 13241 $0\pixel_data[15:0][12]
.sym 13243 $abc$6541$new_n389_
.sym 13250 data[5]
.sym 13253 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 13258 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 13262 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 13265 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 13268 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 13270 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 13272 $abc$6541$new_n237_
.sym 13284 $abc$6541$auto$wreduce.cc:455:run$917[3]_new_inv_
.sym 13290 DC$SB_IO_OUT
.sym 13292 $abc$6541$auto$wreduce.cc:455:run$919[3]_new_inv_
.sym 13297 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 13298 $0\pixel_data[15:0][12]
.sym 13300 $abc$6541$procmux$559_Y[13]_new_
.sym 13317 $abc$6541$auto$wreduce.cc:455:run$919[3]_new_inv_
.sym 13318 $abc$6541$procmux$559_Y[13]_new_
.sym 13319 DC$SB_IO_OUT
.sym 13320 $abc$6541$auto$wreduce.cc:455:run$917[3]_new_inv_
.sym 13335 $0\pixel_data[15:0][12]
.sym 13348 DC$SB_IO_OUT
.sym 13349 $abc$6541$procmux$559_Y[13]_new_
.sym 13350 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 13354 $0\pixel_data[15:0][12]
.sym 13357 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594_$glb_ce
.sym 13358 CLK$SB_IO_IN_$glb_clk
.sym 13360 pixel_data[9]
.sym 13361 pixel_data[14]
.sym 13362 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 13363 pixel_data[1]
.sym 13365 pixel_data[11]
.sym 13366 pixel_data[3]
.sym 13383 param_counter[6]
.sym 13384 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 13387 pixel_data[11]
.sym 13392 MOSI$SB_IO_OUT
.sym 13395 pixel_data[4]
.sym 13401 $abc$6541$shiftx$demo.v:372$118.buffer[0]_new_inv_
.sym 13404 $abc$6541$auto$wreduce.cc:455:run$919[1]_new_inv_
.sym 13405 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 13408 DC$SB_IO_OUT
.sym 13410 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 13411 $abc$6541$shiftx$demo.v:353$114.buffer[0]_new_
.sym 13412 $abc$6541$procmux$559_Y[13]_new_
.sym 13413 pixel_data[12]
.sym 13415 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 13418 pixel_data[14]
.sym 13419 $abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_
.sym 13420 pixel_data[1]
.sym 13421 $abc$6541$new_n606_
.sym 13422 $abc$6541$new_n607_
.sym 13423 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 13424 $0\pixel_bit_counter[3:0][1]
.sym 13428 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5316
.sym 13429 $abc$6541$new_n483_
.sym 13430 $abc$6541$auto$wreduce.cc:455:run$917[1]_new_inv_
.sym 13431 pixel_data[3]
.sym 13432 $0\pixel_bit_counter[3:0][1]
.sym 13434 $abc$6541$shiftx$demo.v:372$118.buffer[0]_new_inv_
.sym 13435 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 13436 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 13437 $abc$6541$shiftx$demo.v:353$114.buffer[0]_new_
.sym 13441 $abc$6541$procmux$559_Y[13]_new_
.sym 13442 DC$SB_IO_OUT
.sym 13443 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 13446 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 13447 $abc$6541$new_n607_
.sym 13448 $abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_
.sym 13449 $abc$6541$new_n483_
.sym 13452 $0\pixel_bit_counter[3:0][1]
.sym 13453 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 13455 $abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_
.sym 13458 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 13459 pixel_data[12]
.sym 13460 $0\pixel_bit_counter[3:0][1]
.sym 13461 pixel_data[14]
.sym 13464 pixel_data[3]
.sym 13465 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 13466 pixel_data[1]
.sym 13467 $abc$6541$new_n606_
.sym 13470 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 13471 $abc$6541$new_n483_
.sym 13472 $0\pixel_bit_counter[3:0][1]
.sym 13476 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 13477 $abc$6541$auto$wreduce.cc:455:run$917[1]_new_inv_
.sym 13478 $abc$6541$auto$wreduce.cc:455:run$919[1]_new_inv_
.sym 13479 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 13480 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5316
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 13485 $0\pixel_bit_counter[3:0][2]
.sym 13486 $0\pixel_bit_counter[3:0][3]
.sym 13487 pixel_bit_counter[2]
.sym 13488 pixel_bit_counter[1]
.sym 13489 pixel_bit_counter[3]
.sym 13490 $0\pixel_bit_counter[3:0][1]
.sym 13501 CS$SB_IO_OUT
.sym 13524 $abc$6541$new_n549_
.sym 13526 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 13527 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 13533 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 13534 $abc$6541$new_n608_
.sym 13536 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 13537 $PACKER_VCC_NET
.sym 13539 $abc$6541$new_n557_
.sym 13541 pixel_bit_counter[0]
.sym 13542 $0\pixel_bit_counter[3:0][2]
.sym 13543 $0\pixel_bit_counter[3:0][3]
.sym 13544 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 13548 $0\pixel_bit_counter[3:0][0]
.sym 13558 pixel_bit_counter[0]
.sym 13559 $PACKER_VCC_NET
.sym 13565 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 13569 $abc$6541$new_n557_
.sym 13570 $abc$6541$new_n608_
.sym 13571 $abc$6541$new_n549_
.sym 13572 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 13575 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 13576 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 13582 $0\pixel_bit_counter[3:0][0]
.sym 13587 $0\pixel_bit_counter[3:0][3]
.sym 13595 $0\pixel_bit_counter[3:0][2]
.sym 13600 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 13601 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 13603 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 13604 CLK$SB_IO_IN_$glb_clk
.sym 13606 $abc$6541$new_n550_
.sym 13607 $abc$6541$new_n554_
.sym 13608 $abc$6541$new_n558_
.sym 13609 pixel_data[0]
.sym 13610 pixel_data[6]
.sym 13611 pixel_data[10]
.sym 13612 pixel_data[2]
.sym 13613 $abc$6541$new_n551_
.sym 13652 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 13653 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 13654 $0\pixel_bit_counter[3:0][1]
.sym 13656 $abc$6541$new_n553_
.sym 13660 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 13662 $abc$6541$new_n554_
.sym 13664 $abc$6541$new_n419_
.sym 13665 pixel_data[4]
.sym 13666 $abc$6541$new_n559_
.sym 13667 $abc$6541$new_n552_
.sym 13671 $abc$6541$new_n550_
.sym 13672 $abc$6541$new_n560_
.sym 13673 $abc$6541$new_n558_
.sym 13675 pixel_data[6]
.sym 13680 $abc$6541$new_n554_
.sym 13681 $abc$6541$new_n550_
.sym 13682 $abc$6541$new_n552_
.sym 13688 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 13689 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 13692 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 13693 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 13699 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 13700 $abc$6541$new_n419_
.sym 13704 $abc$6541$new_n553_
.sym 13705 $0\pixel_bit_counter[3:0][1]
.sym 13706 pixel_data[4]
.sym 13707 pixel_data[6]
.sym 13711 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 13712 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 13722 $abc$6541$new_n558_
.sym 13724 $abc$6541$new_n559_
.sym 13725 $abc$6541$new_n560_
.sym 13729 pixel_data[7]
.sym 13730 $abc$6541$new_n560_
.sym 13731 pixel_data[15]
.sym 13732 $abc$6541$new_n559_
.sym 13734 pixel_data[13]
.sym 13735 pixel_data[8]
.sym 13736 pixel_data[5]
.sym 13750 $abc$6541$new_n554_
.sym 14620 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 14733 $abc$6541$sub$demo.v:523$173_Y[2]
.sym 14734 $abc$6541$sub$demo.v:523$173_Y[3]
.sym 14735 $abc$6541$sub$demo.v:523$173_Y[4]
.sym 14736 $abc$6541$sub$demo.v:523$173_Y[5]
.sym 14737 $abc$6541$sub$demo.v:523$173_Y[6]
.sym 14738 $abc$6541$sub$demo.v:523$173_Y[7]
.sym 14764 params_left[7]
.sym 14773 params_left[1]
.sym 14774 $abc$6541$new_n601_
.sym 14775 $abc$6541$new_n600_
.sym 14776 $abc$6541$new_n299_
.sym 14778 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 14779 $abc$6541$procmux$556.B_AND_S[1]_new_
.sym 14781 $abc$6541$procmux$556.B_AND_S[14]_new_
.sym 14782 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 14783 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 14786 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 14787 $abc$6541$auto$opt_reduce.cc:132:opt_mux$894_new_inv_
.sym 14791 $PACKER_VCC_NET
.sym 14794 $abc$6541$sub$demo.v:523$173_Y[0]
.sym 14795 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 14799 $abc$6541$new_n274_
.sym 14801 params_left[0]
.sym 14802 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 14803 $abc$6541$new_n287_
.sym 14805 params_left[0]
.sym 14806 params_left[1]
.sym 14811 $abc$6541$procmux$556.B_AND_S[1]_new_
.sym 14812 $abc$6541$auto$opt_reduce.cc:132:opt_mux$894_new_inv_
.sym 14813 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 14814 $abc$6541$new_n601_
.sym 14817 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 14818 $abc$6541$new_n600_
.sym 14819 $abc$6541$new_n299_
.sym 14820 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 14823 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 14824 $abc$6541$new_n274_
.sym 14825 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 14826 $abc$6541$new_n287_
.sym 14830 params_left[1]
.sym 14831 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 14835 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 14836 $abc$6541$procmux$556.B_AND_S[14]_new_
.sym 14838 $abc$6541$sub$demo.v:523$173_Y[0]
.sym 14841 params_left[0]
.sym 14844 $PACKER_VCC_NET
.sym 14847 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 14849 params_left[1]
.sym 14850 params_left[0]
.sym 14851 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460_$glb_ce
.sym 14852 CLK$SB_IO_IN_$glb_clk
.sym 14854 $abc$6541$sub$demo.v:523$173_Y[8]
.sym 14855 $abc$6541$sub$demo.v:523$173_Y[9]
.sym 14856 $abc$6541$sub$demo.v:523$173_Y[10]
.sym 14857 $abc$6541$sub$demo.v:523$173_Y[11]
.sym 14858 $abc$6541$sub$demo.v:523$173_Y[12]
.sym 14859 $abc$6541$sub$demo.v:523$173_Y[13]
.sym 14860 $abc$6541$new_n256_
.sym 14861 $abc$6541$new_n257_
.sym 14871 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 14878 $abc$6541$sub$demo.v:523$173_Y[2]
.sym 14881 $abc$6541$sub$demo.v:523$173_Y[13]
.sym 14885 params_left[4]
.sym 14887 $PACKER_VCC_NET
.sym 14895 $abc$6541$auto$simplemap.cc:168:logic_reduce$2206[0]_new_inv_
.sym 14899 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 14902 $abc$6541$new_n241_
.sym 14903 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 14905 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_
.sym 14907 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 14908 $abc$6541$memory\cmd$rdmux[0][0][0]$b$1081[2]_new_
.sym 14909 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 14910 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[7]_new_inv_
.sym 14916 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 14917 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 14918 $abc$6541$new_n257_
.sym 14919 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[2]_new_inv_
.sym 14920 $abc$6541$new_n258_
.sym 14925 $abc$6541$new_n256_
.sym 14926 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 14928 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 14929 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 14930 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 14931 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 14934 $abc$6541$new_n241_
.sym 14936 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_
.sym 14940 $abc$6541$auto$simplemap.cc:168:logic_reduce$2206[0]_new_inv_
.sym 14941 $abc$6541$new_n257_
.sym 14942 $abc$6541$new_n258_
.sym 14943 $abc$6541$new_n256_
.sym 14947 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 14948 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[2]_new_inv_
.sym 14949 $abc$6541$memory\cmd$rdmux[0][0][0]$b$1081[2]_new_
.sym 14952 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 14954 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 14955 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 14960 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 14961 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 14965 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 14966 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[7]_new_inv_
.sym 14967 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 14970 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 14971 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 14972 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 14973 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 14977 params_left[8]
.sym 14978 $abc$6541$new_n258_
.sym 14979 params_left[12]
.sym 14980 $abc$6541$new_n266_
.sym 14981 params_left[7]
.sym 14982 $abc$6541$new_n262_
.sym 14983 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 14984 params_left[9]
.sym 15001 params_left[13]
.sym 15002 $abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.sym 15003 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 15006 params_left[2]
.sym 15021 $abc$6541$new_n237_
.sym 15022 $abc$6541$sub$demo.v:337$109_Y[4]
.sym 15023 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 15024 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 15025 $abc$6541$new_n241_
.sym 15026 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 15027 $abc$6541$sub$demo.v:337$109_Y[0]
.sym 15028 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 15030 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 15033 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 15034 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 15038 cmd_counter[4]
.sym 15040 $abc$6541$new_n235_
.sym 15041 cmd_counter[0]
.sym 15047 $PACKER_VCC_NET
.sym 15049 cmd_counter[0]
.sym 15051 $abc$6541$sub$demo.v:337$109_Y[0]
.sym 15052 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 15053 cmd_counter[0]
.sym 15054 $abc$6541$new_n237_
.sym 15057 cmd_counter[0]
.sym 15058 $PACKER_VCC_NET
.sym 15063 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 15064 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 15065 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 15066 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 15069 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 15070 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 15071 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 15072 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 15075 cmd_counter[4]
.sym 15076 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 15077 $abc$6541$sub$demo.v:337$109_Y[4]
.sym 15078 $abc$6541$new_n237_
.sym 15081 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 15082 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 15083 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 15084 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 15087 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 15089 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 15090 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 15093 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 15094 $abc$6541$new_n235_
.sym 15095 $abc$6541$new_n241_
.sym 15100 data[7]
.sym 15101 $abc$6541$new_n277_
.sym 15102 $abc$6541$new_n325_
.sym 15103 params_left[4]
.sym 15104 $abc$6541$new_n272_
.sym 15105 $abc$6541$auto$wreduce.cc:455:run$917[3]_new_inv_
.sym 15106 params_left[13]
.sym 15107 $abc$6541$new_n249_
.sym 15114 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 15126 $0\pixel_data[15:0][10]
.sym 15129 $0\pixel_data[15:0][15]
.sym 15131 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 15141 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 15143 $abc$6541$memory\cmd$rdmux[0][0][0]$b$1081[2]_new_
.sym 15145 cmd_counter[4]
.sym 15146 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 15147 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 15148 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[7]_new_inv_
.sym 15149 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 15150 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 15151 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_
.sym 15152 $abc$6541$new_n284_
.sym 15153 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 15154 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[1]_new_
.sym 15157 data[7]
.sym 15158 $abc$6541$new_n277_
.sym 15159 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_
.sym 15163 $abc$6541$new_n286_
.sym 15167 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 15171 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 15172 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 15174 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 15175 $abc$6541$new_n277_
.sym 15176 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_
.sym 15177 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 15180 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_
.sym 15181 $abc$6541$new_n286_
.sym 15182 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 15183 $abc$6541$new_n284_
.sym 15187 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 15188 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 15189 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 15192 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 15193 $abc$6541$memory\cmd$rdmux[0][0][0]$b$1081[2]_new_
.sym 15198 cmd_counter[4]
.sym 15199 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_
.sym 15201 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 15204 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 15205 data[7]
.sym 15206 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[7]_new_inv_
.sym 15207 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 15211 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 15212 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 15216 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 15217 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[1]_new_
.sym 15218 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 15220 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460_$glb_ce
.sym 15221 CLK$SB_IO_IN_$glb_clk
.sym 15223 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594
.sym 15224 data[6]
.sym 15225 $abc$6541$procmux$612.B_AND_S[7]_new_
.sym 15226 $abc$6541$new_n380_
.sym 15227 $abc$6541$auto$wreduce.cc:455:run$917[1]_new_inv_
.sym 15228 $abc$6541$new_n368_
.sym 15229 $abc$6541$new_n566_
.sym 15230 $abc$6541$new_n356_
.sym 15235 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 15242 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 15243 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 15248 $abc$6541$auto$wreduce.cc:455:run$917[1]_new_inv_
.sym 15256 $0\pixel_data[15:0][1]
.sym 15264 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 15265 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 15266 $abc$6541$new_n338_
.sym 15268 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 15272 $abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.sym 15273 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 15274 $abc$6541$new_n325_
.sym 15276 $0\pixel_data[15:0][12]
.sym 15277 $abc$6541$new_n329_
.sym 15278 $abc$6541$new_n389_
.sym 15279 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 15280 data[4]
.sym 15282 $abc$6541$new_n349_
.sym 15284 $abc$6541$new_n347_
.sym 15290 $0\pixel_data[15:0][14]
.sym 15291 data[0]
.sym 15293 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 15294 data[5]
.sym 15295 $abc$6541$new_n399_
.sym 15297 data[4]
.sym 15298 $abc$6541$new_n325_
.sym 15299 $abc$6541$new_n349_
.sym 15304 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 15305 $abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.sym 15309 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 15310 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 15311 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 15312 $0\pixel_data[15:0][12]
.sym 15315 $abc$6541$new_n389_
.sym 15316 $abc$6541$new_n399_
.sym 15317 $abc$6541$new_n325_
.sym 15318 data[0]
.sym 15321 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 15323 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 15327 $0\pixel_data[15:0][14]
.sym 15328 $abc$6541$new_n329_
.sym 15329 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 15333 $abc$6541$new_n347_
.sym 15334 data[5]
.sym 15335 $abc$6541$new_n338_
.sym 15336 $abc$6541$new_n325_
.sym 15340 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 15342 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 15343 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460_$glb_ce
.sym 15344 CLK$SB_IO_IN_$glb_clk
.sym 15346 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[6]_new_inv_
.sym 15347 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_
.sym 15348 $0\pixel_data[15:0][14]
.sym 15349 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109
.sym 15350 $abc$6541$new_n353_
.sym 15351 $abc$6541$new_n545_
.sym 15353 $abc$6541$new_n331_
.sym 15372 $0\pixel_data[15:0][11]
.sym 15373 $0\pixel_data[15:0][0]
.sym 15378 $PACKER_VCC_NET
.sym 15381 $0\pixel_data[15:0][13]
.sym 15388 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 15391 param_counter[6]
.sym 15397 $0\pixel_data[15:0][0]
.sym 15401 $abc$6541$procmux$559_Y[13]_new_
.sym 15403 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 15405 $0\pixel_data[15:0][13]
.sym 15411 $abc$6541$new_n351_
.sym 15412 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_
.sym 15415 $abc$6541$new_n353_
.sym 15426 $abc$6541$procmux$559_Y[13]_new_
.sym 15429 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 15433 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 15434 $0\pixel_data[15:0][13]
.sym 15444 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_
.sym 15445 $abc$6541$new_n353_
.sym 15446 param_counter[6]
.sym 15447 $abc$6541$new_n351_
.sym 15457 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 15459 $0\pixel_data[15:0][0]
.sym 15469 $abc$6541$new_n351_
.sym 15470 $abc$6541$new_n363_
.sym 15471 $abc$6541$new_n354_
.sym 15472 $abc$6541$new_n319_
.sym 15473 $0\pixel_data[15:0][1]
.sym 15474 $abc$6541$memory\params$rdmux[0][2][0]$b$1319[4]_new_
.sym 15475 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[3]_new_
.sym 15476 $0\pixel_data[15:0][11]
.sym 15493 $0\pixel_data[15:0][14]
.sym 15501 pixel_data[9]
.sym 15511 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 15520 $0\pixel_data[15:0][14]
.sym 15538 $0\pixel_data[15:0][1]
.sym 15541 $0\pixel_data[15:0][11]
.sym 15544 $0\pixel_data[15:0][1]
.sym 15549 $0\pixel_data[15:0][14]
.sym 15556 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 15563 $0\pixel_data[15:0][1]
.sym 15574 $0\pixel_data[15:0][11]
.sym 15581 $0\pixel_data[15:0][11]
.sym 15589 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594_$glb_ce
.sym 15590 CLK$SB_IO_IN_$glb_clk
.sym 15592 $abc$6541$new_n344_
.sym 15593 $abc$6541$new_n317_
.sym 15594 $abc$6541$new_n345_
.sym 15595 param_counter[0]
.sym 15596 $abc$6541$new_n314_
.sym 15597 $0\pixel_data[15:0][13]
.sym 15598 $abc$6541$new_n315_
.sym 15599 $abc$6541$new_n340_
.sym 15616 $0\pixel_data[15:0][15]
.sym 15617 $0\pixel_data[15:0][10]
.sym 15624 param_counter[2]
.sym 15634 pixel_bit_counter[0]
.sym 15637 pixel_bit_counter[2]
.sym 15639 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 15644 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5929
.sym 15646 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 15650 $PACKER_VCC_NET
.sym 15654 pixel_bit_counter[1]
.sym 15655 pixel_bit_counter[3]
.sym 15656 $0\pixel_bit_counter[3:0][1]
.sym 15662 pixel_bit_counter[1]
.sym 15665 $nextpnr_ICESTORM_LC_13$O
.sym 15667 pixel_bit_counter[0]
.sym 15671 $auto$alumacc.cc:474:replace_alu$1021.C[2]
.sym 15673 pixel_bit_counter[1]
.sym 15674 $PACKER_VCC_NET
.sym 15677 $auto$alumacc.cc:474:replace_alu$1021.C[3]
.sym 15679 $PACKER_VCC_NET
.sym 15680 pixel_bit_counter[2]
.sym 15681 $auto$alumacc.cc:474:replace_alu$1021.C[2]
.sym 15685 pixel_bit_counter[3]
.sym 15686 $PACKER_VCC_NET
.sym 15687 $auto$alumacc.cc:474:replace_alu$1021.C[3]
.sym 15690 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 15696 $0\pixel_bit_counter[3:0][1]
.sym 15702 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 15708 pixel_bit_counter[1]
.sym 15712 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5929
.sym 15713 CLK$SB_IO_IN_$glb_clk
.sym 15715 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_
.sym 15716 $abc$6541$new_n322_
.sym 15717 $abc$6541$new_n316_
.sym 15718 $abc$6541$new_n320_
.sym 15719 $abc$6541$new_n372_
.sym 15720 $abc$6541$memory\params$rdmux[0][1][0]$b$1313[7]_new_
.sym 15721 $0\pixel_data[15:0][15]
.sym 15722 $abc$6541$new_n371_
.sym 15741 param_counter[0]
.sym 15745 $0\pixel_data[15:0][13]
.sym 15750 $0\pixel_bit_counter[3:0][1]
.sym 15758 pixel_data[11]
.sym 15761 $abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_
.sym 15762 pixel_data[8]
.sym 15765 $0\pixel_data[15:0][14]
.sym 15770 pixel_data[2]
.sym 15771 $0\pixel_bit_counter[3:0][1]
.sym 15772 $0\pixel_data[15:0][10]
.sym 15773 pixel_data[9]
.sym 15777 pixel_data[10]
.sym 15779 $abc$6541$new_n551_
.sym 15783 pixel_data[0]
.sym 15785 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 15786 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 15787 $0\pixel_data[15:0][0]
.sym 15789 pixel_data[8]
.sym 15790 $abc$6541$new_n551_
.sym 15791 $0\pixel_bit_counter[3:0][1]
.sym 15792 pixel_data[10]
.sym 15795 pixel_data[2]
.sym 15796 $0\pixel_bit_counter[3:0][1]
.sym 15797 $abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_
.sym 15798 pixel_data[0]
.sym 15801 pixel_data[11]
.sym 15802 pixel_data[9]
.sym 15803 $0\pixel_bit_counter[3:0][1]
.sym 15804 $abc$6541$new_n551_
.sym 15810 $0\pixel_data[15:0][0]
.sym 15813 $0\pixel_data[15:0][14]
.sym 15822 $0\pixel_data[15:0][10]
.sym 15827 $0\pixel_data[15:0][10]
.sym 15831 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 15832 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 15835 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594_$glb_ce
.sym 15836 CLK$SB_IO_IN_$glb_clk
.sym 15838 $0\pixel_data[15:0][10]
.sym 15839 $abc$6541$new_n375_
.sym 15840 $abc$6541$new_n604_
.sym 15841 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[2]_new_inv_
.sym 15843 $abc$6541$new_n377_
.sym 15844 $abc$6541$memory\params$rdmux[0][2][0]$b$1319[0]_new_
.sym 15845 $0\pixel_data[15:0][0]
.sym 15855 MOSI$SB_IO_OUT
.sym 15869 $0\pixel_data[15:0][0]
.sym 15885 $0\pixel_data[15:0][15]
.sym 15889 pixel_data[15]
.sym 15894 pixel_data[5]
.sym 15896 $abc$6541$new_n553_
.sym 15897 $abc$6541$new_n483_
.sym 15900 pixel_data[13]
.sym 15902 $0\pixel_data[15:0][0]
.sym 15903 pixel_data[7]
.sym 15905 $0\pixel_data[15:0][13]
.sym 15910 $0\pixel_bit_counter[3:0][1]
.sym 15914 $0\pixel_data[15:0][15]
.sym 15918 pixel_data[13]
.sym 15919 $0\pixel_bit_counter[3:0][1]
.sym 15920 pixel_data[15]
.sym 15921 $abc$6541$new_n483_
.sym 15926 $0\pixel_data[15:0][15]
.sym 15930 $abc$6541$new_n553_
.sym 15931 $0\pixel_bit_counter[3:0][1]
.sym 15932 pixel_data[7]
.sym 15933 pixel_data[5]
.sym 15942 $0\pixel_data[15:0][13]
.sym 15951 $0\pixel_data[15:0][0]
.sym 15956 $0\pixel_data[15:0][13]
.sym 15958 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594_$glb_ce
.sym 15959 CLK$SB_IO_IN_$glb_clk
.sym 16565 $abc$6541$sub$demo.v:523$173_Y[4]
.sym 16575 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109
.sym 16725 $PACKER_VCC_NET
.sym 16729 $PACKER_VCC_NET
.sym 16882 params_left[1]
.sym 16886 params_left[0]
.sym 16890 params_left[2]
.sym 16892 $PACKER_VCC_NET
.sym 16895 $PACKER_VCC_NET
.sym 16897 params_left[6]
.sym 16898 params_left[5]
.sym 16900 params_left[3]
.sym 16905 params_left[7]
.sym 16908 params_left[4]
.sym 16913 $nextpnr_ICESTORM_LC_7$O
.sym 16915 params_left[0]
.sym 16919 $auto$alumacc.cc:474:replace_alu$1027.C[2]
.sym 16921 $PACKER_VCC_NET
.sym 16922 params_left[1]
.sym 16925 $auto$alumacc.cc:474:replace_alu$1027.C[3]
.sym 16927 $PACKER_VCC_NET
.sym 16928 params_left[2]
.sym 16929 $auto$alumacc.cc:474:replace_alu$1027.C[2]
.sym 16931 $auto$alumacc.cc:474:replace_alu$1027.C[4]
.sym 16933 $PACKER_VCC_NET
.sym 16934 params_left[3]
.sym 16935 $auto$alumacc.cc:474:replace_alu$1027.C[3]
.sym 16937 $auto$alumacc.cc:474:replace_alu$1027.C[5]
.sym 16939 $PACKER_VCC_NET
.sym 16940 params_left[4]
.sym 16941 $auto$alumacc.cc:474:replace_alu$1027.C[4]
.sym 16943 $auto$alumacc.cc:474:replace_alu$1027.C[6]
.sym 16945 $PACKER_VCC_NET
.sym 16946 params_left[5]
.sym 16947 $auto$alumacc.cc:474:replace_alu$1027.C[5]
.sym 16949 $auto$alumacc.cc:474:replace_alu$1027.C[7]
.sym 16951 $PACKER_VCC_NET
.sym 16952 params_left[6]
.sym 16953 $auto$alumacc.cc:474:replace_alu$1027.C[6]
.sym 16955 $auto$alumacc.cc:474:replace_alu$1027.C[8]
.sym 16957 $PACKER_VCC_NET
.sym 16958 params_left[7]
.sym 16959 $auto$alumacc.cc:474:replace_alu$1027.C[7]
.sym 16963 params_left[6]
.sym 16964 params_left[5]
.sym 16966 params_left[3]
.sym 16967 params_left[11]
.sym 16968 params_left[10]
.sym 16986 params_left[2]
.sym 16998 $abc$6541$sub$demo.v:523$173_Y[7]
.sym 16999 $auto$alumacc.cc:474:replace_alu$1027.C[8]
.sym 17011 params_left[9]
.sym 17012 params_left[8]
.sym 17014 params_left[12]
.sym 17021 params_left[5]
.sym 17023 $PACKER_VCC_NET
.sym 17024 params_left[13]
.sym 17025 params_left[13]
.sym 17026 $PACKER_VCC_NET
.sym 17029 params_left[2]
.sym 17031 params_left[3]
.sym 17032 params_left[11]
.sym 17033 params_left[10]
.sym 17034 params_left[4]
.sym 17036 $auto$alumacc.cc:474:replace_alu$1027.C[9]
.sym 17038 params_left[8]
.sym 17039 $PACKER_VCC_NET
.sym 17040 $auto$alumacc.cc:474:replace_alu$1027.C[8]
.sym 17042 $auto$alumacc.cc:474:replace_alu$1027.C[10]
.sym 17044 $PACKER_VCC_NET
.sym 17045 params_left[9]
.sym 17046 $auto$alumacc.cc:474:replace_alu$1027.C[9]
.sym 17048 $auto$alumacc.cc:474:replace_alu$1027.C[11]
.sym 17050 $PACKER_VCC_NET
.sym 17051 params_left[10]
.sym 17052 $auto$alumacc.cc:474:replace_alu$1027.C[10]
.sym 17054 $auto$alumacc.cc:474:replace_alu$1027.C[12]
.sym 17056 $PACKER_VCC_NET
.sym 17057 params_left[11]
.sym 17058 $auto$alumacc.cc:474:replace_alu$1027.C[11]
.sym 17060 $auto$alumacc.cc:474:replace_alu$1027.C[13]
.sym 17062 params_left[12]
.sym 17063 $PACKER_VCC_NET
.sym 17064 $auto$alumacc.cc:474:replace_alu$1027.C[12]
.sym 17067 params_left[13]
.sym 17068 $PACKER_VCC_NET
.sym 17070 $auto$alumacc.cc:474:replace_alu$1027.C[13]
.sym 17073 params_left[2]
.sym 17074 params_left[5]
.sym 17075 params_left[3]
.sym 17076 params_left[4]
.sym 17079 params_left[11]
.sym 17080 params_left[10]
.sym 17081 params_left[12]
.sym 17082 params_left[13]
.sym 17088 $0\bit_counter[2:0][2]
.sym 17089 bit_counter[0]
.sym 17090 $0\bit_counter[2:0][0]
.sym 17091 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 17092 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 17093 bit_counter[2]
.sym 17101 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17111 params_left[13]
.sym 17112 $PACKER_VCC_NET
.sym 17113 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 17115 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 17119 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 17120 $abc$6541$procmux$559_Y[4]_new_
.sym 17127 $abc$6541$sub$demo.v:523$173_Y[8]
.sym 17130 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 17131 $abc$6541$sub$demo.v:523$173_Y[12]
.sym 17133 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 17135 params_left[6]
.sym 17136 $abc$6541$sub$demo.v:523$173_Y[9]
.sym 17138 $abc$6541$new_n266_
.sym 17140 $abc$6541$new_n262_
.sym 17143 params_left[8]
.sym 17146 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17147 params_left[7]
.sym 17149 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 17150 params_left[9]
.sym 17151 params_left[8]
.sym 17153 params_left[12]
.sym 17154 $abc$6541$procmux$559_Y[13]_new_
.sym 17155 params_left[7]
.sym 17158 $abc$6541$sub$demo.v:523$173_Y[7]
.sym 17160 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 17161 params_left[8]
.sym 17162 $abc$6541$sub$demo.v:523$173_Y[8]
.sym 17163 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17166 params_left[9]
.sym 17167 params_left[8]
.sym 17168 params_left[6]
.sym 17169 params_left[7]
.sym 17172 $abc$6541$new_n262_
.sym 17174 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 17175 params_left[12]
.sym 17178 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17179 $abc$6541$procmux$559_Y[13]_new_
.sym 17180 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 17181 $abc$6541$sub$demo.v:523$173_Y[9]
.sym 17184 $abc$6541$sub$demo.v:523$173_Y[7]
.sym 17185 params_left[7]
.sym 17186 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 17187 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17190 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17191 $abc$6541$procmux$559_Y[13]_new_
.sym 17192 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 17193 $abc$6541$sub$demo.v:523$173_Y[12]
.sym 17196 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 17199 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 17202 params_left[9]
.sym 17203 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 17205 $abc$6541$new_n266_
.sym 17206 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460_$glb_ce
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17210 $abc$6541$new_n366_
.sym 17211 $abc$6541$new_n378_
.sym 17212 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5554
.sym 17214 $0\bit_counter[2:0][1]
.sym 17215 bit_counter[1]
.sym 17216 $PACKER_VCC_NET
.sym 17233 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 17235 $abc$6541$auto$wreduce.cc:455:run$917[3]_new_inv_
.sym 17238 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594
.sym 17239 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 17240 $PACKER_VCC_NET
.sym 17241 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_
.sym 17242 param_counter[4]
.sym 17244 param_counter[1]
.sym 17250 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594
.sym 17251 $abc$6541$sub$demo.v:523$173_Y[2]
.sym 17252 $abc$6541$procmux$612.B_AND_S[7]_new_
.sym 17253 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 17255 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 17256 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 17257 $abc$6541$new_n249_
.sym 17258 params_left[2]
.sym 17260 $abc$6541$sub$demo.v:523$173_Y[13]
.sym 17261 $abc$6541$procmux$559_Y[13]_new_
.sym 17263 $abc$6541$procmux$615_Y[7]_new_inv_
.sym 17264 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 17269 params_left[4]
.sym 17270 $abc$6541$new_n272_
.sym 17272 params_left[13]
.sym 17275 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17277 $abc$6541$sub$demo.v:523$173_Y[4]
.sym 17279 $0\bit_counter[2:0][1]
.sym 17280 $abc$6541$procmux$559_Y[4]_new_
.sym 17283 $abc$6541$procmux$615_Y[7]_new_inv_
.sym 17285 $abc$6541$procmux$612.B_AND_S[7]_new_
.sym 17286 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 17289 $abc$6541$sub$demo.v:523$173_Y[2]
.sym 17290 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 17291 params_left[2]
.sym 17292 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17295 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594
.sym 17297 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 17301 params_left[4]
.sym 17302 $abc$6541$new_n272_
.sym 17304 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 17307 $abc$6541$sub$demo.v:523$173_Y[4]
.sym 17308 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 17309 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17310 $abc$6541$procmux$559_Y[4]_new_
.sym 17313 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 17314 $0\bit_counter[2:0][1]
.sym 17315 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 17319 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 17321 params_left[13]
.sym 17322 $abc$6541$new_n249_
.sym 17325 $abc$6541$sub$demo.v:523$173_Y[13]
.sym 17326 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17327 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 17328 $abc$6541$procmux$559_Y[13]_new_
.sym 17329 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460_$glb_ce
.sym 17330 CLK$SB_IO_IN_$glb_clk
.sym 17332 data[1]
.sym 17333 data[3]
.sym 17334 $abc$6541$techmap$shiftx$demo.v:372$118.$4\buffer[7:0][1]_new_inv_
.sym 17335 $abc$6541$new_n567_
.sym 17336 $abc$6541$shiftx$demo.v:372$118.buffer[0]_new_inv_
.sym 17337 $abc$6541$new_n611_
.sym 17338 data[2]
.sym 17349 $PACKER_VCC_NET
.sym 17356 param_counter[6]
.sym 17357 $abc$6541$shiftx$demo.v:372$118.buffer[0]_new_inv_
.sym 17358 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 17364 param_counter[2]
.sym 17373 data[4]
.sym 17374 data[6]
.sym 17375 $abc$6541$new_n325_
.sym 17376 data[0]
.sym 17378 $abc$6541$new_n327_
.sym 17379 $0\pixel_data[15:0][10]
.sym 17381 data[7]
.sym 17382 $0\pixel_data[15:0][15]
.sym 17383 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 17385 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 17386 $0\bit_counter[2:0][1]
.sym 17390 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 17391 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 17392 $abc$6541$procmux$559_Y[13]_new_
.sym 17396 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 17397 $0\pixel_data[15:0][1]
.sym 17398 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 17400 $abc$6541$procmux$559_Y[13]_new_
.sym 17403 $0\pixel_data[15:0][11]
.sym 17404 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 17406 $abc$6541$procmux$559_Y[13]_new_
.sym 17408 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 17412 data[6]
.sym 17414 $abc$6541$new_n327_
.sym 17415 $abc$6541$new_n325_
.sym 17418 $0\pixel_data[15:0][15]
.sym 17419 $abc$6541$procmux$559_Y[13]_new_
.sym 17420 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 17421 data[7]
.sym 17424 $0\pixel_data[15:0][1]
.sym 17425 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 17426 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 17427 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 17430 $0\bit_counter[2:0][1]
.sym 17431 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 17433 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 17438 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 17439 $0\pixel_data[15:0][10]
.sym 17442 data[4]
.sym 17443 data[0]
.sym 17444 $0\bit_counter[2:0][1]
.sym 17445 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 17448 $0\pixel_data[15:0][11]
.sym 17450 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 17452 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460_$glb_ce
.sym 17453 CLK$SB_IO_IN_$glb_clk
.sym 17457 param_counter[2]
.sym 17458 param_counter[3]
.sym 17459 param_counter[4]
.sym 17460 param_counter[5]
.sym 17461 param_counter[6]
.sym 17462 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 17482 param_counter[1]
.sym 17486 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 17488 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6156
.sym 17490 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 17498 $abc$6541$new_n354_
.sym 17501 $abc$6541$new_n545_
.sym 17503 $abc$6541$new_n331_
.sym 17504 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[6]_new_inv_
.sym 17505 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 17506 param_counter[1]
.sym 17511 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 17513 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_
.sym 17514 param_counter[1]
.sym 17515 param_counter[3]
.sym 17516 param_counter[4]
.sym 17518 param_counter[6]
.sym 17519 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 17521 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17524 param_counter[4]
.sym 17525 param_counter[5]
.sym 17526 param_counter[6]
.sym 17527 param_counter[0]
.sym 17530 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_
.sym 17531 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 17536 param_counter[0]
.sym 17538 param_counter[1]
.sym 17541 param_counter[4]
.sym 17542 param_counter[1]
.sym 17543 param_counter[6]
.sym 17544 $abc$6541$new_n331_
.sym 17547 $abc$6541$new_n545_
.sym 17548 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 17549 param_counter[6]
.sym 17550 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 17553 $abc$6541$new_n354_
.sym 17555 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 17556 param_counter[3]
.sym 17559 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 17561 param_counter[4]
.sym 17562 param_counter[5]
.sym 17571 param_counter[3]
.sym 17572 param_counter[5]
.sym 17573 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[6]_new_inv_
.sym 17574 param_counter[0]
.sym 17578 $abc$6541$new_n362_
.sym 17579 $abc$6541$new_n359_
.sym 17580 $abc$6541$new_n383_
.sym 17581 $abc$6541$new_n361_
.sym 17582 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[1]_new_
.sym 17583 $abc$6541$new_n365_
.sym 17584 $abc$6541$new_n364_
.sym 17585 $abc$6541$memory\params$rdmux[0][2][1]$a$1321[1]_new_inv_
.sym 17601 param_counter[2]
.sym 17602 param_counter[2]
.sym 17604 param_counter[3]
.sym 17605 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109
.sym 17606 param_counter[4]
.sym 17608 param_counter[5]
.sym 17609 $PACKER_VCC_NET
.sym 17610 param_counter[6]
.sym 17611 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 17613 param_counter[0]
.sym 17620 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_
.sym 17621 $abc$6541$new_n345_
.sym 17622 param_counter[3]
.sym 17624 $abc$6541$memory\params$rdmux[0][2][0]$b$1319[4]_new_
.sym 17625 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[3]_new_
.sym 17628 $abc$6541$new_n363_
.sym 17629 param_counter[2]
.sym 17630 param_counter[0]
.sym 17631 param_counter[4]
.sym 17632 param_counter[5]
.sym 17633 param_counter[6]
.sym 17636 $abc$6541$new_n359_
.sym 17638 $abc$6541$new_n319_
.sym 17639 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 17644 param_counter[1]
.sym 17645 $abc$6541$new_n354_
.sym 17647 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[1]_new_
.sym 17648 $abc$6541$new_n341_
.sym 17649 $abc$6541$new_n364_
.sym 17652 $abc$6541$new_n341_
.sym 17653 $abc$6541$memory\params$rdmux[0][2][0]$b$1319[4]_new_
.sym 17654 param_counter[5]
.sym 17655 param_counter[4]
.sym 17658 param_counter[3]
.sym 17659 param_counter[1]
.sym 17660 $abc$6541$new_n364_
.sym 17661 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 17664 $abc$6541$new_n345_
.sym 17666 param_counter[5]
.sym 17667 param_counter[2]
.sym 17670 param_counter[2]
.sym 17672 param_counter[3]
.sym 17676 param_counter[1]
.sym 17677 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[1]_new_
.sym 17678 param_counter[0]
.sym 17679 param_counter[6]
.sym 17682 $abc$6541$new_n319_
.sym 17684 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_
.sym 17688 $abc$6541$new_n363_
.sym 17689 $abc$6541$new_n354_
.sym 17691 $abc$6541$new_n359_
.sym 17695 param_counter[0]
.sym 17696 param_counter[6]
.sym 17697 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[3]_new_
.sym 17701 $abc$6541$new_n360_
.sym 17702 param_counter[1]
.sym 17703 $abc$6541$new_n343_
.sym 17704 $abc$6541$new_n373_
.sym 17705 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6156
.sym 17706 $abc$6541$new_n341_
.sym 17708 $abc$6541$new_n342_
.sym 17725 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 17727 $abc$6541$new_n386_
.sym 17730 param_counter[5]
.sym 17731 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 17732 param_counter[3]
.sym 17735 param_counter[4]
.sym 17736 param_counter[1]
.sym 17743 $abc$6541$new_n322_
.sym 17744 $abc$6541$new_n345_
.sym 17748 $abc$6541$new_n315_
.sym 17750 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_
.sym 17751 $abc$6541$new_n317_
.sym 17752 $abc$6541$new_n316_
.sym 17753 $abc$6541$new_n319_
.sym 17756 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 17758 $abc$6541$new_n344_
.sym 17759 $abc$6541$new_n317_
.sym 17760 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109
.sym 17761 param_counter[0]
.sym 17762 param_counter[2]
.sym 17763 $abc$6541$new_n341_
.sym 17764 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 17766 param_counter[4]
.sym 17767 param_counter[1]
.sym 17768 param_counter[5]
.sym 17769 $PACKER_VCC_NET
.sym 17770 param_counter[6]
.sym 17771 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 17773 $abc$6541$new_n340_
.sym 17775 param_counter[1]
.sym 17776 param_counter[5]
.sym 17777 $abc$6541$new_n345_
.sym 17778 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 17781 param_counter[4]
.sym 17782 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 17783 param_counter[5]
.sym 17784 $abc$6541$new_n319_
.sym 17788 $abc$6541$new_n322_
.sym 17790 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_
.sym 17793 param_counter[0]
.sym 17794 $PACKER_VCC_NET
.sym 17799 $abc$6541$new_n315_
.sym 17800 $abc$6541$new_n317_
.sym 17805 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_
.sym 17806 $abc$6541$new_n340_
.sym 17807 param_counter[6]
.sym 17808 $abc$6541$new_n344_
.sym 17811 param_counter[2]
.sym 17812 param_counter[0]
.sym 17813 param_counter[1]
.sym 17814 $abc$6541$new_n316_
.sym 17817 $abc$6541$new_n341_
.sym 17818 $abc$6541$new_n317_
.sym 17819 $abc$6541$new_n316_
.sym 17820 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 17821 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109
.sym 17822 CLK$SB_IO_IN_$glb_clk
.sym 17824 $abc$6541$new_n387_
.sym 17825 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 17826 $abc$6541$memory\params$rdmux[0][2][0]$a$1318[0]_new_inv_
.sym 17827 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[2]_new_inv_
.sym 17828 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 17830 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 17831 $abc$6541$new_n386_
.sym 17851 param_counter[0]
.sym 17852 param_counter[2]
.sym 17853 param_counter[6]
.sym 17855 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 17865 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_
.sym 17866 $abc$6541$new_n322_
.sym 17868 $abc$6541$new_n373_
.sym 17869 $abc$6541$new_n314_
.sym 17870 $abc$6541$memory\params$rdmux[0][1][0]$b$1313[7]_new_
.sym 17874 param_counter[1]
.sym 17876 param_counter[3]
.sym 17877 param_counter[2]
.sym 17878 param_counter[4]
.sym 17880 param_counter[5]
.sym 17882 param_counter[6]
.sym 17883 param_counter[0]
.sym 17884 $abc$6541$new_n320_
.sym 17885 $abc$6541$new_n372_
.sym 17887 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 17890 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 17891 $abc$6541$new_n316_
.sym 17892 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[2]_new_inv_
.sym 17898 param_counter[0]
.sym 17900 param_counter[1]
.sym 17905 param_counter[4]
.sym 17907 param_counter[3]
.sym 17910 param_counter[4]
.sym 17912 param_counter[3]
.sym 17918 $abc$6541$memory\params$rdmux[0][1][0]$b$1313[7]_new_
.sym 17919 param_counter[5]
.sym 17922 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_
.sym 17923 $abc$6541$new_n322_
.sym 17924 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 17925 $abc$6541$new_n373_
.sym 17928 $abc$6541$new_n322_
.sym 17929 param_counter[1]
.sym 17930 param_counter[2]
.sym 17931 param_counter[0]
.sym 17934 $abc$6541$new_n314_
.sym 17935 param_counter[6]
.sym 17936 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 17937 $abc$6541$new_n320_
.sym 17941 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[2]_new_inv_
.sym 17942 $abc$6541$new_n316_
.sym 17943 $abc$6541$new_n372_
.sym 17947 $abc$6541$new_n395_
.sym 17948 $abc$6541$new_n396_
.sym 17953 $abc$6541$new_n393_
.sym 17954 $abc$6541$new_n394_
.sym 17989 $abc$6541$new_n322_
.sym 17990 $abc$6541$memory\params$rdmux[0][2][0]$a$1318[0]_new_inv_
.sym 17991 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[2]_new_inv_
.sym 17992 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 17994 param_counter[0]
.sym 17997 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 18000 param_counter[5]
.sym 18001 $abc$6541$new_n377_
.sym 18002 param_counter[3]
.sym 18003 $abc$6541$new_n371_
.sym 18004 $abc$6541$new_n395_
.sym 18005 $abc$6541$new_n375_
.sym 18006 param_counter[1]
.sym 18007 param_counter[4]
.sym 18010 $abc$6541$memory\params$rdmux[0][2][0]$b$1319[0]_new_
.sym 18012 param_counter[2]
.sym 18013 param_counter[6]
.sym 18014 $abc$6541$new_n604_
.sym 18018 $abc$6541$new_n393_
.sym 18021 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 18022 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[2]_new_inv_
.sym 18023 param_counter[6]
.sym 18027 $abc$6541$new_n322_
.sym 18028 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 18029 param_counter[2]
.sym 18030 $abc$6541$new_n395_
.sym 18033 $abc$6541$memory\params$rdmux[0][2][0]$b$1319[0]_new_
.sym 18034 param_counter[4]
.sym 18035 $abc$6541$memory\params$rdmux[0][2][0]$a$1318[0]_new_inv_
.sym 18036 param_counter[5]
.sym 18039 param_counter[5]
.sym 18040 $abc$6541$new_n371_
.sym 18041 $abc$6541$new_n375_
.sym 18042 $abc$6541$new_n377_
.sym 18051 param_counter[2]
.sym 18052 param_counter[1]
.sym 18053 param_counter[3]
.sym 18054 param_counter[0]
.sym 18057 param_counter[0]
.sym 18058 param_counter[2]
.sym 18059 param_counter[1]
.sym 18060 param_counter[3]
.sym 18063 $abc$6541$new_n604_
.sym 18064 param_counter[6]
.sym 18065 $abc$6541$new_n393_
.sym 18066 param_counter[1]
.sym 18683 param_counter[3]
.sym 18685 param_counter[4]
.sym 18799 param_counter[5]
.sym 19113 params_left[5]
.sym 19115 $abc$6541$sub$demo.v:523$173_Y[11]
.sym 19116 params_left[11]
.sym 19118 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 19120 params_left[6]
.sym 19122 $abc$6541$sub$demo.v:523$173_Y[10]
.sym 19125 params_left[10]
.sym 19131 params_left[3]
.sym 19134 $abc$6541$sub$demo.v:523$173_Y[6]
.sym 19139 $abc$6541$sub$demo.v:523$173_Y[3]
.sym 19141 $abc$6541$sub$demo.v:523$173_Y[5]
.sym 19142 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 19145 $abc$6541$sub$demo.v:523$173_Y[6]
.sym 19146 params_left[6]
.sym 19147 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 19148 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 19151 params_left[5]
.sym 19152 $abc$6541$sub$demo.v:523$173_Y[5]
.sym 19153 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 19154 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 19163 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 19164 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 19165 params_left[3]
.sym 19166 $abc$6541$sub$demo.v:523$173_Y[3]
.sym 19169 params_left[11]
.sym 19170 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 19171 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 19172 $abc$6541$sub$demo.v:523$173_Y[11]
.sym 19175 $abc$6541$sub$demo.v:523$173_Y[10]
.sym 19176 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 19177 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 19178 params_left[10]
.sym 19191 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460_$glb_ce
.sym 19192 CLK$SB_IO_IN_$glb_clk
.sym 19218 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 19238 bit_counter[0]
.sym 19239 $0\bit_counter[2:0][0]
.sym 19241 bit_counter[1]
.sym 19242 $PACKER_VCC_NET
.sym 19245 $0\bit_counter[2:0][2]
.sym 19250 bit_counter[2]
.sym 19256 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 19257 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 19262 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 19267 $nextpnr_ICESTORM_LC_12$O
.sym 19269 bit_counter[0]
.sym 19273 $auto$alumacc.cc:474:replace_alu$1024.C[2]
.sym 19275 bit_counter[1]
.sym 19276 $PACKER_VCC_NET
.sym 19280 bit_counter[2]
.sym 19281 $PACKER_VCC_NET
.sym 19283 $auto$alumacc.cc:474:replace_alu$1024.C[2]
.sym 19287 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 19293 $PACKER_VCC_NET
.sym 19295 bit_counter[0]
.sym 19300 $0\bit_counter[2:0][2]
.sym 19306 $0\bit_counter[2:0][0]
.sym 19312 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 19314 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 19315 CLK$SB_IO_IN_$glb_clk
.sym 19351 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 19358 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 19363 $0\bit_counter[2:0][1]
.sym 19364 bit_counter[1]
.sym 19369 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5554
.sym 19372 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 19375 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_
.sym 19378 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 19379 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 19397 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_
.sym 19400 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 19403 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 19405 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 19409 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 19411 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 19422 bit_counter[1]
.sym 19428 $0\bit_counter[2:0][1]
.sym 19437 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5554
.sym 19438 CLK$SB_IO_IN_$glb_clk
.sym 19481 data[1]
.sym 19482 $abc$6541$new_n366_
.sym 19483 $abc$6541$new_n378_
.sym 19484 $abc$6541$new_n380_
.sym 19486 $abc$6541$new_n368_
.sym 19487 $abc$6541$new_n566_
.sym 19489 data[1]
.sym 19490 data[6]
.sym 19491 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 19493 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 19494 $0\bit_counter[2:0][1]
.sym 19496 $abc$6541$new_n356_
.sym 19497 data[7]
.sym 19498 data[3]
.sym 19499 $abc$6541$techmap$shiftx$demo.v:372$118.$4\buffer[7:0][1]_new_inv_
.sym 19500 $abc$6541$new_n567_
.sym 19501 data[5]
.sym 19502 $abc$6541$new_n611_
.sym 19503 data[2]
.sym 19506 data[3]
.sym 19507 $abc$6541$new_n325_
.sym 19511 data[2]
.sym 19514 data[1]
.sym 19515 $abc$6541$new_n325_
.sym 19517 $abc$6541$new_n380_
.sym 19520 $abc$6541$new_n325_
.sym 19521 data[3]
.sym 19522 $abc$6541$new_n366_
.sym 19523 $abc$6541$new_n356_
.sym 19526 data[7]
.sym 19527 data[3]
.sym 19528 $0\bit_counter[2:0][1]
.sym 19529 $abc$6541$new_n611_
.sym 19532 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 19533 data[6]
.sym 19534 data[2]
.sym 19535 $0\bit_counter[2:0][1]
.sym 19538 $abc$6541$new_n566_
.sym 19539 $abc$6541$new_n567_
.sym 19540 $abc$6541$techmap$shiftx$demo.v:372$118.$4\buffer[7:0][1]_new_inv_
.sym 19541 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 19544 data[1]
.sym 19545 data[5]
.sym 19546 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 19547 $0\bit_counter[2:0][1]
.sym 19550 data[2]
.sym 19551 $abc$6541$new_n325_
.sym 19552 $abc$6541$new_n378_
.sym 19553 $abc$6541$new_n368_
.sym 19560 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460_$glb_ce
.sym 19561 CLK$SB_IO_IN_$glb_clk
.sym 19608 param_counter[4]
.sym 19614 param_counter[2]
.sym 19615 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109
.sym 19622 param_counter[1]
.sym 19625 param_counter[5]
.sym 19626 param_counter[6]
.sym 19631 param_counter[3]
.sym 19635 param_counter[0]
.sym 19636 $nextpnr_ICESTORM_LC_14$O
.sym 19639 param_counter[0]
.sym 19642 $auto$alumacc.cc:474:replace_alu$1015.C[2]
.sym 19644 param_counter[1]
.sym 19648 $auto$alumacc.cc:474:replace_alu$1015.C[3]
.sym 19650 param_counter[2]
.sym 19652 $auto$alumacc.cc:474:replace_alu$1015.C[2]
.sym 19654 $auto$alumacc.cc:474:replace_alu$1015.C[4]
.sym 19656 param_counter[3]
.sym 19658 $auto$alumacc.cc:474:replace_alu$1015.C[3]
.sym 19660 $auto$alumacc.cc:474:replace_alu$1015.C[5]
.sym 19663 param_counter[4]
.sym 19664 $auto$alumacc.cc:474:replace_alu$1015.C[4]
.sym 19666 $auto$alumacc.cc:474:replace_alu$1015.C[6]
.sym 19669 param_counter[5]
.sym 19670 $auto$alumacc.cc:474:replace_alu$1015.C[5]
.sym 19673 param_counter[6]
.sym 19676 $auto$alumacc.cc:474:replace_alu$1015.C[6]
.sym 19681 param_counter[2]
.sym 19682 param_counter[3]
.sym 19683 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109
.sym 19684 CLK$SB_IO_IN_$glb_clk
.sym 19700 param_counter[5]
.sym 19704 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594
.sym 19706 param_counter[3]
.sym 19713 param_counter[3]
.sym 19717 param_counter[5]
.sym 19728 param_counter[1]
.sym 19729 param_counter[2]
.sym 19730 param_counter[3]
.sym 19731 param_counter[4]
.sym 19732 param_counter[5]
.sym 19735 $abc$6541$new_n360_
.sym 19736 $abc$6541$new_n363_
.sym 19738 $abc$6541$new_n361_
.sym 19739 param_counter[4]
.sym 19740 $abc$6541$new_n341_
.sym 19742 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 19745 $abc$6541$new_n383_
.sym 19746 param_counter[0]
.sym 19748 $abc$6541$new_n365_
.sym 19751 $abc$6541$new_n362_
.sym 19754 param_counter[0]
.sym 19757 $abc$6541$new_n386_
.sym 19758 $abc$6541$memory\params$rdmux[0][2][1]$a$1321[1]_new_inv_
.sym 19760 param_counter[0]
.sym 19761 param_counter[1]
.sym 19762 param_counter[2]
.sym 19763 param_counter[3]
.sym 19766 $abc$6541$new_n360_
.sym 19767 $abc$6541$new_n341_
.sym 19768 param_counter[5]
.sym 19769 $abc$6541$new_n361_
.sym 19772 $abc$6541$memory\params$rdmux[0][2][1]$a$1321[1]_new_inv_
.sym 19773 param_counter[4]
.sym 19774 $abc$6541$new_n363_
.sym 19775 param_counter[5]
.sym 19778 param_counter[0]
.sym 19779 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 19780 $abc$6541$new_n362_
.sym 19781 param_counter[4]
.sym 19785 $abc$6541$new_n386_
.sym 19786 $abc$6541$new_n383_
.sym 19791 param_counter[4]
.sym 19792 param_counter[3]
.sym 19796 param_counter[2]
.sym 19797 param_counter[1]
.sym 19798 param_counter[0]
.sym 19799 $abc$6541$new_n365_
.sym 19803 param_counter[0]
.sym 19804 $abc$6541$new_n362_
.sym 19805 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 19850 param_counter[4]
.sym 19852 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6156
.sym 19854 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 19855 $abc$6541$new_n365_
.sym 19856 param_counter[3]
.sym 19857 $abc$6541$new_n342_
.sym 19859 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 19860 $abc$6541$new_n343_
.sym 19861 param_counter[0]
.sym 19862 param_counter[2]
.sym 19865 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109
.sym 19873 param_counter[3]
.sym 19875 param_counter[1]
.sym 19877 param_counter[5]
.sym 19883 param_counter[0]
.sym 19884 param_counter[2]
.sym 19885 param_counter[1]
.sym 19886 $abc$6541$new_n342_
.sym 19892 param_counter[1]
.sym 19895 param_counter[1]
.sym 19896 param_counter[2]
.sym 19897 param_counter[0]
.sym 19898 param_counter[3]
.sym 19901 param_counter[2]
.sym 19902 param_counter[5]
.sym 19903 $abc$6541$new_n365_
.sym 19904 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 19907 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109
.sym 19909 param_counter[0]
.sym 19913 param_counter[2]
.sym 19914 param_counter[3]
.sym 19915 $abc$6541$new_n342_
.sym 19916 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 19925 $abc$6541$new_n343_
.sym 19926 param_counter[4]
.sym 19929 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6156
.sym 19930 CLK$SB_IO_IN_$glb_clk
.sym 19948 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6156
.sym 19974 param_counter[1]
.sym 19975 $abc$6541$new_n343_
.sym 19976 param_counter[3]
.sym 19979 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 19981 $abc$6541$new_n387_
.sym 19982 param_counter[2]
.sym 19984 $abc$6541$new_n373_
.sym 19985 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 19986 param_counter[4]
.sym 19992 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[2]_new_inv_
.sym 19998 param_counter[3]
.sym 20000 param_counter[0]
.sym 20006 param_counter[4]
.sym 20007 param_counter[3]
.sym 20008 param_counter[2]
.sym 20009 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 20012 param_counter[1]
.sym 20015 param_counter[0]
.sym 20018 $abc$6541$new_n343_
.sym 20019 param_counter[3]
.sym 20020 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 20021 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 20025 param_counter[2]
.sym 20026 param_counter[1]
.sym 20027 param_counter[0]
.sym 20030 param_counter[0]
.sym 20031 param_counter[1]
.sym 20042 param_counter[0]
.sym 20044 param_counter[2]
.sym 20048 $abc$6541$new_n387_
.sym 20049 param_counter[3]
.sym 20050 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[2]_new_inv_
.sym 20051 $abc$6541$new_n373_
.sym 20096 $abc$6541$new_n387_
.sym 20099 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 20102 param_counter[3]
.sym 20104 param_counter[2]
.sym 20105 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 20106 param_counter[1]
.sym 20111 param_counter[0]
.sym 20112 param_counter[4]
.sym 20119 $abc$6541$new_n394_
.sym 20120 $abc$6541$new_n395_
.sym 20121 $abc$6541$new_n396_
.sym 20122 param_counter[5]
.sym 20129 param_counter[3]
.sym 20130 param_counter[2]
.sym 20131 param_counter[0]
.sym 20132 param_counter[1]
.sym 20135 param_counter[2]
.sym 20136 param_counter[0]
.sym 20137 param_counter[1]
.sym 20138 param_counter[3]
.sym 20165 $abc$6541$new_n396_
.sym 20166 $abc$6541$new_n394_
.sym 20167 $abc$6541$new_n387_
.sym 20168 param_counter[5]
.sym 20171 $abc$6541$new_n395_
.sym 20172 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 20173 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 20174 param_counter[4]
.sym 21740 CS$SB_IO_OUT
.sym 23951 MOSI$SB_IO_OUT
.sym 27429 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594
.sym 27440 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594
.sym 27460 CS$SB_IO_OUT
.sym 27469 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27534 MOSI$SB_IO_OUT
.sym 27747 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 27752 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 27756 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 27760 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 27763 $PACKER_VCC_NET
.sym 27764 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 27767 $PACKER_VCC_NET
.sym 27768 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 27771 $PACKER_VCC_NET
.sym 27772 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 27776 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 27779 $PACKER_VCC_NET
.sym 27780 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 27784 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 27788 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 27792 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 27795 $PACKER_VCC_NET
.sym 27796 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 27800 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 27803 $PACKER_VCC_NET
.sym 27804 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 27808 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 27813 $nextpnr_ICESTORM_LC_10$I3
.sym 27814 delay[1]
.sym 27815 delay[9]
.sym 27816 delay[8]
.sym 27817 delay[0]
.sym 27818 delay[8]
.sym 27822 delay[11]
.sym 27826 delay[10]
.sym 27830 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2585[4]_new_
.sym 27831 $abc$6541$new_n416_
.sym 27832 delay[10]
.sym 27833 delay[11]
.sym 27834 delay[5]
.sym 27838 delay[9]
.sym 27842 $abc$6541$new_n401_
.sym 27843 delay[1]
.sym 27844 delay[0]
.sym 27846 delay[1]
.sym 27847 delay[0]
.sym 27848 delay[7]
.sym 27849 delay[6]
.sym 27850 delay[4]
.sym 27851 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2585[4]_new_
.sym 27852 delay[5]
.sym 27853 delay[2]
.sym 27854 delay[7]
.sym 27858 delay[4]
.sym 27862 $abc$6541$new_n401_
.sym 27863 $abc$6541$add$demo.v:232$95_Y[5]
.sym 27866 delay[6]
.sym 27867 delay[7]
.sym 27870 delay[6]
.sym 27874 $abc$6541$new_n401_
.sym 27875 $abc$6541$add$demo.v:232$95_Y[4]
.sym 27878 delay[7]
.sym 27879 delay[5]
.sym 27880 delay[6]
.sym 27881 delay[4]
.sym 27882 delay[4]
.sym 27883 delay[5]
.sym 27884 delay[6]
.sym 27885 delay[7]
.sym 27886 delay[4]
.sym 27887 delay[5]
.sym 27888 delay[2]
.sym 27889 delay[3]
.sym 27890 $abc$6541$new_n401_
.sym 27891 $abc$6541$add$demo.v:232$95_Y[7]
.sym 27894 delay[14]
.sym 27898 $abc$6541$new_n401_
.sym 27899 $abc$6541$add$demo.v:232$95_Y[6]
.sym 27902 delay[1]
.sym 27903 delay[0]
.sym 27904 delay[3]
.sym 27905 $abc$6541$new_n438_
.sym 27907 delay[0]
.sym 27912 delay[1]
.sym 27916 delay[2]
.sym 27917 $auto$alumacc.cc:474:replace_alu$1009.C[2]
.sym 27920 delay[3]
.sym 27921 $auto$alumacc.cc:474:replace_alu$1009.C[3]
.sym 27924 delay[4]
.sym 27925 $auto$alumacc.cc:474:replace_alu$1009.C[4]
.sym 27928 delay[5]
.sym 27929 $auto$alumacc.cc:474:replace_alu$1009.C[5]
.sym 27932 delay[6]
.sym 27933 $auto$alumacc.cc:474:replace_alu$1009.C[6]
.sym 27936 delay[7]
.sym 27937 $auto$alumacc.cc:474:replace_alu$1009.C[7]
.sym 27940 delay[8]
.sym 27941 $auto$alumacc.cc:474:replace_alu$1009.C[8]
.sym 27944 delay[9]
.sym 27945 $auto$alumacc.cc:474:replace_alu$1009.C[9]
.sym 27948 delay[10]
.sym 27949 $auto$alumacc.cc:474:replace_alu$1009.C[10]
.sym 27952 delay[11]
.sym 27953 $auto$alumacc.cc:474:replace_alu$1009.C[11]
.sym 27956 delay[12]
.sym 27957 $auto$alumacc.cc:474:replace_alu$1009.C[12]
.sym 27960 delay[13]
.sym 27961 $auto$alumacc.cc:474:replace_alu$1009.C[13]
.sym 27964 delay[14]
.sym 27965 $auto$alumacc.cc:474:replace_alu$1009.C[14]
.sym 27968 delay[15]
.sym 27969 $auto$alumacc.cc:474:replace_alu$1009.C[15]
.sym 27970 $abc$6541$new_n401_
.sym 27971 $abc$6541$add$demo.v:232$95_Y[12]
.sym 27974 $abc$6541$new_n401_
.sym 27975 $abc$6541$add$demo.v:232$95_Y[8]
.sym 27978 $abc$6541$new_n401_
.sym 27979 $abc$6541$add$demo.v:232$95_Y[13]
.sym 27982 $abc$6541$new_n401_
.sym 27983 $abc$6541$add$demo.v:232$95_Y[10]
.sym 27986 $abc$6541$new_n401_
.sym 27987 $abc$6541$add$demo.v:232$95_Y[11]
.sym 27990 $abc$6541$new_n401_
.sym 27991 $abc$6541$add$demo.v:232$95_Y[9]
.sym 27994 $abc$6541$new_n401_
.sym 27995 $abc$6541$add$demo.v:232$95_Y[15]
.sym 27998 $abc$6541$new_n401_
.sym 27999 $abc$6541$add$demo.v:232$95_Y[14]
.sym 28014 delay[8]
.sym 28015 delay[10]
.sym 28016 delay[11]
.sym 28017 delay[9]
.sym 28022 delay[10]
.sym 28023 delay[11]
.sym 28024 delay[9]
.sym 28025 delay[8]
.sym 28046 $0\scl[0:0]
.sym 28058 SCL$SB_IO_OUT
.sym 28234 delay[0]
.sym 28242 delay[3]
.sym 28246 delay[2]
.sym 28259 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 28264 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 28267 $PACKER_VCC_NET
.sym 28268 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 28272 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 28276 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 28279 $PACKER_VCC_NET
.sym 28280 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 28284 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 28288 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 28292 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 28296 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 28300 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 28304 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 28308 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 28312 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 28316 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 28320 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 28325 $nextpnr_ICESTORM_LC_6$I3
.sym 28334 delay[15]
.sym 28346 delay[1]
.sym 28350 delay[12]
.sym 28355 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 28359 $PACKER_VCC_NET
.sym 28360 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 28364 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 28367 $PACKER_VCC_NET
.sym 28368 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 28371 $PACKER_VCC_NET
.sym 28372 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 28375 $PACKER_VCC_NET
.sym 28376 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 28379 $PACKER_VCC_NET
.sym 28380 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 28384 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 28387 $PACKER_VCC_NET
.sym 28388 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 28392 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 28396 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 28400 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 28403 $PACKER_VCC_NET
.sym 28404 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 28408 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 28411 $PACKER_VCC_NET
.sym 28412 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 28416 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 28421 $nextpnr_ICESTORM_LC_3$I3
.sym 28422 $abc$6541$new_n401_
.sym 28423 $abc$6541$add$demo.v:232$95_Y[3]
.sym 28426 $abc$6541$new_n401_
.sym 28427 $abc$6541$add$demo.v:232$95_Y[2]
.sym 28430 delay[0]
.sym 28431 delay[2]
.sym 28432 delay[3]
.sym 28433 delay[1]
.sym 28434 $abc$6541$new_n401_
.sym 28435 $abc$6541$add$demo.v:232$95_Y[0]
.sym 28439 $PACKER_VCC_NET
.sym 28440 delay[0]
.sym 28442 delay[1]
.sym 28443 delay[0]
.sym 28444 delay[3]
.sym 28445 delay[2]
.sym 28446 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[0]_new_
.sym 28447 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[3]_new_
.sym 28448 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[1]_new_
.sym 28449 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3727[2]_new_
.sym 28450 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[3]_new_
.sym 28451 $abc$6541$new_n429_
.sym 28452 $abc$6541$auto$alumacc.cc:491:replace_alu$941[15]
.sym 28454 state[2]
.sym 28455 $abc$6541$new_n426_
.sym 28456 $abc$6541$new_n498_
.sym 28458 delay[13]
.sym 28462 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.sym 28463 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3655[1]_new_
.sym 28464 $abc$6541$auto$alumacc.cc:491:replace_alu$974[15]
.sym 28466 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3408[3]_new_
.sym 28467 $abc$6541$new_n429_
.sym 28468 $abc$6541$auto$alumacc.cc:491:replace_alu$985[15]
.sym 28470 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_
.sym 28471 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[1]_new_
.sym 28472 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[2]_new_
.sym 28474 $abc$6541$new_n402_
.sym 28475 $abc$6541$new_n426_
.sym 28478 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 28479 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 28480 $abc$6541$procmux$671.B_AND_S[22]_new_
.sym 28481 $abc$6541$procmux$671.B_AND_S[74]_new_
.sym 28482 $abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_
.sym 28483 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 28484 $abc$6541$procmux$671.B_AND_S[2]_new_
.sym 28485 $abc$6541$procmux$671.B_AND_S[90]_new_
.sym 28486 $abc$6541$auto$rtlil.cc:1863:Or$947_new_inv_
.sym 28487 state[1]
.sym 28488 $abc$6541$new_n421_
.sym 28489 $abc$6541$procmux$671.B_AND_S[90]_new_
.sym 28490 $abc$6541$procmux$671.B_AND_S[92]_new_
.sym 28491 $abc$6541$procmux$671.B_AND_S[50]_new_
.sym 28492 $abc$6541$procmux$671.B_AND_S[74]_new_
.sym 28493 $abc$6541$new_n500_
.sym 28494 $abc$6541$auto$rtlil.cc:1836:ReduceOr$995_new_inv_
.sym 28495 $abc$6541$new_n434_
.sym 28496 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 28498 delay[13]
.sym 28499 delay[12]
.sym 28500 delay[14]
.sym 28501 delay[15]
.sym 28502 $abc$6541$auto$rtlil.cc:1836:ReduceOr$995_new_inv_
.sym 28503 $abc$6541$new_n434_
.sym 28504 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 28506 state[1]
.sym 28507 $abc$6541$new_n421_
.sym 28508 $abc$6541$auto$rtlil.cc:1863:Or$947_new_inv_
.sym 28510 delay[13]
.sym 28511 delay[15]
.sym 28512 delay[14]
.sym 28513 delay[12]
.sym 28514 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 28515 $abc$6541$new_n434_
.sym 28518 $0\scl[0:0]
.sym 28519 $abc$6541$procmux$671.B_AND_S[49]_new_
.sym 28522 state[0]
.sym 28523 $abc$6541$new_n434_
.sym 28524 $abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_
.sym 28525 $abc$6541$new_n459_
.sym 28526 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[0]_new_
.sym 28527 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[1]_new_
.sym 28530 $0\scl[0:0]
.sym 28531 $abc$6541$procmux$671.B_AND_S[45]_new_
.sym 28532 $abc$6541$new_n421_
.sym 28533 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 28534 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 28535 $abc$6541$new_n434_
.sym 28536 $abc$6541$procmux$650_CMP_new_
.sym 28537 $abc$6541$new_n421_
.sym 28538 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 28539 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5304
.sym 28540 $abc$6541$procmux$671.B_AND_S[45]_new_
.sym 28541 $abc$6541$new_n459_
.sym 28542 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 28543 RST$SB_IO_OUT
.sym 28544 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 28545 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 28771 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 28776 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 28780 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 28783 $PACKER_VCC_NET
.sym 28784 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 28788 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 28792 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 28795 $PACKER_VCC_NET
.sym 28796 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 28800 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 28804 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 28808 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 28812 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 28816 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 28820 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 28824 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 28828 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 28832 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 28834 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.sym 28835 $abc$6541$new_n408_
.sym 28836 $abc$6541$new_n409_
.sym 28837 $abc$6541$auto$alumacc.cc:491:replace_alu$952[15]
.sym 28867 $auto$alumacc.cc:474:replace_alu$939.C[1]
.sym 28872 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 28876 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 28880 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 28884 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 28887 $PACKER_VCC_NET
.sym 28888 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 28891 $PACKER_VCC_NET
.sym 28892 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 28895 $PACKER_VCC_NET
.sym 28896 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 28899 $PACKER_VCC_NET
.sym 28900 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 28904 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 28908 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 28912 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 28916 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 28920 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 28924 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 28928 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 28930 $abc$6541$auto$rtlil.cc:1835:ReduceAnd$965_new_
.sym 28931 $abc$6541$new_n421_
.sym 28932 state[1]
.sym 28933 $abc$6541$auto$alumacc.cc:491:replace_alu$963[15]
.sym 28938 $abc$6541$procmux$671.B_AND_S[21]_new_
.sym 28939 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 28946 $abc$6541$auto$rtlil.cc:1863:Or$958_new_inv_
.sym 28947 $abc$6541$procmux$650_CMP_new_
.sym 28954 $abc$6541$auto$rtlil.cc:1863:Or$958_new_inv_
.sym 28955 $abc$6541$procmux$650_CMP_new_
.sym 28962 $abc$6541$new_n440_
.sym 28963 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 28964 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4697[3]_new_
.sym 28965 $abc$6541$procmux$671.B_AND_S[22]_new_
.sym 28966 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 28967 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4697[3]_new_
.sym 28968 $abc$6541$new_n472_
.sym 28969 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4720[1]_new_inv_
.sym 28970 state[0]
.sym 28971 state[1]
.sym 28972 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 28973 $abc$6541$new_n440_
.sym 28974 $abc$6541$procmux$671.B_AND_S[12]_new_
.sym 28975 $abc$6541$procmux$671.B_AND_S[21]_new_
.sym 28978 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 28979 $abc$6541$procmux$671.B_AND_S[21]_new_
.sym 28980 $abc$6541$new_n496_
.sym 28981 $abc$6541$new_n503_
.sym 28982 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 28983 $abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.sym 28984 $abc$6541$procmux$671.B_AND_S[12]_new_
.sym 28985 $abc$6541$new_n527_
.sym 28986 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4743[3]_new_
.sym 28987 $abc$6541$new_n495_
.sym 28988 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4799[2]_new_inv_
.sym 28990 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 28991 state[0]
.sym 28992 $abc$6541$new_n440_
.sym 28994 $0\dc[0:0]
.sym 28998 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 28999 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 29000 $abc$6541$procmux$671.B_AND_S[90]_new_
.sym 29001 $abc$6541$new_n528_
.sym 29002 $abc$6541$new_n518_
.sym 29003 $abc$6541$new_n519_
.sym 29004 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[4]_new_inv_
.sym 29005 $abc$6541$new_n521_
.sym 29006 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 29007 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_
.sym 29008 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 29010 $0\dc[0:0]
.sym 29011 $abc$6541$new_n252_
.sym 29012 state[0]
.sym 29014 $abc$6541$new_n500_
.sym 29015 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[4]_new_inv_
.sym 29016 $abc$6541$new_n532_
.sym 29017 $abc$6541$new_n533_
.sym 29018 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_
.sym 29019 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 29020 $0\dc[0:0]
.sym 29022 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 29023 $abc$6541$new_n501_
.sym 29026 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 29027 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_
.sym 29028 $abc$6541$new_n440_
.sym 29030 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 29031 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.sym 29034 state[2]
.sym 29035 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 29036 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 29037 state[3]
.sym 29038 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 29039 state[0]
.sym 29040 state[2]
.sym 29041 state[3]
.sym 29042 state[1]
.sym 29043 $abc$6541$new_n421_
.sym 29044 $abc$6541$procmux$671.B_AND_S[45]_new_
.sym 29045 $0\dc[0:0]
.sym 29046 state[0]
.sym 29047 $abc$6541$new_n252_
.sym 29048 state[1]
.sym 29049 $abc$6541$new_n440_
.sym 29050 $abc$6541$new_n237_
.sym 29051 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.sym 29054 state[2]
.sym 29055 $abc$6541$new_n237_
.sym 29056 state[3]
.sym 29058 $abc$6541$new_n442_
.sym 29059 $abc$6541$new_n441_
.sym 29060 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_
.sym 29062 state[2]
.sym 29063 state[3]
.sym 29066 state[0]
.sym 29067 state[1]
.sym 29068 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.sym 29069 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_
.sym 29070 $abc$6541$new_n441_
.sym 29071 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_
.sym 29074 $abc$6541$new_n419_
.sym 29075 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.sym 29078 state[2]
.sym 29079 state[1]
.sym 29080 state[0]
.sym 29081 state[3]
.sym 29082 state[2]
.sym 29083 state[1]
.sym 29084 state[3]
.sym 29085 state[0]
.sym 29086 state[2]
.sym 29087 $abc$6541$new_n419_
.sym 29088 state[3]
.sym 29315 $auto$alumacc.cc:474:replace_alu$996.C[2]
.sym 29320 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.sym 29323 $PACKER_VCC_NET
.sym 29324 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.sym 29328 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.sym 29332 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.sym 29336 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.sym 29340 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.sym 29343 $PACKER_VCC_NET
.sym 29344 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.sym 29348 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.sym 29351 $PACKER_VCC_NET
.sym 29352 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.sym 29355 $PACKER_VCC_NET
.sym 29356 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.sym 29359 $PACKER_VCC_NET
.sym 29360 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.sym 29364 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.sym 29367 $PACKER_VCC_NET
.sym 29368 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.sym 29372 $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.sym 29374 $abc$6541$new_n414_
.sym 29375 $abc$6541$new_n408_
.sym 29376 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_
.sym 29377 $abc$6541$auto$alumacc.cc:491:replace_alu$998[15]
.sym 29378 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 29379 cmd_counter[0]
.sym 29402 cmd_counter[1]
.sym 29414 $abc$6541$new_n467_
.sym 29415 cmd_counter[0]
.sym 29416 cmd_counter[1]
.sym 29430 cmd_counter[0]
.sym 29431 cmd_counter[1]
.sym 29432 $abc$6541$new_n467_
.sym 29442 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 29443 DC$SB_IO_OUT
.sym 29446 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 29447 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 29448 DC$SB_IO_OUT
.sym 29450 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 29451 $abc$6541$new_n493_
.sym 29452 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 29453 DC$SB_IO_OUT
.sym 29454 $abc$6541$auto$wreduce.cc:455:run$909[3]_new_
.sym 29455 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 29456 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 29457 DC$SB_IO_OUT
.sym 29458 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 29459 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_
.sym 29460 $abc$6541$new_n494_
.sym 29461 $abc$6541$new_n508_
.sym 29462 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 29463 $abc$6541$new_n493_
.sym 29464 $abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.sym 29465 DC$SB_IO_OUT
.sym 29466 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_
.sym 29467 $abc$6541$new_n494_
.sym 29468 $abc$6541$new_n492_
.sym 29469 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 29470 $abc$6541$auto$wreduce.cc:455:run$909[3]_new_
.sym 29471 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 29472 $abc$6541$new_n465_
.sym 29473 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 29474 state[0]
.sym 29475 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 29476 $abc$6541$new_n252_
.sym 29477 state[1]
.sym 29478 $abc$6541$procmux$740_Y[0]_new_inv_
.sym 29479 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 29480 $abc$6541$new_n524_
.sym 29482 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 29483 $abc$6541$procmux$740_Y[1]_new_inv_
.sym 29484 $abc$6541$new_n517_
.sym 29485 $abc$6541$new_n509_
.sym 29486 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.sym 29487 $abc$6541$procmux$671.B_AND_S[18]_new_
.sym 29488 $abc$6541$new_n526_
.sym 29489 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4799[2]_new_inv_
.sym 29490 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[6]_new_
.sym 29491 $abc$6541$procmux$671.B_AND_S[18]_new_
.sym 29492 $abc$6541$procmux$671.B_AND_S[61]_new_inv_
.sym 29494 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 29495 $0\scl[0:0]
.sym 29496 $abc$6541$procmux$768_Y[3]_new_inv_
.sym 29497 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 29498 state[3]
.sym 29499 state[2]
.sym 29502 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 29503 $abc$6541$procmux$768_Y[3]_new_inv_
.sym 29504 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[6]_new_
.sym 29505 $abc$6541$new_n473_
.sym 29506 $abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.sym 29507 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 29508 $abc$6541$new_n475_
.sym 29510 state[0]
.sym 29511 state[1]
.sym 29514 $abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.sym 29515 $abc$6541$new_n474_
.sym 29516 $abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.sym 29522 $PACKER_GND_NET
.sym 29526 state[0]
.sym 29527 state[1]
.sym 29528 $abc$6541$new_n252_
.sym 29530 state[5]
.sym 29531 state[0]
.sym 29532 state[1]
.sym 29533 state[4]
.sym 29534 $abc$6541$new_n237_
.sym 29535 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 29538 $abc$6541$procmux$671.B_AND_S[49]_new_
.sym 29539 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 29542 state[5]
.sym 29543 state[4]
.sym 29546 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 29547 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 29548 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.sym 29550 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 29551 state[2]
.sym 29552 state[3]
.sym 29554 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 29555 $abc$6541$procmux$671.B_AND_S[49]_new_
.sym 29556 $0\scl[0:0]
.sym 29557 $abc$6541$new_n476_
.sym 29558 $abc$6541$new_n464_
.sym 29559 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 29562 state[3]
.sym 29563 $abc$6541$new_n464_
.sym 29564 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 29565 $abc$6541$procmux$671.B_AND_S[97]_new_
.sym 29566 state[5]
.sym 29567 state[4]
.sym 29570 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 29571 $abc$6541$procmux$804.B_AND_S[1]_new_
.sym 29572 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 29574 state[0]
.sym 29575 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 29576 state[1]
.sym 29578 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.sym 29579 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 29580 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 29582 $abc$6541$procmux$671.B_AND_S[55]_new_
.sym 29583 $0\scl[0:0]
.sym 29584 CS$SB_IO_OUT
.sym 29586 state[2]
.sym 29587 $abc$6541$new_n464_
.sym 29588 state[3]
.sym 29594 state[1]
.sym 29595 state[0]
.sym 29596 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.sym 29794 $abc$6541$new_n287_
.sym 29795 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$1983[2]_new_inv_
.sym 29796 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 29797 params_left[0]
.sym 29798 $abc$6541$new_n305_
.sym 29799 $abc$6541$new_n307_
.sym 29800 $abc$6541$auto$opt_reduce.cc:132:opt_mux$894_new_inv_
.sym 29801 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 29806 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 29807 $abc$6541$new_n274_
.sym 29810 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 29811 $abc$6541$new_n274_
.sym 29812 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 29814 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 29815 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 29818 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 29819 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 29822 $abc$6541$new_n298_
.sym 29823 $abc$6541$new_n287_
.sym 29824 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 29825 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 29826 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 29827 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 29828 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 29829 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 29830 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 29831 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 29832 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 29833 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 29834 $abc$6541$new_n294_
.sym 29835 $abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_
.sym 29836 $abc$6541$new_n293_
.sym 29838 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 29839 $abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_
.sym 29840 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 29842 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 29843 $abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_
.sym 29844 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 29846 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 29847 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 29848 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 29849 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 29850 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 29851 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 29852 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[5]_new_inv_
.sym 29853 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 29854 $abc$6541$new_n288_
.sym 29855 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 29856 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_
.sym 29859 cmd_counter[0]
.sym 29863 cmd_counter[1]
.sym 29864 $PACKER_VCC_NET
.sym 29867 cmd_counter[2]
.sym 29868 $PACKER_VCC_NET
.sym 29869 $auto$alumacc.cc:474:replace_alu$1018.C[2]
.sym 29871 cmd_counter[3]
.sym 29872 $PACKER_VCC_NET
.sym 29873 $auto$alumacc.cc:474:replace_alu$1018.C[3]
.sym 29875 cmd_counter[4]
.sym 29876 $PACKER_VCC_NET
.sym 29877 $auto$alumacc.cc:474:replace_alu$1018.C[4]
.sym 29878 cmd_counter[3]
.sym 29879 $abc$6541$sub$demo.v:337$109_Y[3]
.sym 29880 $abc$6541$new_n237_
.sym 29881 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 29882 cmd_counter[2]
.sym 29883 $abc$6541$sub$demo.v:337$109_Y[2]
.sym 29884 $abc$6541$new_n237_
.sym 29885 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 29886 $abc$6541$new_n237_
.sym 29887 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 29888 cmd_counter[0]
.sym 29889 cmd_counter[1]
.sym 29891 cmd_counter[0]
.sym 29896 cmd_counter[1]
.sym 29900 cmd_counter[2]
.sym 29901 $auto$alumacc.cc:474:replace_alu$1012.C[2]
.sym 29904 cmd_counter[3]
.sym 29905 $auto$alumacc.cc:474:replace_alu$1012.C[3]
.sym 29908 cmd_counter[4]
.sym 29909 $auto$alumacc.cc:474:replace_alu$1012.C[4]
.sym 29914 cmd_counter[3]
.sym 29915 cmd_counter[2]
.sym 29916 cmd_counter[4]
.sym 29919 $PACKER_VCC_NET
.sym 29920 cmd_counter[0]
.sym 29922 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 29923 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 29924 cmd_counter[1]
.sym 29926 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 29927 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 29930 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$1938[0]_new_inv_
.sym 29931 $abc$6541$new_n287_
.sym 29934 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 29935 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 29938 $abc$6541$new_n287_
.sym 29939 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$1938[0]_new_inv_
.sym 29940 $abc$6541$procmux$559_Y[4]_new_
.sym 29941 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 29946 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 29947 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 29948 $abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.sym 29949 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 29953 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 29958 $abc$6541$auto$wreduce.cc:455:run$919[3]_new_inv_
.sym 29959 $abc$6541$auto$wreduce.cc:455:run$917[3]_new_inv_
.sym 29960 $abc$6541$procmux$559_Y[13]_new_
.sym 29961 DC$SB_IO_OUT
.sym 29970 $0\pixel_data[15:0][12]
.sym 29978 DC$SB_IO_OUT
.sym 29979 $abc$6541$procmux$559_Y[13]_new_
.sym 29980 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 29982 $0\pixel_data[15:0][12]
.sym 29986 $abc$6541$shiftx$demo.v:372$118.buffer[0]_new_inv_
.sym 29987 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 29988 $abc$6541$shiftx$demo.v:353$114.buffer[0]_new_
.sym 29989 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 29990 $abc$6541$procmux$559_Y[13]_new_
.sym 29991 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 29992 DC$SB_IO_OUT
.sym 29994 $abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_
.sym 29995 $abc$6541$new_n483_
.sym 29996 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 29997 $abc$6541$new_n607_
.sym 29998 $abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_
.sym 29999 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 30000 $0\pixel_bit_counter[3:0][1]
.sym 30002 pixel_data[14]
.sym 30003 pixel_data[12]
.sym 30004 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 30005 $0\pixel_bit_counter[3:0][1]
.sym 30006 pixel_data[3]
.sym 30007 pixel_data[1]
.sym 30008 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 30009 $abc$6541$new_n606_
.sym 30010 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 30011 $0\pixel_bit_counter[3:0][1]
.sym 30012 $abc$6541$new_n483_
.sym 30014 $abc$6541$auto$wreduce.cc:455:run$919[1]_new_inv_
.sym 30015 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 30016 $abc$6541$auto$wreduce.cc:455:run$917[1]_new_inv_
.sym 30017 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 30019 pixel_bit_counter[0]
.sym 30021 $PACKER_VCC_NET
.sym 30022 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 30026 $abc$6541$new_n557_
.sym 30027 $abc$6541$new_n549_
.sym 30028 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 30029 $abc$6541$new_n608_
.sym 30030 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 30031 $abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.sym 30034 $0\pixel_bit_counter[3:0][0]
.sym 30038 $0\pixel_bit_counter[3:0][3]
.sym 30042 $0\pixel_bit_counter[3:0][2]
.sym 30046 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.sym 30047 $abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.sym 30050 $abc$6541$new_n550_
.sym 30051 $abc$6541$new_n552_
.sym 30052 $abc$6541$new_n554_
.sym 30054 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 30055 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 30058 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 30059 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 30062 $abc$6541$new_n419_
.sym 30063 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 30066 pixel_data[6]
.sym 30067 pixel_data[4]
.sym 30068 $0\pixel_bit_counter[3:0][1]
.sym 30069 $abc$6541$new_n553_
.sym 30070 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 30071 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 30078 $abc$6541$new_n558_
.sym 30079 $abc$6541$new_n559_
.sym 30080 $abc$6541$new_n560_
.sym 30306 params_left[0]
.sym 30307 params_left[1]
.sym 30310 $abc$6541$new_n601_
.sym 30311 $abc$6541$auto$opt_reduce.cc:132:opt_mux$894_new_inv_
.sym 30312 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30313 $abc$6541$procmux$556.B_AND_S[1]_new_
.sym 30314 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 30315 $abc$6541$new_n600_
.sym 30316 $abc$6541$new_n299_
.sym 30317 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 30318 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 30319 $abc$6541$new_n274_
.sym 30320 $abc$6541$new_n287_
.sym 30321 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 30322 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 30323 params_left[1]
.sym 30326 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 30327 $abc$6541$sub$demo.v:523$173_Y[0]
.sym 30328 $abc$6541$procmux$556.B_AND_S[14]_new_
.sym 30331 params_left[0]
.sym 30333 $PACKER_VCC_NET
.sym 30334 params_left[0]
.sym 30335 params_left[1]
.sym 30336 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 30338 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 30339 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 30340 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 30341 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 30342 $abc$6541$new_n241_
.sym 30343 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_
.sym 30346 $abc$6541$auto$simplemap.cc:168:logic_reduce$2206[0]_new_inv_
.sym 30347 $abc$6541$new_n256_
.sym 30348 $abc$6541$new_n257_
.sym 30349 $abc$6541$new_n258_
.sym 30350 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[2]_new_inv_
.sym 30351 $abc$6541$memory\cmd$rdmux[0][0][0]$b$1081[2]_new_
.sym 30352 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 30354 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 30355 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 30356 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 30358 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 30359 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 30362 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[7]_new_inv_
.sym 30363 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 30364 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 30366 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 30367 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 30368 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 30369 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 30370 cmd_counter[0]
.sym 30371 $abc$6541$sub$demo.v:337$109_Y[0]
.sym 30372 $abc$6541$new_n237_
.sym 30373 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 30375 cmd_counter[0]
.sym 30377 $PACKER_VCC_NET
.sym 30378 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 30379 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 30380 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 30381 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 30382 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 30383 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 30384 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 30385 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 30386 cmd_counter[4]
.sym 30387 $abc$6541$sub$demo.v:337$109_Y[4]
.sym 30388 $abc$6541$new_n237_
.sym 30389 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.sym 30390 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 30391 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 30392 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 30393 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 30394 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 30395 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 30396 $abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.sym 30398 $abc$6541$new_n241_
.sym 30399 $abc$6541$new_n235_
.sym 30400 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 30402 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_
.sym 30403 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 30404 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30405 $abc$6541$new_n277_
.sym 30406 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_
.sym 30407 $abc$6541$new_n286_
.sym 30408 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 30409 $abc$6541$new_n284_
.sym 30410 $abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.sym 30411 $abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.sym 30412 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 30414 $abc$6541$memory\cmd$rdmux[0][0][0]$b$1081[2]_new_
.sym 30415 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 30418 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_
.sym 30419 cmd_counter[4]
.sym 30420 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30422 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 30423 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 30424 data[7]
.sym 30425 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[7]_new_inv_
.sym 30426 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 30427 $abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.sym 30430 $abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.sym 30431 $abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[1]_new_
.sym 30432 $abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.sym 30434 $abc$6541$new_n325_
.sym 30435 data[4]
.sym 30436 $abc$6541$new_n349_
.sym 30438 $abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.sym 30439 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 30442 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.sym 30443 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30444 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 30445 $0\pixel_data[15:0][12]
.sym 30446 data[0]
.sym 30447 $abc$6541$new_n325_
.sym 30448 $abc$6541$new_n399_
.sym 30449 $abc$6541$new_n389_
.sym 30450 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.sym 30451 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30454 $0\pixel_data[15:0][14]
.sym 30455 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 30456 $abc$6541$new_n329_
.sym 30458 data[5]
.sym 30459 $abc$6541$new_n325_
.sym 30460 $abc$6541$new_n347_
.sym 30461 $abc$6541$new_n338_
.sym 30462 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.sym 30463 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30470 $abc$6541$procmux$559_Y[13]_new_
.sym 30471 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 30474 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 30475 $0\pixel_data[15:0][13]
.sym 30482 $abc$6541$new_n353_
.sym 30483 $abc$6541$new_n351_
.sym 30484 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_
.sym 30485 param_counter[6]
.sym 30490 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 30491 $0\pixel_data[15:0][0]
.sym 30498 $0\pixel_data[15:0][1]
.sym 30502 $0\pixel_data[15:0][14]
.sym 30509 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.sym 30510 $0\pixel_data[15:0][1]
.sym 30518 $0\pixel_data[15:0][11]
.sym 30522 $0\pixel_data[15:0][11]
.sym 30531 pixel_bit_counter[0]
.sym 30535 pixel_bit_counter[1]
.sym 30536 $PACKER_VCC_NET
.sym 30539 pixel_bit_counter[2]
.sym 30540 $PACKER_VCC_NET
.sym 30541 $auto$alumacc.cc:474:replace_alu$1021.C[2]
.sym 30543 pixel_bit_counter[3]
.sym 30544 $PACKER_VCC_NET
.sym 30545 $auto$alumacc.cc:474:replace_alu$1021.C[3]
.sym 30546 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 30550 $0\pixel_bit_counter[3:0][1]
.sym 30554 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 30558 pixel_bit_counter[1]
.sym 30562 pixel_data[10]
.sym 30563 pixel_data[8]
.sym 30564 $0\pixel_bit_counter[3:0][1]
.sym 30565 $abc$6541$new_n551_
.sym 30566 pixel_data[2]
.sym 30567 pixel_data[0]
.sym 30568 $0\pixel_bit_counter[3:0][1]
.sym 30569 $abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_
.sym 30570 pixel_data[11]
.sym 30571 pixel_data[9]
.sym 30572 $0\pixel_bit_counter[3:0][1]
.sym 30573 $abc$6541$new_n551_
.sym 30574 $0\pixel_data[15:0][0]
.sym 30578 $0\pixel_data[15:0][14]
.sym 30582 $0\pixel_data[15:0][10]
.sym 30586 $0\pixel_data[15:0][10]
.sym 30590 $abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.sym 30591 $abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.sym 30594 $0\pixel_data[15:0][15]
.sym 30598 pixel_data[15]
.sym 30599 pixel_data[13]
.sym 30600 $0\pixel_bit_counter[3:0][1]
.sym 30601 $abc$6541$new_n483_
.sym 30602 $0\pixel_data[15:0][15]
.sym 30606 pixel_data[7]
.sym 30607 pixel_data[5]
.sym 30608 $0\pixel_bit_counter[3:0][1]
.sym 30609 $abc$6541$new_n553_
.sym 30614 $0\pixel_data[15:0][13]
.sym 30618 $0\pixel_data[15:0][0]
.sym 30622 $0\pixel_data[15:0][13]
.sym 30819 params_left[0]
.sym 30823 params_left[1]
.sym 30824 $PACKER_VCC_NET
.sym 30827 params_left[2]
.sym 30828 $PACKER_VCC_NET
.sym 30829 $auto$alumacc.cc:474:replace_alu$1027.C[2]
.sym 30831 params_left[3]
.sym 30832 $PACKER_VCC_NET
.sym 30833 $auto$alumacc.cc:474:replace_alu$1027.C[3]
.sym 30835 params_left[4]
.sym 30836 $PACKER_VCC_NET
.sym 30837 $auto$alumacc.cc:474:replace_alu$1027.C[4]
.sym 30839 params_left[5]
.sym 30840 $PACKER_VCC_NET
.sym 30841 $auto$alumacc.cc:474:replace_alu$1027.C[5]
.sym 30843 params_left[6]
.sym 30844 $PACKER_VCC_NET
.sym 30845 $auto$alumacc.cc:474:replace_alu$1027.C[6]
.sym 30847 params_left[7]
.sym 30848 $PACKER_VCC_NET
.sym 30849 $auto$alumacc.cc:474:replace_alu$1027.C[7]
.sym 30851 params_left[8]
.sym 30852 $PACKER_VCC_NET
.sym 30853 $auto$alumacc.cc:474:replace_alu$1027.C[8]
.sym 30855 params_left[9]
.sym 30856 $PACKER_VCC_NET
.sym 30857 $auto$alumacc.cc:474:replace_alu$1027.C[9]
.sym 30859 params_left[10]
.sym 30860 $PACKER_VCC_NET
.sym 30861 $auto$alumacc.cc:474:replace_alu$1027.C[10]
.sym 30863 params_left[11]
.sym 30864 $PACKER_VCC_NET
.sym 30865 $auto$alumacc.cc:474:replace_alu$1027.C[11]
.sym 30867 params_left[12]
.sym 30868 $PACKER_VCC_NET
.sym 30869 $auto$alumacc.cc:474:replace_alu$1027.C[12]
.sym 30871 params_left[13]
.sym 30872 $PACKER_VCC_NET
.sym 30873 $auto$alumacc.cc:474:replace_alu$1027.C[13]
.sym 30874 params_left[2]
.sym 30875 params_left[3]
.sym 30876 params_left[4]
.sym 30877 params_left[5]
.sym 30878 params_left[10]
.sym 30879 params_left[11]
.sym 30880 params_left[12]
.sym 30881 params_left[13]
.sym 30882 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 30883 $abc$6541$sub$demo.v:523$173_Y[8]
.sym 30884 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 30885 params_left[8]
.sym 30886 params_left[6]
.sym 30887 params_left[7]
.sym 30888 params_left[8]
.sym 30889 params_left[9]
.sym 30890 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 30891 params_left[12]
.sym 30892 $abc$6541$new_n262_
.sym 30894 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30895 $abc$6541$procmux$559_Y[13]_new_
.sym 30896 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 30897 $abc$6541$sub$demo.v:523$173_Y[9]
.sym 30898 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 30899 $abc$6541$sub$demo.v:523$173_Y[7]
.sym 30900 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 30901 params_left[7]
.sym 30902 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30903 $abc$6541$procmux$559_Y[13]_new_
.sym 30904 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 30905 $abc$6541$sub$demo.v:523$173_Y[12]
.sym 30906 $abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.sym 30907 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30910 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 30911 params_left[9]
.sym 30912 $abc$6541$new_n266_
.sym 30914 $abc$6541$procmux$615_Y[7]_new_inv_
.sym 30915 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30916 $abc$6541$procmux$612.B_AND_S[7]_new_
.sym 30918 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 30919 $abc$6541$sub$demo.v:523$173_Y[2]
.sym 30920 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 30921 params_left[2]
.sym 30922 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 30923 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594
.sym 30926 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 30927 params_left[4]
.sym 30928 $abc$6541$new_n272_
.sym 30930 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 30931 $abc$6541$sub$demo.v:523$173_Y[4]
.sym 30932 $abc$6541$procmux$559_Y[4]_new_
.sym 30933 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30934 $0\bit_counter[2:0][1]
.sym 30935 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 30936 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 30938 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 30939 params_left[13]
.sym 30940 $abc$6541$new_n249_
.sym 30942 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30943 $abc$6541$procmux$559_Y[13]_new_
.sym 30944 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 30945 $abc$6541$sub$demo.v:523$173_Y[13]
.sym 30946 $abc$6541$procmux$559_Y[13]_new_
.sym 30947 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 30950 $abc$6541$new_n325_
.sym 30951 data[6]
.sym 30952 $abc$6541$new_n327_
.sym 30954 $0\pixel_data[15:0][15]
.sym 30955 data[7]
.sym 30956 $abc$6541$procmux$559_Y[13]_new_
.sym 30957 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.sym 30958 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.sym 30959 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 30960 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 30961 $0\pixel_data[15:0][1]
.sym 30962 $0\bit_counter[2:0][1]
.sym 30963 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 30964 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 30966 $0\pixel_data[15:0][10]
.sym 30967 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 30970 data[4]
.sym 30971 data[0]
.sym 30972 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 30973 $0\bit_counter[2:0][1]
.sym 30974 $0\pixel_data[15:0][11]
.sym 30975 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.sym 30978 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_
.sym 30979 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 30982 param_counter[0]
.sym 30983 param_counter[1]
.sym 30986 $abc$6541$new_n331_
.sym 30987 param_counter[4]
.sym 30988 param_counter[1]
.sym 30989 param_counter[6]
.sym 30990 param_counter[6]
.sym 30991 $abc$6541$new_n545_
.sym 30992 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 30993 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 30994 param_counter[3]
.sym 30995 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 30996 $abc$6541$new_n354_
.sym 30998 param_counter[4]
.sym 30999 param_counter[5]
.sym 31000 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 31006 param_counter[0]
.sym 31007 param_counter[3]
.sym 31008 param_counter[5]
.sym 31009 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[6]_new_inv_
.sym 31010 param_counter[4]
.sym 31011 $abc$6541$memory\params$rdmux[0][2][0]$b$1319[4]_new_
.sym 31012 $abc$6541$new_n341_
.sym 31013 param_counter[5]
.sym 31014 param_counter[1]
.sym 31015 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 31016 param_counter[3]
.sym 31017 $abc$6541$new_n364_
.sym 31018 param_counter[2]
.sym 31019 $abc$6541$new_n345_
.sym 31020 param_counter[5]
.sym 31022 param_counter[2]
.sym 31023 param_counter[3]
.sym 31026 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[1]_new_
.sym 31027 param_counter[0]
.sym 31028 param_counter[1]
.sym 31029 param_counter[6]
.sym 31030 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_
.sym 31031 $abc$6541$new_n319_
.sym 31034 $abc$6541$new_n363_
.sym 31035 $abc$6541$new_n354_
.sym 31036 $abc$6541$new_n359_
.sym 31038 param_counter[0]
.sym 31039 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[3]_new_
.sym 31040 param_counter[6]
.sym 31042 param_counter[1]
.sym 31043 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 31044 $abc$6541$new_n345_
.sym 31045 param_counter[5]
.sym 31046 param_counter[4]
.sym 31047 $abc$6541$new_n319_
.sym 31048 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 31049 param_counter[5]
.sym 31050 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_
.sym 31051 $abc$6541$new_n322_
.sym 31055 $PACKER_VCC_NET
.sym 31056 param_counter[0]
.sym 31058 $abc$6541$new_n315_
.sym 31059 $abc$6541$new_n317_
.sym 31062 $abc$6541$new_n344_
.sym 31063 $abc$6541$new_n340_
.sym 31064 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_
.sym 31065 param_counter[6]
.sym 31066 param_counter[2]
.sym 31067 param_counter[0]
.sym 31068 param_counter[1]
.sym 31069 $abc$6541$new_n316_
.sym 31070 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 31071 $abc$6541$new_n316_
.sym 31072 $abc$6541$new_n341_
.sym 31073 $abc$6541$new_n317_
.sym 31074 param_counter[0]
.sym 31075 param_counter[1]
.sym 31078 param_counter[3]
.sym 31079 param_counter[4]
.sym 31082 param_counter[3]
.sym 31083 param_counter[4]
.sym 31086 $abc$6541$memory\params$rdmux[0][1][0]$b$1313[7]_new_
.sym 31087 param_counter[5]
.sym 31090 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_
.sym 31091 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 31092 $abc$6541$new_n322_
.sym 31093 $abc$6541$new_n373_
.sym 31094 param_counter[0]
.sym 31095 param_counter[2]
.sym 31096 param_counter[1]
.sym 31097 $abc$6541$new_n322_
.sym 31098 $abc$6541$new_n320_
.sym 31099 $abc$6541$new_n314_
.sym 31100 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 31101 param_counter[6]
.sym 31102 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[2]_new_inv_
.sym 31103 $abc$6541$new_n316_
.sym 31104 $abc$6541$new_n372_
.sym 31106 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 31107 $abc$6541$memory\params$rdmux[0][0][0]$a$1309[2]_new_inv_
.sym 31108 param_counter[6]
.sym 31110 param_counter[2]
.sym 31111 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 31112 $abc$6541$new_n395_
.sym 31113 $abc$6541$new_n322_
.sym 31114 $abc$6541$memory\params$rdmux[0][2][0]$b$1319[0]_new_
.sym 31115 $abc$6541$memory\params$rdmux[0][2][0]$a$1318[0]_new_inv_
.sym 31116 param_counter[5]
.sym 31117 param_counter[4]
.sym 31118 $abc$6541$new_n375_
.sym 31119 $abc$6541$new_n377_
.sym 31120 param_counter[5]
.sym 31121 $abc$6541$new_n371_
.sym 31126 param_counter[1]
.sym 31127 param_counter[2]
.sym 31128 param_counter[3]
.sym 31129 param_counter[0]
.sym 31130 param_counter[3]
.sym 31131 param_counter[2]
.sym 31132 param_counter[1]
.sym 31133 param_counter[0]
.sym 31134 $abc$6541$new_n393_
.sym 31135 $abc$6541$new_n604_
.sym 31136 param_counter[1]
.sym 31137 param_counter[6]
.sym 31362 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 31363 $abc$6541$sub$demo.v:523$173_Y[6]
.sym 31364 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 31365 params_left[6]
.sym 31366 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 31367 $abc$6541$sub$demo.v:523$173_Y[5]
.sym 31368 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 31369 params_left[5]
.sym 31374 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 31375 $abc$6541$sub$demo.v:523$173_Y[3]
.sym 31376 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 31377 params_left[3]
.sym 31378 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 31379 $abc$6541$sub$demo.v:523$173_Y[11]
.sym 31380 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 31381 params_left[11]
.sym 31382 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.sym 31383 $abc$6541$sub$demo.v:523$173_Y[10]
.sym 31384 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.sym 31385 params_left[10]
.sym 31395 bit_counter[0]
.sym 31399 bit_counter[1]
.sym 31400 $PACKER_VCC_NET
.sym 31403 bit_counter[2]
.sym 31404 $PACKER_VCC_NET
.sym 31405 $auto$alumacc.cc:474:replace_alu$1024.C[2]
.sym 31406 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 31411 bit_counter[0]
.sym 31413 $PACKER_VCC_NET
.sym 31414 $0\bit_counter[2:0][2]
.sym 31418 $0\bit_counter[2:0][0]
.sym 31422 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 31430 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_
.sym 31431 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 31434 $abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.sym 31435 $abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.sym 31438 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.sym 31439 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 31446 bit_counter[1]
.sym 31450 $0\bit_counter[2:0][1]
.sym 31458 $abc$6541$new_n325_
.sym 31459 data[1]
.sym 31460 $abc$6541$new_n380_
.sym 31462 data[3]
.sym 31463 $abc$6541$new_n325_
.sym 31464 $abc$6541$new_n366_
.sym 31465 $abc$6541$new_n356_
.sym 31466 data[7]
.sym 31467 data[3]
.sym 31468 $0\bit_counter[2:0][1]
.sym 31469 $abc$6541$new_n611_
.sym 31470 data[6]
.sym 31471 data[2]
.sym 31472 $0\bit_counter[2:0][1]
.sym 31473 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 31474 $abc$6541$new_n566_
.sym 31475 $abc$6541$new_n567_
.sym 31476 $abc$6541$techmap$shiftx$demo.v:372$118.$4\buffer[7:0][1]_new_inv_
.sym 31477 $abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.sym 31478 data[5]
.sym 31479 data[1]
.sym 31480 $0\bit_counter[2:0][1]
.sym 31481 $abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.sym 31482 data[2]
.sym 31483 $abc$6541$new_n325_
.sym 31484 $abc$6541$new_n378_
.sym 31485 $abc$6541$new_n368_
.sym 31491 param_counter[0]
.sym 31496 param_counter[1]
.sym 31500 param_counter[2]
.sym 31501 $auto$alumacc.cc:474:replace_alu$1015.C[2]
.sym 31504 param_counter[3]
.sym 31505 $auto$alumacc.cc:474:replace_alu$1015.C[3]
.sym 31508 param_counter[4]
.sym 31509 $auto$alumacc.cc:474:replace_alu$1015.C[4]
.sym 31512 param_counter[5]
.sym 31513 $auto$alumacc.cc:474:replace_alu$1015.C[5]
.sym 31516 param_counter[6]
.sym 31517 $auto$alumacc.cc:474:replace_alu$1015.C[6]
.sym 31518 param_counter[2]
.sym 31519 param_counter[3]
.sym 31522 param_counter[2]
.sym 31523 param_counter[0]
.sym 31524 param_counter[1]
.sym 31525 param_counter[3]
.sym 31526 $abc$6541$new_n341_
.sym 31527 $abc$6541$new_n360_
.sym 31528 $abc$6541$new_n361_
.sym 31529 param_counter[5]
.sym 31530 $abc$6541$new_n363_
.sym 31531 param_counter[4]
.sym 31532 $abc$6541$memory\params$rdmux[0][2][1]$a$1321[1]_new_inv_
.sym 31533 param_counter[5]
.sym 31534 param_counter[0]
.sym 31535 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 31536 $abc$6541$new_n362_
.sym 31537 param_counter[4]
.sym 31538 $abc$6541$new_n383_
.sym 31539 $abc$6541$new_n386_
.sym 31542 param_counter[4]
.sym 31543 param_counter[3]
.sym 31546 param_counter[2]
.sym 31547 param_counter[0]
.sym 31548 param_counter[1]
.sym 31549 $abc$6541$new_n365_
.sym 31550 param_counter[0]
.sym 31551 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 31552 $abc$6541$new_n362_
.sym 31554 param_counter[0]
.sym 31555 param_counter[1]
.sym 31556 $abc$6541$new_n342_
.sym 31557 param_counter[2]
.sym 31558 param_counter[1]
.sym 31562 param_counter[3]
.sym 31563 param_counter[2]
.sym 31564 param_counter[0]
.sym 31565 param_counter[1]
.sym 31566 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 31567 param_counter[2]
.sym 31568 $abc$6541$new_n365_
.sym 31569 param_counter[5]
.sym 31570 $abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109
.sym 31571 param_counter[0]
.sym 31574 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 31575 param_counter[2]
.sym 31576 param_counter[3]
.sym 31577 $abc$6541$new_n342_
.sym 31582 $abc$6541$new_n343_
.sym 31583 param_counter[4]
.sym 31586 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 31587 param_counter[2]
.sym 31588 param_counter[3]
.sym 31589 param_counter[4]
.sym 31590 param_counter[0]
.sym 31591 param_counter[1]
.sym 31594 $abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.sym 31595 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.sym 31596 param_counter[3]
.sym 31597 $abc$6541$new_n343_
.sym 31598 param_counter[0]
.sym 31599 param_counter[2]
.sym 31600 param_counter[1]
.sym 31602 param_counter[1]
.sym 31603 param_counter[0]
.sym 31610 param_counter[0]
.sym 31611 param_counter[2]
.sym 31614 $abc$6541$memory\params$rdmux[0][3][1]$a$1333[2]_new_inv_
.sym 31615 param_counter[3]
.sym 31616 $abc$6541$new_n387_
.sym 31617 $abc$6541$new_n373_
.sym 31618 param_counter[1]
.sym 31619 param_counter[2]
.sym 31620 param_counter[0]
.sym 31621 param_counter[3]
.sym 31622 param_counter[1]
.sym 31623 param_counter[2]
.sym 31624 param_counter[0]
.sym 31625 param_counter[3]
.sym 31642 $abc$6541$new_n396_
.sym 31643 $abc$6541$new_n387_
.sym 31644 $abc$6541$new_n394_
.sym 31645 param_counter[5]
.sym 31646 $abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.sym 31647 $abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.sym 31648 $abc$6541$new_n395_
.sym 31649 param_counter[4]
