Protel Design System Design Rule Check
PCB File : D:\ALTIUM\nangcao\Mach KIT STM32\Bài m?ch tham kh?o 1\PCB1.PcbDoc
Date     : 6/30/2025
Time     : 3:14:45 AM

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.5mm) (InNetClass('power'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=0.5mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.3mm) (Conductor Width=0.2mm) (Air Gap=0.2mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Pad C10-2(53.467mm,49.29mm) on Top Layer And Via (53.467mm,47.879mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad C14-1(58.18mm,38.989mm) on Top Layer And Pad C16-1(58.18mm,40.661mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad C14-2(59.93mm,38.989mm) on Top Layer And Pad C16-2(59.93mm,40.661mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad C16-1(58.18mm,40.661mm) on Top Layer And Pad C17-1(58.18mm,42.333mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad C16-2(59.93mm,40.661mm) on Top Layer And Pad C17-2(59.93mm,42.333mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad C17-1(58.18mm,42.333mm) on Top Layer And Pad C18-1(58.18mm,44.005mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad C17-2(59.93mm,42.333mm) on Top Layer And Pad C18-2(59.93mm,44.005mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad C18-1(58.18mm,44.005mm) on Top Layer And Pad R20-2(58.165mm,45.688mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad C18-2(59.93mm,44.005mm) on Top Layer And Pad R20-1(59.915mm,45.688mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Pad C18-2(59.93mm,44.005mm) on Top Layer And Via (61.214mm,43.942mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Pad C19-1(37.465mm,51.04mm) on Top Layer And Via (37.465mm,52.451mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad C20-1(58.18mm,49.022mm) on Top Layer And Pad C21-1(58.166mm,50.673mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.254mm) Between Pad C20-1(58.18mm,49.022mm) on Top Layer And Pad L1-2(58.165mm,47.36mm) on Top Layer [Top Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad C20-2(59.93mm,49.022mm) on Top Layer And Pad C21-2(59.916mm,50.673mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.254mm) Between Pad C20-2(59.93mm,49.022mm) on Top Layer And Pad L1-1(59.915mm,47.36mm) on Top Layer [Top Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Pad C21-1(58.166mm,50.673mm) on Top Layer And Via (58.166mm,51.943mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.063mm < 0.254mm) Between Pad C30-1(59.93mm,35.941mm) on Top Layer And Pad R23-2(59.93mm,34.278mm) on Top Layer [Top Solder] Mask Sliver [0.063mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.063mm < 0.254mm) Between Pad C30-2(58.18mm,35.941mm) on Top Layer And Pad R23-1(58.18mm,34.278mm) on Top Layer [Top Solder] Mask Sliver [0.063mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Pad C30-2(58.18mm,35.941mm) on Top Layer And Via (56.896mm,36.068mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad C5-1(17.135mm,29.338mm) on Top Layer And Via (17.018mm,30.607mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad C6-1(58.18mm,29.21mm) on Top Layer And Pad C7-1(58.18mm,30.893mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad C6-2(59.93mm,29.21mm) on Top Layer And Pad C7-2(59.93mm,30.893mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad C7-1(58.18mm,30.893mm) on Top Layer And Pad C8-1(58.18mm,32.575mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad C7-2(59.93mm,30.893mm) on Top Layer And Pad C8-2(59.93mm,32.575mm) on Top Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.103mm < 0.254mm) Between Pad C8-1(58.18mm,32.575mm) on Top Layer And Pad R23-1(58.18mm,34.278mm) on Top Layer [Top Solder] Mask Sliver [0.103mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.103mm < 0.254mm) Between Pad C8-2(59.93mm,32.575mm) on Top Layer And Pad R23-2(59.93mm,34.278mm) on Top Layer [Top Solder] Mask Sliver [0.103mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad L1-1(59.915mm,47.36mm) on Top Layer And Pad R20-1(59.915mm,45.688mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad L1-2(58.165mm,47.36mm) on Top Layer And Pad R20-2(58.165mm,45.688mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-1(53.366mm,34.61mm) on Top Layer And Pad LQFP1-2(53.366mm,35.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-10(53.366mm,39.11mm) on Top Layer And Pad LQFP1-11(53.366mm,39.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-10(53.366mm,39.11mm) on Top Layer And Pad LQFP1-9(53.366mm,38.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-100(51.466mm,32.74mm) on Top Layer And Pad LQFP1-99(50.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-11(53.366mm,39.61mm) on Top Layer And Pad LQFP1-12(53.366mm,40.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-12(53.366mm,40.11mm) on Top Layer And Pad LQFP1-13(53.366mm,40.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-13(53.366mm,40.61mm) on Top Layer And Pad LQFP1-14(53.366mm,41.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-14(53.366mm,41.11mm) on Top Layer And Pad LQFP1-15(53.366mm,41.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-15(53.366mm,41.61mm) on Top Layer And Pad LQFP1-16(53.366mm,42.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad LQFP1-15(53.366mm,41.61mm) on Top Layer And Via (51.689mm,41.783mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-16(53.366mm,42.11mm) on Top Layer And Pad LQFP1-17(53.366mm,42.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.225mm < 0.254mm) Between Pad LQFP1-16(53.366mm,42.11mm) on Top Layer And Via (51.689mm,41.783mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.225mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-17(53.366mm,42.61mm) on Top Layer And Pad LQFP1-18(53.366mm,43.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-18(53.366mm,43.11mm) on Top Layer And Pad LQFP1-19(53.366mm,43.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-19(53.366mm,43.61mm) on Top Layer And Pad LQFP1-20(53.366mm,44.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-2(53.366mm,35.11mm) on Top Layer And Pad LQFP1-3(53.366mm,35.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-20(53.366mm,44.11mm) on Top Layer And Pad LQFP1-21(53.366mm,44.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-21(53.366mm,44.61mm) on Top Layer And Pad LQFP1-22(53.366mm,45.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-22(53.366mm,45.11mm) on Top Layer And Pad LQFP1-23(53.366mm,45.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-23(53.366mm,45.61mm) on Top Layer And Pad LQFP1-24(53.366mm,46.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.034mm < 0.254mm) Between Pad LQFP1-23(53.366mm,45.61mm) on Top Layer And Via (52.07mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.034mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-24(53.366mm,46.11mm) on Top Layer And Pad LQFP1-25(53.366mm,46.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Pad LQFP1-24(53.366mm,46.11mm) on Top Layer And Via (52.07mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-26(51.466mm,48.54mm) on Top Layer And Pad LQFP1-27(50.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-27(50.966mm,48.54mm) on Top Layer And Pad LQFP1-28(50.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-28(50.466mm,48.54mm) on Top Layer And Pad LQFP1-29(49.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-29(49.966mm,48.54mm) on Top Layer And Pad LQFP1-30(49.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-3(53.366mm,35.61mm) on Top Layer And Pad LQFP1-4(53.366mm,36.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-30(49.466mm,48.54mm) on Top Layer And Pad LQFP1-31(48.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-31(48.966mm,48.54mm) on Top Layer And Pad LQFP1-32(48.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-32(48.466mm,48.54mm) on Top Layer And Pad LQFP1-33(47.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-33(47.966mm,48.54mm) on Top Layer And Pad LQFP1-34(47.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-34(47.466mm,48.54mm) on Top Layer And Pad LQFP1-35(46.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-35(46.966mm,48.54mm) on Top Layer And Pad LQFP1-36(46.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-36(46.466mm,48.54mm) on Top Layer And Pad LQFP1-37(45.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-37(45.966mm,48.54mm) on Top Layer And Pad LQFP1-38(45.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-38(45.466mm,48.54mm) on Top Layer And Pad LQFP1-39(44.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-39(44.966mm,48.54mm) on Top Layer And Pad LQFP1-40(44.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-4(53.366mm,36.11mm) on Top Layer And Pad LQFP1-5(53.366mm,36.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-40(44.466mm,48.54mm) on Top Layer And Pad LQFP1-41(43.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-41(43.966mm,48.54mm) on Top Layer And Pad LQFP1-42(43.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-42(43.466mm,48.54mm) on Top Layer And Pad LQFP1-43(42.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-43(42.966mm,48.54mm) on Top Layer And Pad LQFP1-44(42.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-44(42.466mm,48.54mm) on Top Layer And Pad LQFP1-45(41.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-45(41.966mm,48.54mm) on Top Layer And Pad LQFP1-46(41.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-46(41.466mm,48.54mm) on Top Layer And Pad LQFP1-47(40.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-47(40.966mm,48.54mm) on Top Layer And Pad LQFP1-48(40.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-48(40.466mm,48.54mm) on Top Layer And Pad LQFP1-49(39.966mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-49(39.966mm,48.54mm) on Top Layer And Pad LQFP1-50(39.466mm,48.54mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-5(53.366mm,36.61mm) on Top Layer And Pad LQFP1-6(53.366mm,37.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-51(37.566mm,46.61mm) on Top Layer And Pad LQFP1-52(37.566mm,46.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-52(37.566mm,46.11mm) on Top Layer And Pad LQFP1-53(37.566mm,45.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-53(37.566mm,45.61mm) on Top Layer And Pad LQFP1-54(37.566mm,45.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-54(37.566mm,45.11mm) on Top Layer And Pad LQFP1-55(37.566mm,44.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-55(37.566mm,44.61mm) on Top Layer And Pad LQFP1-56(37.566mm,44.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-56(37.566mm,44.11mm) on Top Layer And Pad LQFP1-57(37.566mm,43.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-57(37.566mm,43.61mm) on Top Layer And Pad LQFP1-58(37.566mm,43.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-58(37.566mm,43.11mm) on Top Layer And Pad LQFP1-59(37.566mm,42.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-59(37.566mm,42.61mm) on Top Layer And Pad LQFP1-60(37.566mm,42.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-6(53.366mm,37.11mm) on Top Layer And Pad LQFP1-7(53.366mm,37.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-60(37.566mm,42.11mm) on Top Layer And Pad LQFP1-61(37.566mm,41.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-61(37.566mm,41.61mm) on Top Layer And Pad LQFP1-62(37.566mm,41.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-62(37.566mm,41.11mm) on Top Layer And Pad LQFP1-63(37.566mm,40.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-63(37.566mm,40.61mm) on Top Layer And Pad LQFP1-64(37.566mm,40.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-64(37.566mm,40.11mm) on Top Layer And Pad LQFP1-65(37.566mm,39.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-65(37.566mm,39.61mm) on Top Layer And Pad LQFP1-66(37.566mm,39.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-66(37.566mm,39.11mm) on Top Layer And Pad LQFP1-67(37.566mm,38.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-67(37.566mm,38.61mm) on Top Layer And Pad LQFP1-68(37.566mm,38.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-68(37.566mm,38.11mm) on Top Layer And Pad LQFP1-69(37.566mm,37.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-69(37.566mm,37.61mm) on Top Layer And Pad LQFP1-70(37.566mm,37.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-7(53.366mm,37.61mm) on Top Layer And Pad LQFP1-8(53.366mm,38.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-70(37.566mm,37.11mm) on Top Layer And Pad LQFP1-71(37.566mm,36.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-71(37.566mm,36.61mm) on Top Layer And Pad LQFP1-72(37.566mm,36.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-72(37.566mm,36.11mm) on Top Layer And Pad LQFP1-73(37.566mm,35.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-73(37.566mm,35.61mm) on Top Layer And Pad LQFP1-74(37.566mm,35.11mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-74(37.566mm,35.11mm) on Top Layer And Pad LQFP1-75(37.566mm,34.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-76(39.466mm,32.74mm) on Top Layer And Pad LQFP1-77(39.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-77(39.966mm,32.74mm) on Top Layer And Pad LQFP1-78(40.466mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-78(40.466mm,32.74mm) on Top Layer And Pad LQFP1-79(40.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-79(40.966mm,32.74mm) on Top Layer And Pad LQFP1-80(41.466mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-8(53.366mm,38.11mm) on Top Layer And Pad LQFP1-9(53.366mm,38.61mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-80(41.466mm,32.74mm) on Top Layer And Pad LQFP1-81(41.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-81(41.966mm,32.74mm) on Top Layer And Pad LQFP1-82(42.466mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-82(42.466mm,32.74mm) on Top Layer And Pad LQFP1-83(42.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-83(42.966mm,32.74mm) on Top Layer And Pad LQFP1-84(43.466mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-84(43.466mm,32.74mm) on Top Layer And Pad LQFP1-85(43.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-85(43.966mm,32.74mm) on Top Layer And Pad LQFP1-86(44.466mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-86(44.466mm,32.74mm) on Top Layer And Pad LQFP1-87(44.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-87(44.966mm,32.74mm) on Top Layer And Pad LQFP1-88(45.466mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-88(45.466mm,32.74mm) on Top Layer And Pad LQFP1-89(45.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-89(45.966mm,32.74mm) on Top Layer And Pad LQFP1-90(46.466mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-90(46.466mm,32.74mm) on Top Layer And Pad LQFP1-91(46.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-91(46.966mm,32.74mm) on Top Layer And Pad LQFP1-92(47.466mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-92(47.466mm,32.74mm) on Top Layer And Pad LQFP1-93(47.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-93(47.966mm,32.74mm) on Top Layer And Pad LQFP1-94(48.466mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-94(48.466mm,32.74mm) on Top Layer And Pad LQFP1-95(48.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-95(48.966mm,32.74mm) on Top Layer And Pad LQFP1-96(49.466mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-96(49.466mm,32.74mm) on Top Layer And Pad LQFP1-97(49.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-97(49.966mm,32.74mm) on Top Layer And Pad LQFP1-98(50.466mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad LQFP1-98(50.466mm,32.74mm) on Top Layer And Pad LQFP1-99(50.966mm,32.74mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-1(11.729mm,40.992mm) on Top Layer And Pad U1-2(11.729mm,40.492mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-10(11.729mm,36.492mm) on Top Layer And Pad U1-11(11.729mm,35.992mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-10(11.729mm,36.492mm) on Top Layer And Pad U1-9(11.729mm,36.992mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-11(11.729mm,35.992mm) on Top Layer And Pad U1-12(11.729mm,35.492mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-13(13.364mm,33.827mm) on Top Layer And Pad U1-14(13.864mm,33.827mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-14(13.864mm,33.827mm) on Top Layer And Pad U1-15(14.364mm,33.827mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-15(14.364mm,33.827mm) on Top Layer And Pad U1-16(14.864mm,33.827mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-16(14.864mm,33.827mm) on Top Layer And Pad U1-17(15.364mm,33.827mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-17(15.364mm,33.827mm) on Top Layer And Pad U1-18(15.864mm,33.827mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-18(15.864mm,33.827mm) on Top Layer And Pad U1-19(16.364mm,33.827mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-19(16.364mm,33.827mm) on Top Layer And Pad U1-20(16.864mm,33.827mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-2(11.729mm,40.492mm) on Top Layer And Pad U1-3(11.729mm,39.992mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-20(16.864mm,33.827mm) on Top Layer And Pad U1-21(17.364mm,33.827mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-21(17.364mm,33.827mm) on Top Layer And Pad U1-22(17.864mm,33.827mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-22(17.864mm,33.827mm) on Top Layer And Pad U1-23(18.364mm,33.827mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-23(18.364mm,33.827mm) on Top Layer And Pad U1-24(18.864mm,33.827mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-25(20.529mm,35.462mm) on Top Layer And Pad U1-26(20.529mm,35.962mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-26(20.529mm,35.962mm) on Top Layer And Pad U1-27(20.529mm,36.462mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-27(20.529mm,36.462mm) on Top Layer And Pad U1-28(20.529mm,36.962mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-28(20.529mm,36.962mm) on Top Layer And Pad U1-29(20.529mm,37.462mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-29(20.529mm,37.462mm) on Top Layer And Pad U1-30(20.529mm,37.962mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-3(11.729mm,39.992mm) on Top Layer And Pad U1-4(11.729mm,39.492mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-30(20.529mm,37.962mm) on Top Layer And Pad U1-31(20.529mm,38.462mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-31(20.529mm,38.462mm) on Top Layer And Pad U1-32(20.529mm,38.962mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-32(20.529mm,38.962mm) on Top Layer And Pad U1-33(20.529mm,39.462mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-33(20.529mm,39.462mm) on Top Layer And Pad U1-34(20.529mm,39.962mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-34(20.529mm,39.962mm) on Top Layer And Pad U1-35(20.529mm,40.462mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-35(20.529mm,40.462mm) on Top Layer And Pad U1-36(20.529mm,40.962mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-37(18.864mm,42.627mm) on Top Layer And Pad U1-38(18.364mm,42.627mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-38(18.364mm,42.627mm) on Top Layer And Pad U1-39(17.864mm,42.627mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-39(17.864mm,42.627mm) on Top Layer And Pad U1-40(17.364mm,42.627mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-4(11.729mm,39.492mm) on Top Layer And Pad U1-5(11.729mm,38.992mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-40(17.364mm,42.627mm) on Top Layer And Pad U1-41(16.864mm,42.627mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-41(16.864mm,42.627mm) on Top Layer And Pad U1-42(16.364mm,42.627mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-42(16.364mm,42.627mm) on Top Layer And Pad U1-43(15.864mm,42.627mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-43(15.864mm,42.627mm) on Top Layer And Pad U1-44(15.364mm,42.627mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-44(15.364mm,42.627mm) on Top Layer And Pad U1-45(14.864mm,42.627mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-45(14.864mm,42.627mm) on Top Layer And Pad U1-46(14.364mm,42.627mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-46(14.364mm,42.627mm) on Top Layer And Pad U1-47(13.864mm,42.627mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-47(13.864mm,42.627mm) on Top Layer And Pad U1-48(13.364mm,42.627mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-5(11.729mm,38.992mm) on Top Layer And Pad U1-6(11.729mm,38.492mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-6(11.729mm,38.492mm) on Top Layer And Pad U1-7(11.729mm,37.992mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-7(11.729mm,37.992mm) on Top Layer And Pad U1-8(11.729mm,37.492mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.06mm < 0.254mm) Between Pad U1-8(11.729mm,37.492mm) on Top Layer And Pad U1-9(11.729mm,36.992mm) on Top Layer [Top Solder] Mask Sliver [0.06mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U2-1(78.535mm,13.147mm) on Top Layer And Pad U2-2(78.535mm,14.097mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U2-2(78.535mm,14.097mm) on Top Layer And Pad U2-3(78.535mm,15.047mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad USB1-(13.534mm,10.795mm) on Multi-Layer And Pad USB1-5(12.334mm,10.795mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad USB1-(8.534mm,10.795mm) on Multi-Layer And Pad USB1-1(9.734mm,10.795mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad USB1-1(9.734mm,10.795mm) on Top Layer And Pad USB1-2(10.384mm,10.795mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad USB1-2(10.384mm,10.795mm) on Top Layer And Pad USB1-3(11.034mm,10.795mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad USB1-3(11.034mm,10.795mm) on Top Layer And Pad USB1-4(11.684mm,10.795mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad USB1-4(11.684mm,10.795mm) on Top Layer And Pad USB1-5(12.334mm,10.795mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Via (50.673mm,42.799mm) from Top Layer to Bottom Layer And Via (51.689mm,41.783mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.134mm] / [Bottom Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Via (50.927mm,39.624mm) from Top Layer to Bottom Layer And Via (51.302mm,40.648mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm] / [Bottom Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Via (51.302mm,40.648mm) from Top Layer to Bottom Layer And Via (51.689mm,41.783mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.096mm] / [Bottom Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (51.562mm,44.958mm) from Top Layer to Bottom Layer And Via (52.07mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
Rule Violations :184

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Arc (10.549mm,36.507mm) on Top Overlay And Pad U1-10(11.729mm,36.492mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (10.559mm,38.977mm) on Top Overlay And Pad U1-5(11.729mm,38.992mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Arc (14.329mm,32.687mm) on Top Overlay And Pad U1-15(14.364mm,33.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (14.869mm,43.747mm) on Top Overlay And Pad U1-45(14.864mm,42.627mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (16.849mm,32.717mm) on Top Overlay And Pad U1-20(16.864mm,33.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (17.359mm,43.747mm) on Top Overlay And Pad U1-40(17.364mm,42.627mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (21.699mm,35.457mm) on Top Overlay And Pad U1-25(20.529mm,35.462mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Arc (21.699mm,40.437mm) on Top Overlay And Pad U1-35(20.529mm,40.462mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Arc (21.719mm,37.937mm) on Top Overlay And Pad U1-30(20.529mm,37.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (36.466mm,34.64mm) on Top Overlay And Pad LQFP1-75(37.566mm,34.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (36.466mm,37.14mm) on Top Overlay And Pad LQFP1-70(37.566mm,37.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (36.466mm,39.64mm) on Top Overlay And Pad LQFP1-65(37.566mm,39.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (36.466mm,42.14mm) on Top Overlay And Pad LQFP1-60(37.566mm,42.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (36.466mm,44.64mm) on Top Overlay And Pad LQFP1-55(37.566mm,44.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (39.466mm,49.64mm) on Top Overlay And Pad LQFP1-50(39.466mm,48.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (41.466mm,31.64mm) on Top Overlay And Pad LQFP1-80(41.466mm,32.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (41.966mm,49.64mm) on Top Overlay And Pad LQFP1-45(41.966mm,48.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (43.966mm,31.64mm) on Top Overlay And Pad LQFP1-85(43.966mm,32.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (44.466mm,49.64mm) on Top Overlay And Pad LQFP1-40(44.466mm,48.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (46.466mm,31.64mm) on Top Overlay And Pad LQFP1-90(46.466mm,32.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (46.966mm,49.64mm) on Top Overlay And Pad LQFP1-35(46.966mm,48.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (48.966mm,31.64mm) on Top Overlay And Pad LQFP1-95(48.966mm,32.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (49.466mm,49.64mm) on Top Overlay And Pad LQFP1-30(49.466mm,48.54mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (51.466mm,31.64mm) on Top Overlay And Pad LQFP1-100(51.466mm,32.74mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (54.416mm,36.61mm) on Top Overlay And Pad LQFP1-5(53.366mm,36.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (54.416mm,39.11mm) on Top Overlay And Pad LQFP1-10(53.366mm,39.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (54.416mm,41.61mm) on Top Overlay And Pad LQFP1-15(53.366mm,41.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (54.416mm,44.11mm) on Top Overlay And Pad LQFP1-20(53.366mm,44.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (54.416mm,46.61mm) on Top Overlay And Pad LQFP1-25(53.366mm,46.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(53.467mm,51.04mm) on Top Layer And Track (52.517mm,48.49mm)(52.517mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-1(53.467mm,51.04mm) on Top Layer And Track (52.517mm,50.165mm)(54.417mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(53.467mm,51.04mm) on Top Layer And Track (52.517mm,51.84mm)(54.417mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(53.467mm,51.04mm) on Top Layer And Track (54.417mm,48.49mm)(54.417mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(53.467mm,49.29mm) on Top Layer And Track (52.517mm,48.49mm)(52.517mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(53.467mm,49.29mm) on Top Layer And Track (52.517mm,48.49mm)(54.417mm,48.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-2(53.467mm,49.29mm) on Top Layer And Track (52.517mm,50.165mm)(54.417mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(53.467mm,49.29mm) on Top Layer And Track (54.417mm,48.49mm)(54.417mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(8.001mm,39.878mm) on Top Layer And Track (7.051mm,39.078mm)(7.051mm,42.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(8.001mm,39.878mm) on Top Layer And Track (7.051mm,39.078mm)(8.951mm,39.078mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-1(8.001mm,39.878mm) on Top Layer And Track (7.051mm,40.753mm)(8.951mm,40.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-1(8.001mm,39.878mm) on Top Layer And Track (8.951mm,39.078mm)(8.951mm,42.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(28.448mm,32.075mm) on Top Layer And Track (27.648mm,31.125mm)(27.648mm,33.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(28.448mm,32.075mm) on Top Layer And Track (27.648mm,31.125mm)(30.998mm,31.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(28.448mm,32.075mm) on Top Layer And Track (27.648mm,33.025mm)(30.998mm,33.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C11-1(28.448mm,32.075mm) on Top Layer And Track (29.323mm,31.125mm)(29.323mm,33.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(30.198mm,32.075mm) on Top Layer And Track (27.648mm,31.125mm)(30.998mm,31.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(30.198mm,32.075mm) on Top Layer And Track (27.648mm,33.025mm)(30.998mm,33.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C11-2(30.198mm,32.075mm) on Top Layer And Track (29.323mm,31.125mm)(29.323mm,33.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(30.198mm,32.075mm) on Top Layer And Track (30.998mm,31.125mm)(30.998mm,33.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(8.001mm,41.628mm) on Top Layer And Track (7.051mm,39.078mm)(7.051mm,42.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C1-2(8.001mm,41.628mm) on Top Layer And Track (7.051mm,40.753mm)(8.951mm,40.753mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(8.001mm,41.628mm) on Top Layer And Track (7.051mm,42.428mm)(8.951mm,42.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(8.001mm,41.628mm) on Top Layer And Track (8.951mm,39.078mm)(8.951mm,42.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(77.724mm,30.113mm) on Top Layer And Track (76.774mm,29.313mm)(76.774mm,32.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(77.724mm,30.113mm) on Top Layer And Track (76.774mm,29.313mm)(78.674mm,29.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C12-1(77.724mm,30.113mm) on Top Layer And Track (76.774mm,30.988mm)(78.674mm,30.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(77.724mm,30.113mm) on Top Layer And Track (78.674mm,29.313mm)(78.674mm,32.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(77.724mm,31.863mm) on Top Layer And Track (76.774mm,29.313mm)(76.774mm,32.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C12-2(77.724mm,31.863mm) on Top Layer And Track (76.774mm,30.988mm)(78.674mm,30.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(77.724mm,31.863mm) on Top Layer And Track (76.774mm,32.663mm)(78.674mm,32.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(77.724mm,31.863mm) on Top Layer And Track (78.674mm,29.313mm)(78.674mm,32.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(77.724mm,35.913mm) on Top Layer And Track (76.774mm,33.363mm)(76.774mm,36.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C13-1(77.724mm,35.913mm) on Top Layer And Track (76.774mm,35.038mm)(78.674mm,35.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(77.724mm,35.913mm) on Top Layer And Track (76.774mm,36.713mm)(78.674mm,36.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(77.724mm,35.913mm) on Top Layer And Track (78.674mm,33.363mm)(78.674mm,36.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(77.724mm,34.163mm) on Top Layer And Track (76.774mm,33.363mm)(76.774mm,36.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(77.724mm,34.163mm) on Top Layer And Track (76.774mm,33.363mm)(78.674mm,33.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C13-2(77.724mm,34.163mm) on Top Layer And Track (76.774mm,35.038mm)(78.674mm,35.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(77.724mm,34.163mm) on Top Layer And Track (78.674mm,33.363mm)(78.674mm,36.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(58.18mm,38.989mm) on Top Layer And Track (57.38mm,38.039mm)(57.38mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(58.18mm,38.989mm) on Top Layer And Track (57.38mm,38.039mm)(60.73mm,38.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C14-1(58.18mm,38.989mm) on Top Layer And Track (57.38mm,39.711mm)(57.38mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-1(58.18mm,38.989mm) on Top Layer And Track (57.38mm,39.711mm)(60.73mm,39.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-1(58.18mm,38.989mm) on Top Layer And Track (57.38mm,39.939mm)(60.73mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-1(58.18mm,38.989mm) on Top Layer And Track (59.055mm,38.039mm)(59.055mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C14-1(58.18mm,38.989mm) on Top Layer And Track (59.055mm,39.711mm)(59.055mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(59.93mm,38.989mm) on Top Layer And Track (57.38mm,38.039mm)(60.73mm,38.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-2(59.93mm,38.989mm) on Top Layer And Track (57.38mm,39.711mm)(60.73mm,39.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(59.93mm,38.989mm) on Top Layer And Track (57.38mm,39.939mm)(60.73mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C14-2(59.93mm,38.989mm) on Top Layer And Track (59.055mm,38.039mm)(59.055mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C14-2(59.93mm,38.989mm) on Top Layer And Track (59.055mm,39.711mm)(59.055mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(59.93mm,38.989mm) on Top Layer And Track (60.73mm,38.039mm)(60.73mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C14-2(59.93mm,38.989mm) on Top Layer And Track (60.73mm,39.711mm)(60.73mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(69.61mm,45.72mm) on Top Layer And Track (68.81mm,44.77mm)(68.81mm,46.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(69.61mm,45.72mm) on Top Layer And Track (68.81mm,44.77mm)(72.16mm,44.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(69.61mm,45.72mm) on Top Layer And Track (68.81mm,46.67mm)(72.16mm,46.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C15-1(69.61mm,45.72mm) on Top Layer And Track (70.485mm,44.77mm)(70.485mm,46.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(71.36mm,45.72mm) on Top Layer And Track (68.81mm,44.77mm)(72.16mm,44.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(71.36mm,45.72mm) on Top Layer And Track (68.81mm,46.67mm)(72.16mm,46.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C15-2(71.36mm,45.72mm) on Top Layer And Track (70.485mm,44.77mm)(70.485mm,46.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(71.36mm,45.72mm) on Top Layer And Track (72.16mm,44.77mm)(72.16mm,46.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C16-1(58.18mm,40.661mm) on Top Layer And Track (57.38mm,38.039mm)(57.38mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(58.18mm,40.661mm) on Top Layer And Track (57.38mm,39.711mm)(57.38mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(58.18mm,40.661mm) on Top Layer And Track (57.38mm,39.711mm)(60.73mm,39.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-1(58.18mm,40.661mm) on Top Layer And Track (57.38mm,39.939mm)(60.73mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C16-1(58.18mm,40.661mm) on Top Layer And Track (57.38mm,41.383mm)(57.38mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-1(58.18mm,40.661mm) on Top Layer And Track (57.38mm,41.383mm)(60.73mm,41.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(58.18mm,40.661mm) on Top Layer And Track (57.38mm,41.611mm)(60.73mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C16-1(58.18mm,40.661mm) on Top Layer And Track (59.055mm,38.039mm)(59.055mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C16-1(58.18mm,40.661mm) on Top Layer And Track (59.055mm,39.711mm)(59.055mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C16-1(58.18mm,40.661mm) on Top Layer And Track (59.055mm,41.383mm)(59.055mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(59.93mm,40.661mm) on Top Layer And Track (57.38mm,39.711mm)(60.73mm,39.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-2(59.93mm,40.661mm) on Top Layer And Track (57.38mm,39.939mm)(60.73mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-2(59.93mm,40.661mm) on Top Layer And Track (57.38mm,41.383mm)(60.73mm,41.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(59.93mm,40.661mm) on Top Layer And Track (57.38mm,41.611mm)(60.73mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C16-2(59.93mm,40.661mm) on Top Layer And Track (59.055mm,38.039mm)(59.055mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C16-2(59.93mm,40.661mm) on Top Layer And Track (59.055mm,39.711mm)(59.055mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C16-2(59.93mm,40.661mm) on Top Layer And Track (59.055mm,41.383mm)(59.055mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C16-2(59.93mm,40.661mm) on Top Layer And Track (60.73mm,38.039mm)(60.73mm,39.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(59.93mm,40.661mm) on Top Layer And Track (60.73mm,39.711mm)(60.73mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C16-2(59.93mm,40.661mm) on Top Layer And Track (60.73mm,41.383mm)(60.73mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C17-1(58.18mm,42.333mm) on Top Layer And Track (57.38mm,39.711mm)(57.38mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(58.18mm,42.333mm) on Top Layer And Track (57.38mm,41.383mm)(57.38mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(58.18mm,42.333mm) on Top Layer And Track (57.38mm,41.383mm)(60.73mm,41.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(58.18mm,42.333mm) on Top Layer And Track (57.38mm,41.611mm)(60.73mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C17-1(58.18mm,42.333mm) on Top Layer And Track (57.38mm,43.055mm)(57.38mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(58.18mm,42.333mm) on Top Layer And Track (57.38mm,43.055mm)(60.73mm,43.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(58.18mm,42.333mm) on Top Layer And Track (57.38mm,43.283mm)(60.73mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C17-1(58.18mm,42.333mm) on Top Layer And Track (59.055mm,39.711mm)(59.055mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C17-1(58.18mm,42.333mm) on Top Layer And Track (59.055mm,41.383mm)(59.055mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C17-1(58.18mm,42.333mm) on Top Layer And Track (59.055mm,43.055mm)(59.055mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(59.93mm,42.333mm) on Top Layer And Track (57.38mm,41.383mm)(60.73mm,41.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(59.93mm,42.333mm) on Top Layer And Track (57.38mm,41.611mm)(60.73mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(59.93mm,42.333mm) on Top Layer And Track (57.38mm,43.055mm)(60.73mm,43.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(59.93mm,42.333mm) on Top Layer And Track (57.38mm,43.283mm)(60.73mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C17-2(59.93mm,42.333mm) on Top Layer And Track (59.055mm,39.711mm)(59.055mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C17-2(59.93mm,42.333mm) on Top Layer And Track (59.055mm,41.383mm)(59.055mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C17-2(59.93mm,42.333mm) on Top Layer And Track (59.055mm,43.055mm)(59.055mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C17-2(59.93mm,42.333mm) on Top Layer And Track (60.73mm,39.711mm)(60.73mm,41.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(59.93mm,42.333mm) on Top Layer And Track (60.73mm,41.383mm)(60.73mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C17-2(59.93mm,42.333mm) on Top Layer And Track (60.73mm,43.055mm)(60.73mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad C18-1(58.18mm,44.005mm) on Top Layer And Track (57.365mm,44.728mm)(57.365mm,46.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-1(58.18mm,44.005mm) on Top Layer And Track (57.365mm,44.728mm)(60.73mm,44.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C18-1(58.18mm,44.005mm) on Top Layer And Track (57.38mm,41.383mm)(57.38mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(58.18mm,44.005mm) on Top Layer And Track (57.38mm,43.055mm)(57.38mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(58.18mm,44.005mm) on Top Layer And Track (57.38mm,43.055mm)(60.73mm,43.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-1(58.18mm,44.005mm) on Top Layer And Track (57.38mm,43.283mm)(60.73mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(58.18mm,44.005mm) on Top Layer And Track (57.38mm,44.955mm)(60.73mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C18-1(58.18mm,44.005mm) on Top Layer And Track (59.055mm,41.383mm)(59.055mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C18-1(58.18mm,44.005mm) on Top Layer And Track (59.055mm,43.055mm)(59.055mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(59.93mm,44.005mm) on Top Layer And Track (57.365mm,44.728mm)(60.73mm,44.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(59.93mm,44.005mm) on Top Layer And Track (57.38mm,43.055mm)(60.73mm,43.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(59.93mm,44.005mm) on Top Layer And Track (57.38mm,43.283mm)(60.73mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(59.93mm,44.005mm) on Top Layer And Track (57.38mm,44.955mm)(60.73mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad C18-2(59.93mm,44.005mm) on Top Layer And Track (59.055mm,41.383mm)(59.055mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C18-2(59.93mm,44.005mm) on Top Layer And Track (59.055mm,43.055mm)(59.055mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad C18-2(59.93mm,44.005mm) on Top Layer And Track (60.73mm,41.383mm)(60.73mm,43.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(59.93mm,44.005mm) on Top Layer And Track (60.73mm,43.055mm)(60.73mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C18-2(59.93mm,44.005mm) on Top Layer And Track (60.73mm,44.728mm)(60.73mm,46.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(37.465mm,51.04mm) on Top Layer And Track (36.515mm,48.49mm)(36.515mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C19-1(37.465mm,51.04mm) on Top Layer And Track (36.515mm,50.165mm)(38.415mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(37.465mm,51.04mm) on Top Layer And Track (36.515mm,51.84mm)(38.415mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(37.465mm,51.04mm) on Top Layer And Track (38.415mm,48.49mm)(38.415mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(37.465mm,49.29mm) on Top Layer And Track (36.515mm,48.49mm)(36.515mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(37.465mm,49.29mm) on Top Layer And Track (36.515mm,48.49mm)(38.415mm,48.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C19-2(37.465mm,49.29mm) on Top Layer And Track (36.515mm,50.165mm)(38.415mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(37.465mm,49.29mm) on Top Layer And Track (38.415mm,48.49mm)(38.415mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C20-1(58.18mm,49.022mm) on Top Layer And Track (57.365mm,46.4mm)(57.365mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-1(58.18mm,49.022mm) on Top Layer And Track (57.365mm,48.33mm)(60.73mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C20-1(58.18mm,49.022mm) on Top Layer And Track (57.366mm,49.723mm)(57.366mm,51.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-1(58.18mm,49.022mm) on Top Layer And Track (57.366mm,49.723mm)(60.716mm,49.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(58.18mm,49.022mm) on Top Layer And Track (57.38mm,48.072mm)(57.38mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(58.18mm,49.022mm) on Top Layer And Track (57.38mm,48.072mm)(60.73mm,48.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(58.18mm,49.022mm) on Top Layer And Track (57.38mm,49.972mm)(60.73mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C20-1(58.18mm,49.022mm) on Top Layer And Track (59.041mm,49.723mm)(59.041mm,51.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C20-1(58.18mm,49.022mm) on Top Layer And Track (59.055mm,48.072mm)(59.055mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-2(59.93mm,49.022mm) on Top Layer And Track (57.365mm,48.33mm)(60.73mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-2(59.93mm,49.022mm) on Top Layer And Track (57.366mm,49.723mm)(60.716mm,49.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(59.93mm,49.022mm) on Top Layer And Track (57.38mm,48.072mm)(60.73mm,48.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(59.93mm,49.022mm) on Top Layer And Track (57.38mm,49.972mm)(60.73mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C20-2(59.93mm,49.022mm) on Top Layer And Track (59.041mm,49.723mm)(59.041mm,51.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C20-2(59.93mm,49.022mm) on Top Layer And Track (59.055mm,48.072mm)(59.055mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C20-2(59.93mm,49.022mm) on Top Layer And Track (60.716mm,49.723mm)(60.716mm,51.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad C20-2(59.93mm,49.022mm) on Top Layer And Track (60.73mm,46.4mm)(60.73mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(59.93mm,49.022mm) on Top Layer And Track (60.73mm,48.072mm)(60.73mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(73.152mm,13.109mm) on Top Layer And Track (72.202mm,12.309mm)(72.202mm,15.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(73.152mm,13.109mm) on Top Layer And Track (72.202mm,12.309mm)(74.102mm,12.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C2-1(73.152mm,13.109mm) on Top Layer And Track (72.202mm,13.984mm)(74.102mm,13.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(73.152mm,13.109mm) on Top Layer And Track (74.102mm,12.309mm)(74.102mm,15.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(58.166mm,50.673mm) on Top Layer And Track (57.366mm,49.723mm)(57.366mm,51.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(58.166mm,50.673mm) on Top Layer And Track (57.366mm,49.723mm)(60.716mm,49.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(58.166mm,50.673mm) on Top Layer And Track (57.366mm,51.623mm)(60.716mm,51.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C21-1(58.166mm,50.673mm) on Top Layer And Track (57.38mm,48.072mm)(57.38mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C21-1(58.166mm,50.673mm) on Top Layer And Track (57.38mm,49.972mm)(60.73mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C21-1(58.166mm,50.673mm) on Top Layer And Track (59.041mm,49.723mm)(59.041mm,51.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C21-1(58.166mm,50.673mm) on Top Layer And Track (59.055mm,48.072mm)(59.055mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(59.916mm,50.673mm) on Top Layer And Track (57.366mm,49.723mm)(60.716mm,49.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(59.916mm,50.673mm) on Top Layer And Track (57.366mm,51.623mm)(60.716mm,51.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C21-2(59.916mm,50.673mm) on Top Layer And Track (57.38mm,49.972mm)(60.73mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C21-2(59.916mm,50.673mm) on Top Layer And Track (59.041mm,49.723mm)(59.041mm,51.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C21-2(59.916mm,50.673mm) on Top Layer And Track (59.055mm,48.072mm)(59.055mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(59.916mm,50.673mm) on Top Layer And Track (60.716mm,49.723mm)(60.716mm,51.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad C21-2(59.916mm,50.673mm) on Top Layer And Track (60.73mm,48.072mm)(60.73mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(73.152mm,14.859mm) on Top Layer And Track (72.202mm,12.309mm)(72.202mm,15.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C2-2(73.152mm,14.859mm) on Top Layer And Track (72.202mm,13.984mm)(74.102mm,13.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(73.152mm,14.859mm) on Top Layer And Track (72.202mm,15.659mm)(74.102mm,15.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(73.152mm,14.859mm) on Top Layer And Track (74.102mm,12.309mm)(74.102mm,15.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(28.448mm,52.79mm) on Top Layer And Track (27.648mm,51.84mm)(27.648mm,53.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(28.448mm,52.79mm) on Top Layer And Track (27.648mm,51.84mm)(30.998mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(28.448mm,52.79mm) on Top Layer And Track (27.648mm,53.74mm)(30.998mm,53.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C22-1(28.448mm,52.79mm) on Top Layer And Track (29.323mm,51.84mm)(29.323mm,53.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(30.198mm,52.79mm) on Top Layer And Track (27.648mm,51.84mm)(30.998mm,51.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(30.198mm,52.79mm) on Top Layer And Track (27.648mm,53.74mm)(30.998mm,53.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C22-2(30.198mm,52.79mm) on Top Layer And Track (29.323mm,51.84mm)(29.323mm,53.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(30.198mm,52.79mm) on Top Layer And Track (30.998mm,51.84mm)(30.998mm,53.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(28.448mm,50.2mm) on Top Layer And Track (27.648mm,49.25mm)(27.648mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(28.448mm,50.2mm) on Top Layer And Track (27.648mm,49.25mm)(30.998mm,49.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(28.448mm,50.2mm) on Top Layer And Track (27.648mm,51.15mm)(30.998mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C23-1(28.448mm,50.2mm) on Top Layer And Track (29.323mm,49.25mm)(29.323mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(30.198mm,50.2mm) on Top Layer And Track (27.648mm,49.25mm)(30.998mm,49.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(30.198mm,50.2mm) on Top Layer And Track (27.648mm,51.15mm)(30.998mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C23-2(30.198mm,50.2mm) on Top Layer And Track (29.323mm,49.25mm)(29.323mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(30.198mm,50.2mm) on Top Layer And Track (30.998mm,49.25mm)(30.998mm,51.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(28.448mm,47.611mm) on Top Layer And Track (27.648mm,46.661mm)(27.648mm,48.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(28.448mm,47.611mm) on Top Layer And Track (27.648mm,46.661mm)(30.998mm,46.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-1(28.448mm,47.611mm) on Top Layer And Track (27.648mm,48.561mm)(30.998mm,48.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C24-1(28.448mm,47.611mm) on Top Layer And Track (29.323mm,46.661mm)(29.323mm,48.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(30.198mm,47.611mm) on Top Layer And Track (27.648mm,46.661mm)(30.998mm,46.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(30.198mm,47.611mm) on Top Layer And Track (27.648mm,48.561mm)(30.998mm,48.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C24-2(30.198mm,47.611mm) on Top Layer And Track (29.323mm,46.661mm)(29.323mm,48.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C24-2(30.198mm,47.611mm) on Top Layer And Track (30.998mm,46.661mm)(30.998mm,48.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(28.448mm,45.021mm) on Top Layer And Track (27.648mm,44.071mm)(27.648mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(28.448mm,45.021mm) on Top Layer And Track (27.648mm,44.071mm)(30.998mm,44.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(28.448mm,45.021mm) on Top Layer And Track (27.648mm,45.971mm)(30.998mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C25-1(28.448mm,45.021mm) on Top Layer And Track (29.323mm,44.071mm)(29.323mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(30.198mm,45.021mm) on Top Layer And Track (27.648mm,44.071mm)(30.998mm,44.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(30.198mm,45.021mm) on Top Layer And Track (27.648mm,45.971mm)(30.998mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C25-2(30.198mm,45.021mm) on Top Layer And Track (29.323mm,44.071mm)(29.323mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(30.198mm,45.021mm) on Top Layer And Track (30.998mm,44.071mm)(30.998mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(28.448mm,29.485mm) on Top Layer And Track (27.648mm,28.535mm)(27.648mm,30.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(28.448mm,29.485mm) on Top Layer And Track (27.648mm,28.535mm)(30.998mm,28.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(28.448mm,29.485mm) on Top Layer And Track (27.648mm,30.435mm)(30.998mm,30.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C26-1(28.448mm,29.485mm) on Top Layer And Track (29.323mm,28.535mm)(29.323mm,30.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(30.198mm,29.485mm) on Top Layer And Track (27.648mm,28.535mm)(30.998mm,28.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(30.198mm,29.485mm) on Top Layer And Track (27.648mm,30.435mm)(30.998mm,30.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C26-2(30.198mm,29.485mm) on Top Layer And Track (29.323mm,28.535mm)(29.323mm,30.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(30.198mm,29.485mm) on Top Layer And Track (30.998mm,28.535mm)(30.998mm,30.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(28.448mm,26.896mm) on Top Layer And Track (27.648mm,25.946mm)(27.648mm,27.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(28.448mm,26.896mm) on Top Layer And Track (27.648mm,25.946mm)(30.998mm,25.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-1(28.448mm,26.896mm) on Top Layer And Track (27.648mm,27.846mm)(30.998mm,27.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C27-1(28.448mm,26.896mm) on Top Layer And Track (29.323mm,25.946mm)(29.323mm,27.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(30.198mm,26.896mm) on Top Layer And Track (27.648mm,25.946mm)(30.998mm,25.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(30.198mm,26.896mm) on Top Layer And Track (27.648mm,27.846mm)(30.998mm,27.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C27-2(30.198mm,26.896mm) on Top Layer And Track (29.323mm,25.946mm)(29.323mm,27.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C27-2(30.198mm,26.896mm) on Top Layer And Track (30.998mm,25.946mm)(30.998mm,27.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(28.448mm,24.306mm) on Top Layer And Track (27.648mm,23.356mm)(27.648mm,25.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(28.448mm,24.306mm) on Top Layer And Track (27.648mm,23.356mm)(30.998mm,23.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(28.448mm,24.306mm) on Top Layer And Track (27.648mm,25.256mm)(30.998mm,25.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C28-1(28.448mm,24.306mm) on Top Layer And Track (29.323mm,23.356mm)(29.323mm,25.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(30.198mm,24.306mm) on Top Layer And Track (27.648mm,23.356mm)(30.998mm,23.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(30.198mm,24.306mm) on Top Layer And Track (27.648mm,25.256mm)(30.998mm,25.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C28-2(30.198mm,24.306mm) on Top Layer And Track (29.323mm,23.356mm)(29.323mm,25.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(30.198mm,24.306mm) on Top Layer And Track (30.998mm,23.356mm)(30.998mm,25.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(28.448mm,21.717mm) on Top Layer And Track (27.648mm,20.767mm)(27.648mm,22.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(28.448mm,21.717mm) on Top Layer And Track (27.648mm,20.767mm)(30.998mm,20.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(28.448mm,21.717mm) on Top Layer And Track (27.648mm,22.667mm)(30.998mm,22.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C29-1(28.448mm,21.717mm) on Top Layer And Track (29.323mm,20.767mm)(29.323mm,22.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(30.198mm,21.717mm) on Top Layer And Track (27.648mm,20.767mm)(30.998mm,20.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(30.198mm,21.717mm) on Top Layer And Track (27.648mm,22.667mm)(30.998mm,22.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C29-2(30.198mm,21.717mm) on Top Layer And Track (29.323mm,20.767mm)(29.323mm,22.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(30.198mm,21.717mm) on Top Layer And Track (30.998mm,20.767mm)(30.998mm,22.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-1(59.93mm,35.941mm) on Top Layer And Track (57.365mm,35.238mm)(60.73mm,35.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(59.93mm,35.941mm) on Top Layer And Track (57.38mm,34.991mm)(60.73mm,34.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(59.93mm,35.941mm) on Top Layer And Track (57.38mm,36.891mm)(60.73mm,36.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C30-1(59.93mm,35.941mm) on Top Layer And Track (59.055mm,34.991mm)(59.055mm,36.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C30-1(59.93mm,35.941mm) on Top Layer And Track (60.73mm,33.308mm)(60.73mm,35.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(59.93mm,35.941mm) on Top Layer And Track (60.73mm,34.991mm)(60.73mm,36.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C30-2(58.18mm,35.941mm) on Top Layer And Track (57.365mm,33.308mm)(57.365mm,35.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-2(58.18mm,35.941mm) on Top Layer And Track (57.365mm,35.238mm)(60.73mm,35.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(58.18mm,35.941mm) on Top Layer And Track (57.38mm,34.991mm)(57.38mm,36.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(58.18mm,35.941mm) on Top Layer And Track (57.38mm,34.991mm)(60.73mm,34.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(58.18mm,35.941mm) on Top Layer And Track (57.38mm,36.891mm)(60.73mm,36.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C30-2(58.18mm,35.941mm) on Top Layer And Track (59.055mm,34.991mm)(59.055mm,36.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(37.592mm,29.478mm) on Top Layer And Track (36.642mm,28.678mm)(36.642mm,32.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(37.592mm,29.478mm) on Top Layer And Track (36.642mm,28.678mm)(38.542mm,28.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C3-1(37.592mm,29.478mm) on Top Layer And Track (36.642mm,30.353mm)(38.542mm,30.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-1(37.592mm,29.478mm) on Top Layer And Track (38.542mm,28.678mm)(38.542mm,32.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(37.592mm,31.228mm) on Top Layer And Track (36.642mm,28.678mm)(36.642mm,32.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C3-2(37.592mm,31.228mm) on Top Layer And Track (36.642mm,30.353mm)(38.542mm,30.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(37.592mm,31.228mm) on Top Layer And Track (36.642mm,32.028mm)(38.542mm,32.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C3-2(37.592mm,31.228mm) on Top Layer And Track (38.542mm,28.678mm)(38.542mm,32.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(8.001mm,37.818mm) on Top Layer And Track (7.051mm,35.268mm)(7.051mm,38.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C4-1(8.001mm,37.818mm) on Top Layer And Track (7.051mm,36.943mm)(8.951mm,36.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(8.001mm,37.818mm) on Top Layer And Track (7.051mm,38.618mm)(8.951mm,38.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(8.001mm,37.818mm) on Top Layer And Track (8.951mm,35.268mm)(8.951mm,38.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(8.001mm,36.068mm) on Top Layer And Track (7.051mm,35.268mm)(7.051mm,38.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(8.001mm,36.068mm) on Top Layer And Track (7.051mm,35.268mm)(8.951mm,35.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C4-2(8.001mm,36.068mm) on Top Layer And Track (7.051mm,36.943mm)(8.951mm,36.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(8.001mm,36.068mm) on Top Layer And Track (8.951mm,35.268mm)(8.951mm,38.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(17.135mm,29.338mm) on Top Layer And Track (16.185mm,26.788mm)(16.185mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C5-1(17.135mm,29.338mm) on Top Layer And Track (16.185mm,28.463mm)(18.085mm,28.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(17.135mm,29.338mm) on Top Layer And Track (16.185mm,30.138mm)(18.085mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(17.135mm,29.338mm) on Top Layer And Track (18.085mm,26.788mm)(18.085mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(17.135mm,27.588mm) on Top Layer And Track (16.185mm,26.788mm)(16.185mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(17.135mm,27.588mm) on Top Layer And Track (16.185mm,26.788mm)(18.085mm,26.788mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C5-2(17.135mm,27.588mm) on Top Layer And Track (16.185mm,28.463mm)(18.085mm,28.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(17.135mm,27.588mm) on Top Layer And Track (18.085mm,26.788mm)(18.085mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(58.18mm,29.21mm) on Top Layer And Track (57.38mm,28.26mm)(57.38mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(58.18mm,29.21mm) on Top Layer And Track (57.38mm,28.26mm)(60.73mm,28.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad C6-1(58.18mm,29.21mm) on Top Layer And Track (57.38mm,29.943mm)(57.38mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-1(58.18mm,29.21mm) on Top Layer And Track (57.38mm,29.943mm)(60.73mm,29.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(58.18mm,29.21mm) on Top Layer And Track (57.38mm,30.16mm)(60.73mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C6-1(58.18mm,29.21mm) on Top Layer And Track (59.055mm,28.26mm)(59.055mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C6-1(58.18mm,29.21mm) on Top Layer And Track (59.055mm,29.943mm)(59.055mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(59.93mm,29.21mm) on Top Layer And Track (57.38mm,28.26mm)(60.73mm,28.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(59.93mm,29.21mm) on Top Layer And Track (57.38mm,29.943mm)(60.73mm,29.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(59.93mm,29.21mm) on Top Layer And Track (57.38mm,30.16mm)(60.73mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C6-2(59.93mm,29.21mm) on Top Layer And Track (59.055mm,28.26mm)(59.055mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C6-2(59.93mm,29.21mm) on Top Layer And Track (59.055mm,29.943mm)(59.055mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(59.93mm,29.21mm) on Top Layer And Track (60.73mm,28.26mm)(60.73mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad C6-2(59.93mm,29.21mm) on Top Layer And Track (60.73mm,29.943mm)(60.73mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad C7-1(58.18mm,30.893mm) on Top Layer And Track (57.38mm,28.26mm)(57.38mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(58.18mm,30.893mm) on Top Layer And Track (57.38mm,29.943mm)(57.38mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(58.18mm,30.893mm) on Top Layer And Track (57.38mm,29.943mm)(60.73mm,29.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(58.18mm,30.893mm) on Top Layer And Track (57.38mm,30.16mm)(60.73mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad C7-1(58.18mm,30.893mm) on Top Layer And Track (57.38mm,31.625mm)(57.38mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(58.18mm,30.893mm) on Top Layer And Track (57.38mm,31.625mm)(60.73mm,31.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(58.18mm,30.893mm) on Top Layer And Track (57.38mm,31.843mm)(60.73mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C7-1(58.18mm,30.893mm) on Top Layer And Track (59.055mm,28.26mm)(59.055mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-1(58.18mm,30.893mm) on Top Layer And Track (59.055mm,29.943mm)(59.055mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C7-1(58.18mm,30.893mm) on Top Layer And Track (59.055mm,31.625mm)(59.055mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(59.93mm,30.893mm) on Top Layer And Track (57.38mm,29.943mm)(60.73mm,29.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-2(59.93mm,30.893mm) on Top Layer And Track (57.38mm,30.16mm)(60.73mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-2(59.93mm,30.893mm) on Top Layer And Track (57.38mm,31.625mm)(60.73mm,31.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(59.93mm,30.893mm) on Top Layer And Track (57.38mm,31.843mm)(60.73mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C7-2(59.93mm,30.893mm) on Top Layer And Track (59.055mm,28.26mm)(59.055mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C7-2(59.93mm,30.893mm) on Top Layer And Track (59.055mm,29.943mm)(59.055mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C7-2(59.93mm,30.893mm) on Top Layer And Track (59.055mm,31.625mm)(59.055mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad C7-2(59.93mm,30.893mm) on Top Layer And Track (60.73mm,28.26mm)(60.73mm,30.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(59.93mm,30.893mm) on Top Layer And Track (60.73mm,29.943mm)(60.73mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad C7-2(59.93mm,30.893mm) on Top Layer And Track (60.73mm,31.625mm)(60.73mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C8-1(58.18mm,32.575mm) on Top Layer And Track (57.365mm,33.308mm)(57.365mm,35.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-1(58.18mm,32.575mm) on Top Layer And Track (57.365mm,33.308mm)(60.73mm,33.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad C8-1(58.18mm,32.575mm) on Top Layer And Track (57.38mm,29.943mm)(57.38mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(58.18mm,32.575mm) on Top Layer And Track (57.38mm,31.625mm)(57.38mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(58.18mm,32.575mm) on Top Layer And Track (57.38mm,31.625mm)(60.73mm,31.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-1(58.18mm,32.575mm) on Top Layer And Track (57.38mm,31.843mm)(60.73mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(58.18mm,32.575mm) on Top Layer And Track (57.38mm,33.525mm)(60.73mm,33.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C8-1(58.18mm,32.575mm) on Top Layer And Track (59.055mm,29.943mm)(59.055mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C8-1(58.18mm,32.575mm) on Top Layer And Track (59.055mm,31.625mm)(59.055mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(59.93mm,32.575mm) on Top Layer And Track (57.365mm,33.308mm)(60.73mm,33.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(59.93mm,32.575mm) on Top Layer And Track (57.38mm,31.625mm)(60.73mm,31.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(59.93mm,32.575mm) on Top Layer And Track (57.38mm,31.843mm)(60.73mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(59.93mm,32.575mm) on Top Layer And Track (57.38mm,33.525mm)(60.73mm,33.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C8-2(59.93mm,32.575mm) on Top Layer And Track (59.055mm,29.943mm)(59.055mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C8-2(59.93mm,32.575mm) on Top Layer And Track (59.055mm,31.625mm)(59.055mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad C8-2(59.93mm,32.575mm) on Top Layer And Track (60.73mm,29.943mm)(60.73mm,31.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(59.93mm,32.575mm) on Top Layer And Track (60.73mm,31.625mm)(60.73mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad C8-2(59.93mm,32.575mm) on Top Layer And Track (60.73mm,33.308mm)(60.73mm,35.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(53.086mm,31.849mm) on Top Layer And Track (52.136mm,29.299mm)(52.136mm,32.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-1(53.086mm,31.849mm) on Top Layer And Track (52.136mm,30.974mm)(54.036mm,30.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(53.086mm,31.849mm) on Top Layer And Track (52.136mm,32.649mm)(54.036mm,32.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(53.086mm,31.849mm) on Top Layer And Track (54.036mm,29.299mm)(54.036mm,32.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(53.086mm,30.099mm) on Top Layer And Track (52.136mm,29.299mm)(52.136mm,32.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(53.086mm,30.099mm) on Top Layer And Track (52.136mm,29.299mm)(54.036mm,29.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C9-2(53.086mm,30.099mm) on Top Layer And Track (52.136mm,30.974mm)(54.036mm,30.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(53.086mm,30.099mm) on Top Layer And Track (54.036mm,29.299mm)(54.036mm,32.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(28.395mm,42.164mm) on Top Layer And Track (27.67mm,41.439mm)(27.67mm,42.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(28.395mm,42.164mm) on Top Layer And Track (27.67mm,41.439mm)(30.555mm,41.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(28.395mm,42.164mm) on Top Layer And Track (27.685mm,42.889mm)(30.555mm,42.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(28.395mm,42.164mm) on Top Layer And Track (29.12mm,41.439mm)(29.12mm,42.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(29.845mm,42.164mm) on Top Layer And Track (27.67mm,41.439mm)(30.555mm,41.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(29.845mm,42.164mm) on Top Layer And Track (27.685mm,42.889mm)(30.555mm,42.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(29.845mm,42.164mm) on Top Layer And Track (29.12mm,41.439mm)(29.12mm,42.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(29.845mm,42.164mm) on Top Layer And Track (30.57mm,41.439mm)(30.57mm,42.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-1(7.747mm,14.696mm) on Top Layer And Track (6.147mm,12.946mm)(6.147mm,21.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-1(7.747mm,14.696mm) on Top Layer And Track (6.147mm,12.946mm)(9.347mm,12.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-1(7.747mm,14.696mm) on Top Layer And Track (9.347mm,12.946mm)(9.347mm,21.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-2(7.747mm,18.796mm) on Top Layer And Track (6.147mm,12.946mm)(6.147mm,21.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-2(7.747mm,18.796mm) on Top Layer And Track (6.147mm,20.546mm)(9.347mm,20.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D2-2(7.747mm,18.796mm) on Top Layer And Track (9.347mm,12.946mm)(9.347mm,21.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(11.938mm,19.521mm) on Top Layer And Track (11.213mm,17.361mm)(11.213mm,20.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(11.938mm,19.521mm) on Top Layer And Track (11.213mm,18.796mm)(12.663mm,18.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(11.938mm,19.521mm) on Top Layer And Track (11.213mm,20.246mm)(12.663mm,20.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(11.938mm,19.521mm) on Top Layer And Track (12.663mm,17.361mm)(12.663mm,20.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-2(11.938mm,18.071mm) on Top Layer And Track (11.213mm,17.346mm)(12.663mm,17.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-2(11.938mm,18.071mm) on Top Layer And Track (11.213mm,17.361mm)(11.213mm,20.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-2(11.938mm,18.071mm) on Top Layer And Track (11.213mm,18.796mm)(12.663mm,18.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-2(11.938mm,18.071mm) on Top Layer And Track (12.663mm,17.361mm)(12.663mm,20.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D4-1(18.034mm,59.314mm) on Top Layer And Track (17.018mm,58.359mm)(17.018mm,62.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D4-1(18.034mm,59.314mm) on Top Layer And Track (17.018mm,58.359mm)(19.05mm,58.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D4-1(18.034mm,59.314mm) on Top Layer And Track (19.05mm,58.359mm)(19.05mm,62.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D4-2(18.034mm,61.214mm) on Top Layer And Track (16.414mm,61.997mm)(80.514mm,61.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D4-2(18.034mm,61.214mm) on Top Layer And Track (17.018mm,58.359mm)(17.018mm,62.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D4-2(18.034mm,61.214mm) on Top Layer And Track (17.018mm,62.169mm)(19.05mm,62.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad D4-2(18.034mm,61.214mm) on Top Layer And Track (19.05mm,58.359mm)(19.05mm,62.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad L1-1(59.915mm,47.36mm) on Top Layer And Track (57.365mm,46.4mm)(60.73mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(59.915mm,47.36mm) on Top Layer And Track (57.365mm,46.658mm)(60.73mm,46.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad L1-1(59.915mm,47.36mm) on Top Layer And Track (57.365mm,48.33mm)(60.73mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(59.915mm,47.36mm) on Top Layer And Track (57.38mm,48.072mm)(60.73mm,48.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad L1-1(59.915mm,47.36mm) on Top Layer And Track (59.055mm,48.072mm)(59.055mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad L1-1(59.915mm,47.36mm) on Top Layer And Track (60.73mm,44.728mm)(60.73mm,46.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad L1-1(59.915mm,47.36mm) on Top Layer And Track (60.73mm,46.4mm)(60.73mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad L1-1(59.915mm,47.36mm) on Top Layer And Track (60.73mm,48.072mm)(60.73mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad L1-2(58.165mm,47.36mm) on Top Layer And Track (57.365mm,44.728mm)(57.365mm,46.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L1-2(58.165mm,47.36mm) on Top Layer And Track (57.365mm,46.4mm)(57.365mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad L1-2(58.165mm,47.36mm) on Top Layer And Track (57.365mm,46.4mm)(60.73mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(58.165mm,47.36mm) on Top Layer And Track (57.365mm,46.658mm)(60.73mm,46.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad L1-2(58.165mm,47.36mm) on Top Layer And Track (57.365mm,48.33mm)(60.73mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad L1-2(58.165mm,47.36mm) on Top Layer And Track (57.38mm,48.072mm)(57.38mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(58.165mm,47.36mm) on Top Layer And Track (57.38mm,48.072mm)(60.73mm,48.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad L1-2(58.165mm,47.36mm) on Top Layer And Track (59.055mm,48.072mm)(59.055mm,49.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LQFP1-51(37.566mm,46.61mm) on Top Layer And Text "LQFP1" (33.909mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad P1-26(18.034mm,63.627mm) on Multi-Layer And Track (17.018mm,58.359mm)(17.018mm,62.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad P1-26(18.034mm,63.627mm) on Multi-Layer And Track (17.018mm,62.55mm)(19.05mm,62.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-26(18.034mm,63.627mm) on Multi-Layer And Track (17.018mm,62.931mm)(19.05mm,62.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad P1-26(18.034mm,63.627mm) on Multi-Layer And Track (19.05mm,58.359mm)(19.05mm,62.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R10-1(28.335mm,19.177mm) on Top Layer And Track (27.52mm,18.207mm)(27.52mm,20.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R10-1(28.335mm,19.177mm) on Top Layer And Track (27.52mm,18.207mm)(30.885mm,18.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R10-1(28.335mm,19.177mm) on Top Layer And Track (27.52mm,20.137mm)(30.885mm,20.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R10-2(30.085mm,19.177mm) on Top Layer And Track (27.52mm,18.207mm)(30.885mm,18.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R10-2(30.085mm,19.177mm) on Top Layer And Track (27.52mm,20.137mm)(30.885mm,20.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(30.085mm,19.177mm) on Top Layer And Track (30.885mm,18.207mm)(30.885mm,20.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R1-1(16.51mm,46.779mm) on Top Layer And Track (15.55mm,45.964mm)(17.48mm,45.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R1-1(16.51mm,46.779mm) on Top Layer And Track (15.55mm,49.329mm)(15.55mm,45.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R1-1(16.51mm,46.779mm) on Top Layer And Track (17.48mm,45.964mm)(17.48mm,49.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R11-1(14.019mm,17.696mm) on Top Layer And Track (13.059mm,16.881mm)(14.989mm,16.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R11-1(14.019mm,17.696mm) on Top Layer And Track (13.059mm,20.246mm)(13.059mm,16.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R11-1(14.019mm,17.696mm) on Top Layer And Track (14.989mm,16.881mm)(14.989mm,20.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R11-2(14.019mm,19.446mm) on Top Layer And Track (13.059mm,20.246mm)(13.059mm,16.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(14.019mm,19.446mm) on Top Layer And Track (13.059mm,20.246mm)(14.989mm,20.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R11-2(14.019mm,19.446mm) on Top Layer And Track (14.989mm,16.881mm)(14.989mm,20.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R1-2(16.51mm,48.529mm) on Top Layer And Track (15.55mm,49.329mm)(15.55mm,45.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(16.51mm,48.529mm) on Top Layer And Track (15.55mm,49.329mm)(17.48mm,49.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R1-2(16.51mm,48.529mm) on Top Layer And Track (17.48mm,45.964mm)(17.48mm,49.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R12-1(16.246mm,17.696mm) on Top Layer And Track (15.286mm,20.246mm)(15.287mm,16.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R12-1(16.246mm,17.696mm) on Top Layer And Track (15.287mm,16.881mm)(17.217mm,16.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R12-1(16.246mm,17.696mm) on Top Layer And Track (17.217mm,16.881mm)(17.217mm,20.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R12-2(16.246mm,19.446mm) on Top Layer And Track (15.286mm,20.246mm)(15.287mm,16.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(16.246mm,19.446mm) on Top Layer And Track (15.286mm,20.246mm)(17.217mm,20.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R12-2(16.246mm,19.446mm) on Top Layer And Track (17.217mm,16.881mm)(17.217mm,20.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R13-1(18.669mm,17.667mm) on Top Layer And Track (17.709mm,16.852mm)(19.639mm,16.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R13-1(18.669mm,17.667mm) on Top Layer And Track (17.709mm,20.217mm)(17.709mm,16.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R13-1(18.669mm,17.667mm) on Top Layer And Track (19.639mm,16.852mm)(19.639mm,20.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R13-2(18.669mm,19.417mm) on Top Layer And Track (17.709mm,20.217mm)(17.709mm,16.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(18.669mm,19.417mm) on Top Layer And Track (17.709mm,20.217mm)(19.639mm,20.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R13-2(18.669mm,19.417mm) on Top Layer And Track (19.639mm,16.852mm)(19.639mm,20.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R14-1(20.955mm,17.667mm) on Top Layer And Track (19.995mm,16.852mm)(21.925mm,16.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R14-1(20.955mm,17.667mm) on Top Layer And Track (19.995mm,20.217mm)(19.995mm,16.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R14-1(20.955mm,17.667mm) on Top Layer And Track (21.925mm,16.852mm)(21.925mm,20.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R14-2(20.955mm,19.417mm) on Top Layer And Track (19.995mm,20.217mm)(19.995mm,16.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(20.955mm,19.417mm) on Top Layer And Track (19.995mm,20.217mm)(21.925mm,20.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R14-2(20.955mm,19.417mm) on Top Layer And Track (21.925mm,16.852mm)(21.925mm,20.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R16-1(71.36mm,48.006mm) on Top Layer And Track (68.81mm,47.046mm)(72.175mm,47.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R16-1(71.36mm,48.006mm) on Top Layer And Track (68.81mm,48.976mm)(72.175mm,48.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R16-1(71.36mm,48.006mm) on Top Layer And Track (72.175mm,47.046mm)(72.175mm,48.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(69.61mm,48.006mm) on Top Layer And Track (68.81mm,47.046mm)(68.81mm,48.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R16-2(69.61mm,48.006mm) on Top Layer And Track (68.81mm,47.046mm)(72.175mm,47.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R16-2(69.61mm,48.006mm) on Top Layer And Track (68.81mm,48.976mm)(72.175mm,48.976mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R20-1(59.915mm,45.688mm) on Top Layer And Track (57.365mm,44.728mm)(60.73mm,44.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(59.915mm,45.688mm) on Top Layer And Track (57.365mm,46.4mm)(60.73mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R20-1(59.915mm,45.688mm) on Top Layer And Track (57.365mm,46.658mm)(60.73mm,46.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(59.915mm,45.688mm) on Top Layer And Track (57.38mm,44.955mm)(60.73mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R20-1(59.915mm,45.688mm) on Top Layer And Track (59.055mm,43.055mm)(59.055mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R20-1(59.915mm,45.688mm) on Top Layer And Track (60.73mm,43.055mm)(60.73mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R20-1(59.915mm,45.688mm) on Top Layer And Track (60.73mm,44.728mm)(60.73mm,46.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad R20-1(59.915mm,45.688mm) on Top Layer And Track (60.73mm,46.4mm)(60.73mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(58.165mm,45.688mm) on Top Layer And Track (57.365mm,44.728mm)(57.365mm,46.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R20-2(58.165mm,45.688mm) on Top Layer And Track (57.365mm,44.728mm)(60.73mm,44.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad R20-2(58.165mm,45.688mm) on Top Layer And Track (57.365mm,46.4mm)(57.365mm,48.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-2(58.165mm,45.688mm) on Top Layer And Track (57.365mm,46.4mm)(60.73mm,46.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R20-2(58.165mm,45.688mm) on Top Layer And Track (57.365mm,46.658mm)(60.73mm,46.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad R20-2(58.165mm,45.688mm) on Top Layer And Track (57.38mm,43.055mm)(57.38mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-2(58.165mm,45.688mm) on Top Layer And Track (57.38mm,44.955mm)(60.73mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad R20-2(58.165mm,45.688mm) on Top Layer And Track (59.055mm,43.055mm)(59.055mm,44.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R2-1(14.102mm,48.514mm) on Top Layer And Track (13.132mm,45.964mm)(13.132mm,49.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R2-1(14.102mm,48.514mm) on Top Layer And Track (13.132mm,49.329mm)(15.062mm,49.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R2-1(14.102mm,48.514mm) on Top Layer And Track (15.062mm,49.329mm)(15.062mm,45.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R21-1(71.473mm,56.642mm) on Top Layer And Track (68.923mm,55.682mm)(72.288mm,55.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R21-1(71.473mm,56.642mm) on Top Layer And Track (68.923mm,57.612mm)(72.288mm,57.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R21-1(71.473mm,56.642mm) on Top Layer And Track (72.288mm,55.682mm)(72.288mm,57.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(69.723mm,56.642mm) on Top Layer And Track (68.923mm,55.682mm)(68.923mm,57.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R21-2(69.723mm,56.642mm) on Top Layer And Track (68.923mm,55.682mm)(72.288mm,55.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R21-2(69.723mm,56.642mm) on Top Layer And Track (68.923mm,57.612mm)(72.288mm,57.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R2-2(14.102mm,46.764mm) on Top Layer And Track (13.132mm,45.964mm)(13.132mm,49.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(14.102mm,46.764mm) on Top Layer And Track (13.132mm,45.964mm)(15.062mm,45.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R2-2(14.102mm,46.764mm) on Top Layer And Track (15.062mm,49.329mm)(15.062mm,45.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.254mm) Between Pad R22-1(20.574mm,61.2mm) on Top Layer And Track (16.414mm,61.997mm)(80.514mm,61.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R22-1(20.574mm,61.2mm) on Top Layer And Track (19.604mm,58.65mm)(19.604mm,62.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R22-1(20.574mm,61.2mm) on Top Layer And Track (19.604mm,62.015mm)(21.534mm,62.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R22-1(20.574mm,61.2mm) on Top Layer And Track (21.534mm,62.015mm)(21.534mm,58.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R22-2(20.574mm,59.45mm) on Top Layer And Track (19.604mm,58.65mm)(19.604mm,62.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(20.574mm,59.45mm) on Top Layer And Track (19.604mm,58.65mm)(21.534mm,58.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R22-2(20.574mm,59.45mm) on Top Layer And Track (21.534mm,62.015mm)(21.534mm,58.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R23-1(58.18mm,34.278mm) on Top Layer And Track (57.365mm,33.308mm)(57.365mm,35.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R23-1(58.18mm,34.278mm) on Top Layer And Track (57.365mm,33.308mm)(60.73mm,33.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R23-1(58.18mm,34.278mm) on Top Layer And Track (57.365mm,35.238mm)(60.73mm,35.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad R23-1(58.18mm,34.278mm) on Top Layer And Track (57.38mm,31.625mm)(57.38mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-1(58.18mm,34.278mm) on Top Layer And Track (57.38mm,33.525mm)(60.73mm,33.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad R23-1(58.18mm,34.278mm) on Top Layer And Track (57.38mm,34.991mm)(57.38mm,36.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-1(58.18mm,34.278mm) on Top Layer And Track (57.38mm,34.991mm)(60.73mm,34.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R23-1(58.18mm,34.278mm) on Top Layer And Track (59.055mm,31.625mm)(59.055mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R23-1(58.18mm,34.278mm) on Top Layer And Track (59.055mm,34.991mm)(59.055mm,36.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R23-2(59.93mm,34.278mm) on Top Layer And Track (57.365mm,33.308mm)(60.73mm,33.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R23-2(59.93mm,34.278mm) on Top Layer And Track (57.365mm,35.238mm)(60.73mm,35.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-2(59.93mm,34.278mm) on Top Layer And Track (57.38mm,33.525mm)(60.73mm,33.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R23-2(59.93mm,34.278mm) on Top Layer And Track (57.38mm,34.991mm)(60.73mm,34.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R23-2(59.93mm,34.278mm) on Top Layer And Track (59.055mm,31.625mm)(59.055mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R23-2(59.93mm,34.278mm) on Top Layer And Track (59.055mm,34.991mm)(59.055mm,36.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad R23-2(59.93mm,34.278mm) on Top Layer And Track (60.73mm,31.625mm)(60.73mm,33.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(59.93mm,34.278mm) on Top Layer And Track (60.73mm,33.308mm)(60.73mm,35.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad R23-2(59.93mm,34.278mm) on Top Layer And Track (60.73mm,34.991mm)(60.73mm,36.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R3-1(11.684mm,48.514mm) on Top Layer And Track (10.714mm,45.964mm)(10.714mm,49.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R3-1(11.684mm,48.514mm) on Top Layer And Track (10.714mm,49.329mm)(12.644mm,49.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R3-1(11.684mm,48.514mm) on Top Layer And Track (12.644mm,49.329mm)(12.644mm,45.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R3-2(11.684mm,46.764mm) on Top Layer And Track (10.714mm,45.964mm)(10.714mm,49.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(11.684mm,46.764mm) on Top Layer And Track (10.714mm,45.964mm)(12.644mm,45.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R3-2(11.684mm,46.764mm) on Top Layer And Track (12.644mm,49.329mm)(12.644mm,45.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R4-1(28.463mm,39.863mm) on Top Layer And Track (27.648mm,38.893mm)(27.648mm,40.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R4-1(28.463mm,39.863mm) on Top Layer And Track (27.648mm,38.893mm)(31.013mm,38.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R4-1(28.463mm,39.863mm) on Top Layer And Track (27.648mm,40.823mm)(31.013mm,40.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R4-2(30.213mm,39.863mm) on Top Layer And Track (27.648mm,38.893mm)(31.013mm,38.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R4-2(30.213mm,39.863mm) on Top Layer And Track (27.648mm,40.823mm)(31.013mm,40.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(30.213mm,39.863mm) on Top Layer And Track (31.013mm,38.893mm)(31.013mm,40.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R5-1(19.304mm,27.588mm) on Top Layer And Track (18.344mm,26.773mm)(20.274mm,26.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R5-1(19.304mm,27.588mm) on Top Layer And Track (18.344mm,30.138mm)(18.344mm,26.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R5-1(19.304mm,27.588mm) on Top Layer And Track (20.274mm,26.773mm)(20.274mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R5-2(19.304mm,29.338mm) on Top Layer And Track (18.344mm,30.138mm)(18.344mm,26.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(19.304mm,29.338mm) on Top Layer And Track (18.344mm,30.138mm)(20.274mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R5-2(19.304mm,29.338mm) on Top Layer And Track (20.274mm,26.773mm)(20.274mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R6-1(28.463mm,34.684mm) on Top Layer And Track (27.648mm,33.714mm)(27.648mm,35.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R6-1(28.463mm,34.684mm) on Top Layer And Track (27.648mm,33.714mm)(31.013mm,33.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R6-1(28.463mm,34.684mm) on Top Layer And Track (27.648mm,35.644mm)(31.013mm,35.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R6-2(30.213mm,34.684mm) on Top Layer And Track (27.648mm,33.714mm)(31.013mm,33.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R6-2(30.213mm,34.684mm) on Top Layer And Track (27.648mm,35.644mm)(31.013mm,35.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(30.213mm,34.684mm) on Top Layer And Track (31.013mm,33.714mm)(31.013mm,35.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R7-1(12.827mm,27.588mm) on Top Layer And Track (11.867mm,26.773mm)(13.797mm,26.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R7-1(12.827mm,27.588mm) on Top Layer And Track (11.867mm,30.138mm)(11.867mm,26.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R7-1(12.827mm,27.588mm) on Top Layer And Track (13.797mm,26.773mm)(13.797mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R7-2(12.827mm,29.338mm) on Top Layer And Track (11.867mm,30.138mm)(11.867mm,26.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(12.827mm,29.338mm) on Top Layer And Track (11.867mm,30.138mm)(13.797mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R7-2(12.827mm,29.338mm) on Top Layer And Track (13.797mm,26.773mm)(13.797mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R8-1(14.996mm,29.323mm) on Top Layer And Track (14.026mm,26.773mm)(14.026mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R8-1(14.996mm,29.323mm) on Top Layer And Track (14.026mm,30.138mm)(15.956mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R8-1(14.996mm,29.323mm) on Top Layer And Track (15.956mm,30.138mm)(15.956mm,26.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R8-2(14.996mm,27.573mm) on Top Layer And Track (14.026mm,26.773mm)(14.026mm,30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(14.996mm,27.573mm) on Top Layer And Track (14.026mm,26.773mm)(15.956mm,26.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R8-2(14.996mm,27.573mm) on Top Layer And Track (15.956mm,30.138mm)(15.956mm,26.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R9-1(28.463mm,37.273mm) on Top Layer And Track (27.648mm,36.303mm)(27.648mm,38.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R9-1(28.463mm,37.273mm) on Top Layer And Track (27.648mm,36.303mm)(31.013mm,36.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R9-1(28.463mm,37.273mm) on Top Layer And Track (27.648mm,38.233mm)(31.013mm,38.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R9-2(30.213mm,37.273mm) on Top Layer And Track (27.648mm,36.303mm)(31.013mm,36.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R9-2(30.213mm,37.273mm) on Top Layer And Track (27.648mm,38.233mm)(31.013mm,38.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(30.213mm,37.273mm) on Top Layer And Track (31.013mm,36.303mm)(31.013mm,38.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad SW1-1(73.839mm,49.657mm) on Multi-Layer And Track (74.089mm,45.617mm)(74.089mm,48.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad SW1-1(73.839mm,49.657mm) on Multi-Layer And Track (74.789mm,50.117mm)(79.389mm,50.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad SW1-2(80.339mm,49.657mm) on Multi-Layer And Track (74.789mm,50.117mm)(79.389mm,50.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad SW1-2(80.339mm,49.657mm) on Multi-Layer And Track (80.089mm,45.617mm)(80.089mm,48.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad SW1-3(73.839mm,44.577mm) on Multi-Layer And Track (74.089mm,45.617mm)(74.089mm,48.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad SW1-3(73.839mm,44.577mm) on Multi-Layer And Track (74.789mm,44.117mm)(79.289mm,44.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad SW1-4(80.339mm,44.577mm) on Multi-Layer And Track (74.789mm,44.117mm)(79.289mm,44.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad SW1-4(80.339mm,44.577mm) on Multi-Layer And Track (80.089mm,45.617mm)(80.089mm,48.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad SW2-1(73.839mm,59.817mm) on Multi-Layer And Text "SW2" (70.612mm,59.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad SW2-1(73.839mm,59.817mm) on Multi-Layer And Track (74.089mm,55.777mm)(74.089mm,58.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad SW2-1(73.839mm,59.817mm) on Multi-Layer And Track (74.789mm,60.277mm)(79.389mm,60.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad SW2-2(80.339mm,59.817mm) on Multi-Layer And Track (74.789mm,60.277mm)(79.389mm,60.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad SW2-2(80.339mm,59.817mm) on Multi-Layer And Track (80.089mm,55.777mm)(80.089mm,58.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad SW2-3(73.839mm,54.737mm) on Multi-Layer And Track (74.089mm,55.777mm)(74.089mm,58.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad SW2-3(73.839mm,54.737mm) on Multi-Layer And Track (74.789mm,54.277mm)(79.289mm,54.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad SW2-4(80.339mm,54.737mm) on Multi-Layer And Track (74.789mm,54.277mm)(79.289mm,54.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad SW2-4(80.339mm,54.737mm) on Multi-Layer And Track (80.089mm,55.777mm)(80.089mm,58.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U1-1(11.729mm,40.992mm) on Top Layer And Track (10.609mm,40.947mm)(10.609mm,41.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-1(11.729mm,40.992mm) on Top Layer And Track (12.839mm,40.367mm)(12.839mm,41.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-10(11.729mm,36.492mm) on Top Layer And Track (12.839mm,34.907mm)(12.839mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-11(11.729mm,35.992mm) on Top Layer And Track (12.839mm,34.907mm)(12.839mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-12(11.729mm,35.492mm) on Top Layer And Track (12.839mm,34.907mm)(12.839mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-13(13.364mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-14(13.864mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-15(14.364mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-16(14.864mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-17(15.364mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-18(15.864mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-19(16.364mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-2(11.729mm,40.492mm) on Top Layer And Track (12.839mm,34.907mm)(12.839mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-2(11.729mm,40.492mm) on Top Layer And Track (12.839mm,40.367mm)(12.839mm,41.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-20(16.864mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-21(17.364mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-22(17.864mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-23(18.364mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-24(18.864mm,33.827mm) on Top Layer And Track (12.839mm,34.907mm)(19.449mm,34.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-25(20.529mm,35.462mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-26(20.529mm,35.962mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-27(20.529mm,36.462mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-28(20.529mm,36.962mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-29(20.529mm,37.462mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-3(11.729mm,39.992mm) on Top Layer And Track (12.839mm,34.907mm)(12.839mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-30(20.529mm,37.962mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-31(20.529mm,38.462mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-32(20.529mm,38.962mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-33(20.529mm,39.462mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-34(20.529mm,39.962mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-35(20.529mm,40.462mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad U1-36(20.529mm,40.962mm) on Top Layer And Track (19.449mm,34.907mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-37(18.864mm,42.627mm) on Top Layer And Track (13.939mm,41.597mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-38(18.364mm,42.627mm) on Top Layer And Track (13.939mm,41.597mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-39(17.864mm,42.627mm) on Top Layer And Track (13.939mm,41.597mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-4(11.729mm,39.492mm) on Top Layer And Track (12.839mm,34.907mm)(12.839mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-40(17.364mm,42.627mm) on Top Layer And Track (13.939mm,41.597mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-41(16.864mm,42.627mm) on Top Layer And Track (13.939mm,41.597mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-42(16.364mm,42.627mm) on Top Layer And Track (13.939mm,41.597mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-43(15.864mm,42.627mm) on Top Layer And Track (13.939mm,41.597mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-44(15.364mm,42.627mm) on Top Layer And Track (13.939mm,41.597mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-45(14.864mm,42.627mm) on Top Layer And Track (13.939mm,41.597mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1-46(14.364mm,42.627mm) on Top Layer And Track (10.639mm,41.597mm)(13.939mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-46(14.364mm,42.627mm) on Top Layer And Track (13.939mm,41.597mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-47(13.864mm,42.627mm) on Top Layer And Track (10.639mm,41.597mm)(13.939mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-47(13.864mm,42.627mm) on Top Layer And Track (13.939mm,41.597mm)(19.449mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U1-48(13.364mm,42.627mm) on Top Layer And Track (10.639mm,41.597mm)(13.939mm,41.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-5(11.729mm,38.992mm) on Top Layer And Track (12.839mm,34.907mm)(12.839mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-6(11.729mm,38.492mm) on Top Layer And Track (12.839mm,34.907mm)(12.839mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-7(11.729mm,37.992mm) on Top Layer And Track (12.839mm,34.907mm)(12.839mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-8(11.729mm,37.492mm) on Top Layer And Track (12.839mm,34.907mm)(12.839mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U1-9(11.729mm,36.992mm) on Top Layer And Track (12.839mm,34.907mm)(12.839mm,40.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(78.535mm,13.147mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad U2-1(78.535mm,13.147mm) on Top Layer And Track (77.233mm,12.572mm)(79.565mm,12.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U2-1(78.535mm,13.147mm) on Top Layer And Track (79.565mm,12.572mm)(79.565mm,13.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad U2-4(75.335mm,15.047mm) on Top Layer And Track (76.376mm,12.572mm)(76.376mm,15.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad U2-5(75.335mm,13.147mm) on Top Layer And Track (76.376mm,12.572mm)(76.376mm,15.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad USB1-(13.534mm,10.795mm) on Multi-Layer And Track (14.434mm,10.795mm)(14.784mm,10.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB1-(14.784mm,8.095mm) on Multi-Layer And Track (14.784mm,5.795mm)(14.784mm,6.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB1-(14.784mm,8.095mm) on Multi-Layer And Track (14.784mm,9.295mm)(14.784mm,10.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB1-(7.284mm,8.095mm) on Multi-Layer And Track (7.284mm,5.795mm)(7.284mm,6.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad USB1-(7.284mm,8.095mm) on Multi-Layer And Track (7.284mm,9.295mm)(7.284mm,10.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad USB1-(8.534mm,10.795mm) on Multi-Layer And Text "USB1" (5.842mm,11.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad USB1-(8.534mm,10.795mm) on Multi-Layer And Track (7.284mm,10.795mm)(7.634mm,10.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad USB1-1(9.734mm,10.795mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad Y2-1(75.311mm,36.289mm) on Multi-Layer And Track (71.732mm,37.274mm)(79.198mm,37.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad Y2-2(72.771mm,36.289mm) on Multi-Layer And Track (71.732mm,37.274mm)(79.198mm,37.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
Rule Violations :628

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (72.818mm,39.624mm) on Top Overlay And Text "Y2" (72.263mm,37.795mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Text "D2" (4.445mm,17.399mm) on Top Overlay And Track (6.147mm,12.946mm)(6.147mm,21.336mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R13" (18.288mm,21.18mm) on Top Overlay And Text "R14" (20.261mm,21.18mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "Y2" (72.263mm,37.795mm) on Top Overlay And Track (71.732mm,37.274mm)(79.198mm,37.274mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Y2" (72.263mm,37.795mm) on Top Overlay And Track (72.823mm,37.719mm)(78.157mm,37.719mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :5

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 817
Waived Violations : 0
Time Elapsed        : 00:00:02