# 1 "../arch/arm64/boot/dts/qcom/ipq5018-rdp432-c2.dts"
# 1 "<built-in>" 1
# 1 "<built-in>" 3






# 1 "<command line>" 1
# 1 "<built-in>" 2
# 1 "../arch/arm64/boot/dts/qcom/ipq5018-rdp432-c2.dts" 2







/dts-v1/;

# 1 "../arch/arm64/boot/dts/qcom/ipq5018.dtsi" 1







# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "../arch/arm64/boot/dts/qcom/ipq5018.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-ipq5018.h" 1
# 10 "../arch/arm64/boot/dts/qcom/ipq5018.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/reset/qcom,gcc-ipq5018.h" 1
# 11 "../arch/arm64/boot/dts/qcom/ipq5018.dtsi" 2

/ {
 interrupt-parent = <&intc>;
 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  xo_board_clk: xo-board-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
  };

  L2_0: l2-cache {
   compatible = "cache";
   cache-level = <2>;
   cache-size = <0x80000>;
   cache-unified;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-ipq5018", "qcom,scm";
  };
 };

 memory@40000000 {
  device_type = "memory";

  reg = <0x0 0x40000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) | 4)>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  tz_region: tz@4ac00000 {
   reg = <0x0 0x4ac00000 0x0 0x200000>;
   no-map;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq5018-tlmm";
   reg = <0x01000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&tlmm 0 0 47>;
   interrupt-controller;
   #interrupt-cells = <2>;

   uart1_pins: uart1-state {
    pins = "gpio31", "gpio32", "gpio33", "gpio34";
    function = "blsp1_uart1";
    drive-strength = <8>;
    bias-pull-down;
   };
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,gcc-ipq5018";
   reg = <0x01800000 0x80000>;
   clocks = <&xo_board_clk>,
     <&sleep_clk>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  sdhc_1: mmc@7804000 {
   compatible = "qcom,ipq5018-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x7804000 0x1000>;
   reg-names = "hc";

   interrupts = <0 123 4>,
         <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 89>,
     <&gcc 90>,
     <&xo_board_clk>;
   clock-names = "iface", "core", "xo";
   non-removable;
   status = "disabled";
  };

  blsp1_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 26>,
     <&gcc 19>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   reg = <0x0b000000 0x1000>,
         <0x0b002000 0x2000>,
         <0x0b001000 0x1000>,
         <0x0b004000 0x2000>;
   interrupts = <1 9 ((((1 << (4)) - 1) << 8) | 4)>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x0b00a000 0x1ffa>;

   v2m0: v2m@0 {
    compatible = "arm,gic-v2m-frame";
    reg = <0x00000000 0xff8>;
    msi-controller;
   };

   v2m1: v2m@1000 {
    compatible = "arm,gic-v2m-frame";
    reg = <0x00001000 0xff8>;
    msi-controller;
   };
  };

  timer@b120000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0b120000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   frame@b120000 {
    reg = <0x0b121000 0x1000>,
          <0x0b122000 0x1000>;
    interrupts = <0 8 4>,
          <0 7 4>;
    frame-number = <0>;
   };

   frame@b123000 {
    reg = <0xb123000 0x1000>;
    interrupts = <0 9 4>;
    frame-number = <1>;
    status = "disabled";
   };

   frame@b124000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x0b124000 0x1000>;
    status = "disabled";
   };

   frame@b125000 {
    reg = <0x0b125000 0x1000>;
    interrupts = <0 11 4>;
    frame-number = <3>;
    status = "disabled";
   };

   frame@b126000 {
    reg = <0x0b126000 0x1000>;
    interrupts = <0 12 4>;
    frame-number = <4>;
    status = "disabled";
   };

   frame@b127000 {
    reg = <0x0b127000 0x1000>;
    interrupts = <0 13 4>;
    frame-number = <5>;
    status = "disabled";
   };

   frame@b128000 {
    reg = <0x0b128000 0x1000>;
    interrupts = <0 14 4>;
    frame-number = <6>;
    status = "disabled";
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
 };
};
# 11 "../arch/arm64/boot/dts/qcom/ipq5018-rdp432-c2.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. IPQ5018/AP-RDP432.1-C2";
 compatible = "qcom,ipq5018-rdp432-c2", "qcom,ipq5018";

 aliases {
  serial0 = &blsp1_uart1;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&blsp1_uart1 {
 pinctrl-0 = <&uart1_pins>;
 pinctrl-names = "default";
 status = "okay";
};

&sdhc_1 {
 pinctrl-0 = <&sdc_default_state>;
 pinctrl-names = "default";
 mmc-ddr-1_8v;
 mmc-hs200-1_8v;
 max-frequency = <192000000>;
 bus-width = <4>;
 status = "okay";
};

&sleep_clk {
 clock-frequency = <32000>;
};

&tlmm {
 sdc_default_state: sdc-default-state {
  clk-pins {
   pins = "gpio9";
   function = "sdc1_clk";
   drive-strength = <8>;
   bias-disable;
  };

  cmd-pins {
   pins = "gpio8";
   function = "sdc1_cmd";
   drive-strength = <8>;
   bias-pull-up;
  };

  data-pins {
   pins = "gpio4", "gpio5", "gpio6", "gpio7";
   function = "sdc1_data";
   drive-strength = <8>;
   bias-disable;
  };
 };
};

&xo_board_clk {
 clock-frequency = <24000000>;
};
