

================================================================
== Vitis HLS Report for 'pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s'
================================================================
* Date:           Fri Mar  1 05:42:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.248 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.665 ns|  16.665 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |        3|        3|         3|          1|          1|     2|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      703|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      326|    -|
|Register             |        -|     -|      542|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      542|     1029|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln165_fu_638_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln172_fu_924_p2               |         +|   0|  0|  39|          32|          32|
    |i_iw_2_fu_622_p2                  |         +|   0|  0|   9|           2|           1|
    |and_ln145_fu_911_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_211                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_305                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln145_1_fu_632_p2            |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln145_fu_905_p2              |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln1651_10_fu_1422_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_11_fu_1469_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_12_fu_1516_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_13_fu_1563_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_14_fu_1610_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_15_fu_1657_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_16_fu_1704_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_17_fu_1751_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_18_fu_1798_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_19_fu_1845_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_1_fu_999_p2           |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_20_fu_1892_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_21_fu_1939_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_22_fu_1986_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_23_fu_2033_p2         |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_2_fu_1046_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_3_fu_1093_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_4_fu_1140_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_5_fu_1187_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_6_fu_1234_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_7_fu_1281_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_8_fu_1328_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_9_fu_1375_p2          |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1651_fu_952_p2             |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln165_fu_644_p2              |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln185_fu_616_p2              |      icmp|   0|  0|   8|           2|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |select_ln172_fu_916_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln65_10_fu_1434_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_11_fu_1481_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_12_fu_1528_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_13_fu_1575_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_14_fu_1622_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_15_fu_1669_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_16_fu_1716_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_17_fu_1763_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_18_fu_1810_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_19_fu_1857_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_1_fu_1011_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_20_fu_1904_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_21_fu_1951_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_22_fu_1998_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_23_fu_2045_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln65_2_fu_1058_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_3_fu_1105_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_4_fu_1152_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_5_fu_1199_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_6_fu_1246_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_7_fu_1293_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_8_fu_1340_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_9_fu_1387_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln65_fu_964_p3             |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln1651_10_fu_1428_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_11_fu_1475_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_12_fu_1522_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_13_fu_1569_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_14_fu_1616_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_15_fu_1663_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_16_fu_1710_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_17_fu_1757_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_18_fu_1804_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_19_fu_1851_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_1_fu_1005_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_20_fu_1898_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_21_fu_1945_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_22_fu_1992_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_23_fu_2039_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_2_fu_1052_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_3_fu_1099_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_4_fu_1146_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_5_fu_1193_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_6_fu_1240_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_7_fu_1287_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_8_fu_1334_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_9_fu_1381_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1651_fu_958_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 703|         439|         533|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  20|          4|    1|          4|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_313_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_309  |   9|          2|   32|         64|
    |i_iw_fu_196                              |   9|          2|    2|          4|
    |layer12_out_blk_n                        |   9|          2|    1|          2|
    |layer13_out_blk_n                        |   9|          2|    1|          2|
    |pX                                       |   9|          2|   32|         64|
    |p_0_0_0_0_0183_fu_200                    |   9|          2|    6|         12|
    |p_0_10_0_0_0213_fu_240                   |   9|          2|    6|         12|
    |p_0_11_0_0_0216_fu_244                   |   9|          2|    6|         12|
    |p_0_12_0_0_0219_fu_248                   |   9|          2|    6|         12|
    |p_0_13_0_0_0222_fu_252                   |   9|          2|    6|         12|
    |p_0_14_0_0_0225_fu_256                   |   9|          2|    6|         12|
    |p_0_15_0_0_0228_fu_260                   |   9|          2|    6|         12|
    |p_0_16_0_0_0231_fu_264                   |   9|          2|    6|         12|
    |p_0_17_0_0_0234_fu_268                   |   9|          2|    6|         12|
    |p_0_18_0_0_0237_fu_272                   |   9|          2|    6|         12|
    |p_0_19_0_0_0240_fu_276                   |   9|          2|    6|         12|
    |p_0_1_0_0_0186_fu_204                    |   9|          2|    6|         12|
    |p_0_20_0_0_0243_fu_280                   |   9|          2|    6|         12|
    |p_0_21_0_0_0246_fu_284                   |   9|          2|    6|         12|
    |p_0_22_0_0_0249_fu_288                   |   9|          2|    6|         12|
    |p_0_23_0_0_0252_fu_292                   |   9|          2|    6|         12|
    |p_0_2_0_0_0189_fu_208                    |   9|          2|    6|         12|
    |p_0_3_0_0_0192_fu_212                    |   9|          2|    6|         12|
    |p_0_4_0_0_0195_fu_216                    |   9|          2|    6|         12|
    |p_0_5_0_0_0198_fu_220                    |   9|          2|    6|         12|
    |p_0_6_0_0_0201_fu_224                    |   9|          2|    6|         12|
    |p_0_7_0_0_0204_fu_228                    |   9|          2|    6|         12|
    |p_0_8_0_0_0207_fu_232                    |   9|          2|    6|         12|
    |p_0_9_0_0_0210_fu_236                    |   9|          2|    6|         12|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 326|         72|  249|        500|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln145_reg_2684                                                                    |   1|   0|    1|          0|
    |ap_CS_fsm                                                                             |   3|   0|    3|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_309                                               |  32|   0|   32|          0|
    |i_iw_fu_196                                                                           |   2|   0|    2|          0|
    |icmp_ln145_1_reg_2531                                                                 |   1|   0|    1|          0|
    |icmp_ln165_reg_2536                                                                   |   1|   0|    1|          0|
    |icmp_ln185_reg_2527                                                                   |   1|   0|    1|          0|
    |pX                                                                                    |  32|   0|   32|          0|
    |p_0_0_0_0_0183_fu_200                                                                 |   6|   0|    6|          0|
    |p_0_10_0_0_0213_fu_240                                                                |   6|   0|    6|          0|
    |p_0_11_0_0_0216_fu_244                                                                |   6|   0|    6|          0|
    |p_0_12_0_0_0219_fu_248                                                                |   6|   0|    6|          0|
    |p_0_13_0_0_0222_fu_252                                                                |   6|   0|    6|          0|
    |p_0_14_0_0_0225_fu_256                                                                |   6|   0|    6|          0|
    |p_0_15_0_0_0228_fu_260                                                                |   6|   0|    6|          0|
    |p_0_16_0_0_0231_fu_264                                                                |   6|   0|    6|          0|
    |p_0_17_0_0_0234_fu_268                                                                |   6|   0|    6|          0|
    |p_0_18_0_0_0237_fu_272                                                                |   6|   0|    6|          0|
    |p_0_19_0_0_0240_fu_276                                                                |   6|   0|    6|          0|
    |p_0_1_0_0_0186_fu_204                                                                 |   6|   0|    6|          0|
    |p_0_20_0_0_0243_fu_280                                                                |   6|   0|    6|          0|
    |p_0_21_0_0_0246_fu_284                                                                |   6|   0|    6|          0|
    |p_0_22_0_0_0249_fu_288                                                                |   6|   0|    6|          0|
    |p_0_23_0_0_0252_fu_292                                                                |   6|   0|    6|          0|
    |p_0_2_0_0_0189_fu_208                                                                 |   6|   0|    6|          0|
    |p_0_3_0_0_0192_fu_212                                                                 |   6|   0|    6|          0|
    |p_0_4_0_0_0195_fu_216                                                                 |   6|   0|    6|          0|
    |p_0_5_0_0_0198_fu_220                                                                 |   6|   0|    6|          0|
    |p_0_6_0_0_0201_fu_224                                                                 |   6|   0|    6|          0|
    |p_0_7_0_0_0204_fu_228                                                                 |   6|   0|    6|          0|
    |p_0_8_0_0_0207_fu_232                                                                 |   6|   0|    6|          0|
    |p_0_9_0_0_0210_fu_236                                                                 |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap     |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_1   |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_10  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_11  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_12  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_13  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_14  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_15  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_16  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_17  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_18  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_19  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_2   |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_20  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_21  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_22  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_23  |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_3   |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_4   |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_5   |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_6   |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_7   |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_8   |   6|   0|    6|          0|
    |p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_9   |   6|   0|    6|          0|
    |sX                                                                                    |  32|   0|   32|          0|
    |start_once_reg                                                                        |   1|   0|    1|          0|
    |trunc_ln187_10_reg_2606                                                               |   6|   0|    6|          0|
    |trunc_ln187_11_reg_2612                                                               |   6|   0|    6|          0|
    |trunc_ln187_12_reg_2618                                                               |   6|   0|    6|          0|
    |trunc_ln187_13_reg_2624                                                               |   6|   0|    6|          0|
    |trunc_ln187_14_reg_2630                                                               |   6|   0|    6|          0|
    |trunc_ln187_15_reg_2636                                                               |   6|   0|    6|          0|
    |trunc_ln187_16_reg_2642                                                               |   6|   0|    6|          0|
    |trunc_ln187_17_reg_2648                                                               |   6|   0|    6|          0|
    |trunc_ln187_18_reg_2654                                                               |   6|   0|    6|          0|
    |trunc_ln187_19_reg_2660                                                               |   6|   0|    6|          0|
    |trunc_ln187_1_reg_2552                                                                |   6|   0|    6|          0|
    |trunc_ln187_20_reg_2666                                                               |   6|   0|    6|          0|
    |trunc_ln187_21_reg_2672                                                               |   6|   0|    6|          0|
    |trunc_ln187_22_reg_2678                                                               |   6|   0|    6|          0|
    |trunc_ln187_2_reg_2558                                                                |   6|   0|    6|          0|
    |trunc_ln187_3_reg_2564                                                                |   6|   0|    6|          0|
    |trunc_ln187_4_reg_2570                                                                |   6|   0|    6|          0|
    |trunc_ln187_5_reg_2576                                                                |   6|   0|    6|          0|
    |trunc_ln187_6_reg_2582                                                                |   6|   0|    6|          0|
    |trunc_ln187_7_reg_2588                                                                |   6|   0|    6|          0|
    |trunc_ln187_8_reg_2594                                                                |   6|   0|    6|          0|
    |trunc_ln187_9_reg_2600                                                                |   6|   0|    6|          0|
    |trunc_ln187_reg_2540                                                                  |   6|   0|    6|          0|
    |trunc_ln187_s_reg_2546                                                                |   6|   0|    6|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 542|   0|  542|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  pooling1d_cl<array,array<ap_fixed<16,6,5,3,0>,24u>,config13>|  return value|
|layer12_out_dout            |   in|  144|     ap_fifo|                                                   layer12_out|       pointer|
|layer12_out_num_data_valid  |   in|    2|     ap_fifo|                                                   layer12_out|       pointer|
|layer12_out_fifo_cap        |   in|    2|     ap_fifo|                                                   layer12_out|       pointer|
|layer12_out_empty_n         |   in|    1|     ap_fifo|                                                   layer12_out|       pointer|
|layer12_out_read            |  out|    1|     ap_fifo|                                                   layer12_out|       pointer|
|layer13_out_din             |  out|  384|     ap_fifo|                                                   layer13_out|       pointer|
|layer13_out_num_data_valid  |   in|    2|     ap_fifo|                                                   layer13_out|       pointer|
|layer13_out_fifo_cap        |   in|    2|     ap_fifo|                                                   layer13_out|       pointer|
|layer13_out_full_n          |   in|    1|     ap_fifo|                                                   layer13_out|       pointer|
|layer13_out_write           |  out|    1|     ap_fifo|                                                   layer13_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

