{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 09 07:48:08 2020 " "Info: Processing started: Mon Nov 09 07:48:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seq_design -c seq_design " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off seq_design -c seq_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_design.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seq_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_design-FSM " "Info: Found design unit 1: seq_design-FSM" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 seq_design " "Info: Found entity 1: seq_design" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "seq_design " "Info: Elaborating entity \"seq_design\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state seq_design.vhd(40) " "Warning (10631): VHDL Process Statement warning at seq_design.vhd(40): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 seq_design.vhd(40) " "Info (10041): Inferred latch for \"next_state.s3\" at seq_design.vhd(40)" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 seq_design.vhd(40) " "Info (10041): Inferred latch for \"next_state.s2\" at seq_design.vhd(40)" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 seq_design.vhd(40) " "Info (10041): Inferred latch for \"next_state.s1\" at seq_design.vhd(40)" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 seq_design.vhd(40) " "Info (10041): Inferred latch for \"next_state.s0\" at seq_design.vhd(40)" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "x seq_design.vhd(92) " "Error (10028): Can't resolve multiple constant drivers for net \"x\" at seq_design.vhd(92)" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 92 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "seq_design.vhd(46) " "Error (10029): Constant driver at seq_design.vhd(46)" {  } { { "seq_design.vhd" "" { Text "E:/projects/lab9/fsm/seq_design.vhd" 46 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Allocated 240 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 09 07:48:09 2020 " "Error: Processing ended: Mon Nov 09 07:48:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
