
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.28-s017_1, built Mon Mar 20 11:28:11 PDT 2017
Options:	
Date:		Tue Aug 29 13:07:00 2017
Host:		s2424.it.kth.se (x86_64 w/Linux 2.6.18-417.el5) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
OS:		CentOS release 5.11 (Final)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Sourcing startup file ./enc.tcl
<CMD> setCheckMode -tapeOut true
<CMD> setDelayCalMode -siAware false
<CMD> setGenerateViaMode -auto true
<CMD> setExtractRCMode -lefTechFileMap /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl
<CMD> suppressMessage IMPFP-3961
<CMD> suppressMessage TECHLIB-436
<CMD> set defHierChar /
<CMD> set init_oa_ref_lib {TECH_C18A6  CORELIB  }
<CMD> set init_verilog ../VERILOG/fet_dec_synth.v
<CMD> set init_top_cell fet_dec
<CMD> set init_pwr_net {vdd!  }
<CMD> set init_gnd_net {gnd! subc!  }
<CMD> set init_mmmc_file ../CONFIG/ac18_fet_dec_mmmc.view
<CMD> set conf_gen_footprint 1
<CMD> set fp_core_to_left 50.000000
<CMD> set fp_core_to_right 50.000000
<CMD> set fp_core_to_top 50.000000
<CMD> set fp_core_to_bottom 50.000000
<CMD> set lsgOCPGainMult 1.000000
<CMD> set conf_ioOri R0
<CMD> set fp_core_util 0.800
<CMD> set init_assign_buffer 0
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
<CMD> set conf_in_tran_delay 0.1ps
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_layout_view layout
<CMD> set init_abstract_view abstract
<CMD> set init_io_file {}
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD_INTERNAL> print {---# TCL Script ../SCRIPTS/amsVoltusSetup.tcl loaded}
---# TCL Script ../SCRIPTS/amsVoltusSetup.tcl loaded
<CMD_INTERNAL> print {---# Additional ams TCL Procedures loaded}
---# Additional ams TCL Procedures loaded
<CMD> getVersion
<CMD> getVersion
<CMD_INTERNAL> print {### austriamicrosystems HitKit-Utilities Menu added}
### austriamicrosystems HitKit-Utilities Menu added

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> setGenerateViaMode -auto true
<CMD> setDesignMode -process 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
<CMD> init_design
---# Setup MMMC
---#
---#   rc_corner        : ams_rc_corner_typ
---#   rc_corner        : ams_rc_corner_maxCaR
---#   rc_corner        : ams_rc_corner_minCaR
---#   rc_corner        : ams_rc_corner_maxCaR2
---#   rc_corner        : ams_rc_corner_minCaR2
---#   lib-sets         : libs_min, libs_max, libs_typ
---#   constraint-modes : func test
---#   delay-corners    : corner_min, corner_max, corner_typ
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: func_min2  # Constraint-Mode: func # Corner: corner_min2
---#          #  Name: func_max2  # Constraint-Mode: func # Corner: corner_max2
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
---#          #  Name: test_min2  # Constraint-Mode: test # Corner: corner_min2
---#          #  Name: test_max2  # Constraint-Mode: test # Corner: corner_max2
---#
---# use following command to show analysis view definitions
         report_analysis_view 

ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
Reading tech data from OA library 'TECH_C18A6' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'CORELIB' ...
**WARN: (IMPOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Innovus. Its contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site3B' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site7tr' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018twSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018SiteLL' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSiteC' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSiteC' has already been defined in Innovus, the contents will be skipped.

viaInitial starts at Tue Aug 29 13:07:54 2017
viaInitial ends at Tue Aug 29 13:07:54 2017
Loading view definition file from ../CONFIG/ac18_fet_dec_mmmc.view
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.17min, fe_real=0.95min, fe_mem=520.4M) ***
*** Begin netlist parsing (mem=520.4M) ***
Created 483 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../VERILOG/fet_dec_synth.v'

*** Memory Usage v#1 (Current mem = 520.434M, initial mem = 151.129M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=520.4M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 559.941M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Adjusting Core to Left to: 50.4000. Core to Bottom to: 50.4000.
**WARN: (EMS-42):	Message (IMPFP-3961) has been suppressed from output.
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 19456 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:00:11.1, real=0:00:57.0, peak res=280.8M, current mem=679.0M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=297.5M, current mem=696.2M)
Current (total cpu=0:00:11.1, real=0:00:57.0, peak res=297.5M, current mem=696.2M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:00:11.1, real=0:00:57.0, peak res=297.6M, current mem=696.2M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=298.0M, current mem=697.7M)
Current (total cpu=0:00:11.1, real=0:00:57.0, peak res=298.0M, current mem=697.7M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          1  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-738           1  Non-Default Rule '%s' has already been d...
WARNING   IMPOAX-741           9  Site '%s' has already been defined in %s...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 79 warning(s), 0 error(s)

<CMD> setCTSMode -bottomPreferredLayer 1
<CMD> setMaxRouteLayer 5
<CMD> setExtractRCMode -lefTechFileMap /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl
<CMD> checkDesign -all -outDir ../REPORTS/checkDesignDbSetup
Creating directory ../REPORTS/checkDesignDbSetup.
Estimated cell power/ground rail width = 0.630 um
Begin checking placement ... (start mem=706.7M, init mem=706.7M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 53          
Placement Density:80.41%(556/691)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=706.7M)
############################################################################
# Innovus Netlist Design Rule Check
# Tue Aug 29 13:07:57 2017

############################################################################
Design: fet_dec

------ Design Summary:
Total Standard Cell Number   (cells) : 53
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 556.01
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 53
Number of Nets                 : 61
Average number of Pins per Net : 3.11
Maximum number of Pins in Net  : 9

------ I/O Port summary

Number of Primary I/O Ports    : 37
Number of Input Ports          : 5
Number of Output Ports         : 32
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 37

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 1
Number of High Fanout nets (>50)               : 0
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Unplaced Io Pins = 37 
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file ../REPORTS/checkDesignDbSetup/fet_dec.main.htm.ascii.
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> check_timing -verbose  > $filename2
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
End delay calculation. (MEM=878.035 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 878.0M) ***
<CMD_INTERNAL> print {#### }
#### 
<CMD_INTERNAL> print {---# CheckDesign Result: ../REPORTS/checkDesignDbSetup/fet_dec.main.htm}
---# CheckDesign Result: ../REPORTS/checkDesignDbSetup/fet_dec.main.htm
<CMD_INTERNAL> print {---# CheckTiming Result: ../REPORTS/checkDesignDbSetup/fet_dec.checkTiming}
---# CheckTiming Result: ../REPORTS/checkDesignDbSetup/fet_dec.checkTiming
<CMD_INTERNAL> print {#### }
#### 
<CMD> setPreference ConstraintUserXGrid 0.01
<CMD> setPreference ConstraintUserXOffset 0.01
<CMD> setPreference ConstraintUserYGrid 0.01
<CMD> setPreference ConstraintUserYOffset 0.01
<CMD> setPreference SnapAllCorners 1
<CMD> setPreference BlockSnapRule 2
**WARN: (IMPSYT-3004):	Preference BlockSnapRule for Snap Macros/Blackboxes is obsolete and will be removed in future release.To avoid this warning and to ensure compatibility with future releases, please remove the obsolete preference from your script.
<CMD> snapFPlanIO -usergrid
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all vdd! pins to net vdd!}
---# GlobalConnect all vdd! pins to net vdd!
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all gnd! pins to net gnd!}
---# GlobalConnect all gnd! pins to net gnd!
<CMD> createLib fet_dec_OADB -attachTech TECH_C18A6 -libPath ../OADB/fet_dec_OADB
If the OA library being created is to be used for interoperability with Virtuoso version 6.1.5, SiP Layout 16.5, or other applications that have not been updated to support compressed databases,  set 'setOaxMode -compressLevel 0' before creating this library. Otherwise, using the library in those tools will require oazip to be run on the created library.
Successfully created lib 'fet_dec_OADB' and attached techfile from library 'TECH_C18A6'.
<CMD> saveDesign -cellview {fet_dec_OADB fet_dec loaded}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: loaded
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/loaded/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec loaded
}
---#   Saved As OA: fet_dec_OADB fet_dec loaded

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.913705583756 0.7 10 10 10 10
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 2.52 -threshold 2.52 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3.5 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 2.52
<CMD> setViaGenMode -symmetrical_via_only true
'setViaGenMode -symmetrical_via_only true' is set by default for this OA design. 
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
<CMD> setViaGenMode -parameterized_via_only true
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 878.0M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AM(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AM(6) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AM(6) }
*** Begin SPECIAL ROUTE on Tue Aug 29 13:10:57 2017 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/rundir_innovus
SPECIAL ROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-417.el5 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1801.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 483 macros, 10 used
Read in 7 components
  7 core components: 7 unplaced, 0 placed, 0 fixed
Read in 37 logical pins
Read in 37 nets
Read in 3 special nets, 2 routed
Read in 14 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 12
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 6
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1814.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 55 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Aug 29 13:10:58 2017
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Tue Aug 29 13:10:58 2017

sroute post-processing starts at Tue Aug 29 13:10:58 2017
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Tue Aug 29 13:10:58 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 10.30 megs
sroute: Total Peak Memory used = 844.61 megs
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec power}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: power
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 26 strips and 20 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/power/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec power
}
---#   Saved As OA: fet_dec_OADB fet_dec power

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell fet_dec -pin {in[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[4]} -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
**ERROR: (IMPSYT-16269):	Need to specify 'space'.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 850.4M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.12 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 850.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec pins}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: pins
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 26 strips and 20 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/pins/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec pins
}
---#   Saved As OA: fet_dec_OADB fet_dec pins

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 856.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 1.00  MEM: 95.9M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 19456 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 35840 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:00:21.9, real=0:08:17, peak res=493.0M, current mem=818.0M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=368.4M, current mem=829.2M)
Current (total cpu=0:00:22.0, real=0:08:17, peak res=493.0M, current mem=829.2M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:00:22.0, real=0:08:17, peak res=493.0M, current mem=829.2M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=368.7M, current mem=829.2M)
Current (total cpu=0:00:22.0, real=0:08:17, peak res=493.0M, current mem=829.2M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=937.219 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 937.2M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:23.1 mem=937.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 121.115 | 121.115 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.13 sec
Total Real time: 2.0 sec
Total Memory Usage: 860.785156 Mbytes
<CMD> get_propagated_clock -clock in[0]
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=943.723 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 943.7M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=929.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=929.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.8 mem=943.8M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=53 (0 fixed + 53 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=57 #term=189 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=37
stdCell: 53 single + 0 double + 0 multi
Total standard cell length = 0.1103 (mm), area = 0.0006 (mm^2)
Average module density = 0.691.
Density for the design = 0.691.
       = stdcell_area 197 sites (556 um^2) / alloc_area 285 sites (804 um^2).
Pin Density = 0.6632.
            = total # of pins 189 / total area 285.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.100e+03 (2.77e+02 8.23e+02)
              Est.  stn bbox = 1.143e+03 (2.90e+02 8.54e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 982.0M
Iteration  2: Total net bbox = 1.100e+03 (2.77e+02 8.23e+02)
              Est.  stn bbox = 1.143e+03 (2.90e+02 8.54e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 982.0M
Iteration  3: Total net bbox = 1.062e+03 (2.38e+02 8.24e+02)
              Est.  stn bbox = 1.121e+03 (2.65e+02 8.56e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 982.0M
Iteration  4: Total net bbox = 1.137e+03 (2.95e+02 8.42e+02)
              Est.  stn bbox = 1.211e+03 (3.32e+02 8.79e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 982.0M
Iteration  5: Total net bbox = 1.195e+03 (3.29e+02 8.65e+02)
              Est.  stn bbox = 1.272e+03 (3.69e+02 9.04e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 982.0M
Iteration  6: Total net bbox = 1.152e+03 (3.29e+02 8.23e+02)
              Est.  stn bbox = 1.231e+03 (3.68e+02 8.63e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 982.0M
*** cost = 1.152e+03 (3.29e+02 8.23e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:33.6 mem=951.3M) ***
Total net bbox length = 1.152e+03 (3.290e+02 8.234e+02) (ext = 6.585e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 53 insts, mean move: 3.62 um, max move: 17.35 um
	Max move on inst (sll_18_12/g347): (39.19, 10.08) --> (36.96, 25.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 951.3MB
Summary Report:
Instances move: 53 (out of 53 movable)
Mean displacement: 3.62 um
Max displacement: 17.35 um (Instance: sll_18_12/g347) (39.191, 10.08) -> (36.96, 25.2)
	Length: 4 sites, height: 1 rows, site name: ams018Site, cell type: NOR2X3
Total net bbox length = 1.176e+03 (2.999e+02 8.764e+02) (ext = 6.861e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 951.3MB
*** Finished refinePlace (0:00:33.7 mem=951.3M) ***
*** End of Placement (cpu=0:00:08.2, real=0:00:10.0, mem=951.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=951.3M)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=24 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.159200e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 7.172000e+02um, number of vias: 231
[NR-eagl] Layer3(M3)(H) length: 3.586800e+02um, number of vias: 26
[NR-eagl] Layer4(M4)(V) length: 2.677200e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.343600e+03um, number of vias: 409
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 8, real = 0: 0:10, mem = 951.3M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> setLayerPreference pinblock -isVisible 1
<CMD> setLayerPreference pinstdCell -isVisible 1
<CMD> setLayerPreference pinio -isVisible 1
<CMD> setLayerPreference piniopin -isVisible 1
<CMD> setLayerPreference pinother -isVisible 1
<CMD> setLayerPreference obsblock -isVisible 1
<CMD> setLayerPreference obsstdCell -isVisible 1
<CMD> setLayerPreference obsio -isVisible 1
<CMD> setLayerPreference obsother -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinblock -isSelectable 1
<CMD> setLayerPreference pinstdCell -isSelectable 1
<CMD> setLayerPreference pinio -isSelectable 1
<CMD> setLayerPreference piniopin -isSelectable 1
<CMD> setLayerPreference pinother -isSelectable 1
<CMD> setLayerPreference obsblock -isSelectable 1
<CMD> setLayerPreference obsstdCell -isSelectable 1
<CMD> setLayerPreference obsio -isSelectable 1
<CMD> setLayerPreference obsother -isSelectable 1
<CMD> setLayerPreference layoutObj -isSelectable 1
<CMD> fit
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Aug 29 13:18:43 2017

Design Name: fet_dec
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (52.0800, 45.3600)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Aug 29 13:18:43 2017
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> fit
<CMD> fit
<CMD> fit
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 951.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 316 Viols.

  Verification Complete : 316 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 53.9M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> fit
<CMD> selectMarker 23.1000 22.5400 23.3800 22.8200 3 1 6
<CMD> deselectAll
<CMD> selectMarker 23.1000 22.5400 23.3800 22.8200 3 1 6
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Aug 29 13:21:02 2017

Design Name: fet_dec
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (52.0800, 45.3600)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Aug 29 13:21:02 2017
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> fit
<CMD> fit
<CMD> fit
<CMD> restoreDesign -cellview {fet_dec_OADB fet_dec pins}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for sll_18_12 (shift_left_vlog_unsigned) and all their descendants.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design fet_dec was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 936.164M, initial mem = 151.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'fet_dec_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
**WARN: (IMPOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Innovus. Its contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site3B' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site7tr' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018twSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018SiteLL' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSiteC' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSiteC' has already been defined in Innovus, the contents will be skipped.
Reading OA reference library 'fet_dec_OADB' ...

viaInitial starts at Tue Aug 29 13:21:41 2017
viaInitial ends at Tue Aug 29 13:21:41 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/pins/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.70min, fe_real=14.73min, fe_mem=720.3M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 720.270M, initial mem = 151.129M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 744.277M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/pins/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 28672 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:00:43.0, real=0:14:45, peak res=493.0M, current mem=848.8M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=373.2M, current mem=858.5M)
Current (total cpu=0:00:43.0, real=0:14:45, peak res=493.0M, current mem=858.5M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:00:43.0, real=0:14:45, peak res=493.0M, current mem=858.5M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=373.5M, current mem=858.5M)
Current (total cpu=0:00:43.0, real=0:14:45, peak res=493.0M, current mem=858.5M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (fet_dec_OADB/fet_dec/pins).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'fet_dec_OADB/fet_dec/pins'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Set FPlanBox to (0 0 52080 45360)
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-738           1  Non-Default Rule '%s' has already been d...
WARNING   IMPOAX-741           9  Site '%s' has already been defined in %s...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 81 warning(s), 0 error(s)

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 27648 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:00:44.0, real=0:15:22, peak res=493.0M, current mem=849.0M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=377.2M, current mem=858.7M)
Current (total cpu=0:00:44.0, real=0:15:22, peak res=493.0M, current mem=858.7M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:00:44.0, real=0:15:22, peak res=493.0M, current mem=858.7M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=377.5M, current mem=858.7M)
Current (total cpu=0:00:44.0, real=0:15:22, peak res=493.0M, current mem=858.7M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1013.53 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1013.5M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:45.1 mem=1013.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 121.115 | 121.115 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.16 sec
Total Real time: 1.0 sec
Total Memory Usage: 939.101562 Mbytes
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec preplace}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: preplace
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 26 strips and 20 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/preplace/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec preplace
}
---#   Saved As OA: fet_dec_OADB fet_dec preplace

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1018.05 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1018.1M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1003.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=1003.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.9 mem=1003.9M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=53 (0 fixed + 53 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=57 #term=189 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=37
stdCell: 53 single + 0 double + 0 multi
Total standard cell length = 0.1103 (mm), area = 0.0006 (mm^2)
Average module density = 0.691.
Density for the design = 0.691.
       = stdcell_area 197 sites (556 um^2) / alloc_area 285 sites (804 um^2).
Pin Density = 0.6632.
            = total # of pins 189 / total area 285.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.083e+03 (2.77e+02 8.06e+02)
              Est.  stn bbox = 1.127e+03 (2.90e+02 8.37e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1018.1M
Iteration  2: Total net bbox = 1.083e+03 (2.77e+02 8.06e+02)
              Est.  stn bbox = 1.127e+03 (2.90e+02 8.37e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1018.1M
Iteration  3: Total net bbox = 1.036e+03 (2.38e+02 7.97e+02)
              Est.  stn bbox = 1.098e+03 (2.65e+02 8.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1018.1M
Iteration  4: Total net bbox = 1.122e+03 (2.98e+02 8.23e+02)
              Est.  stn bbox = 1.194e+03 (3.34e+02 8.60e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1018.1M
Iteration  5: Total net bbox = 1.170e+03 (3.15e+02 8.55e+02)
              Est.  stn bbox = 1.248e+03 (3.56e+02 8.92e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1018.1M
Iteration  6: Total net bbox = 9.983e+02 (4.64e+02 5.35e+02)
              Est.  stn bbox = 1.077e+03 (5.04e+02 5.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1018.1M
*** cost = 9.983e+02 (4.64e+02 5.35e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:54.9 mem=946.7M) ***
Total net bbox length = 1.029e+03 (4.812e+02 5.476e+02) (ext = 5.362e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 53 insts, mean move: 2.30 um, max move: 10.94 um
	Max move on inst (sll_18_12/g350): (19.89, 30.24) --> (14.00, 25.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 947.7MB
Summary Report:
Instances move: 53 (out of 53 movable)
Mean displacement: 2.30 um
Max displacement: 10.94 um (Instance: sll_18_12/g350) (19.895, 30.24) -> (14, 25.2)
	Length: 4 sites, height: 1 rows, site name: ams018Site, cell type: NAND2X3
Total net bbox length = 1.065e+03 (4.559e+02 6.090e+02) (ext = 5.957e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 947.7MB
*** Finished refinePlace (0:00:54.9 mem=947.7M) ***
*** End of Placement (cpu=0:00:08.4, real=0:00:09.0, mem=947.7M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=947.7M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=24 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.002960e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 5.533800e+02um, number of vias: 197
[NR-eagl] Layer3(M3)(H) length: 4.048800e+02um, number of vias: 18
[NR-eagl] Layer4(M4)(V) length: 7.964000e+01um, number of vias: 7
[NR-eagl] Layer5(MT)(H) length: 1.050000e+02um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.142900e+03um, number of vias: 374
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0: 9, mem = 947.7M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 43 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 947.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 312 Viols.

  Verification Complete : 312 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 94.9M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> selectMarker 19.4900 33.5800 19.6200 33.7200 1 1 2
<CMD> deselectAll
<CMD> selectMarker 19.4900 33.5800 19.6200 33.7200 1 1 2
<CMD> deselectAll
<CMD> selectMarker 19.4900 33.5800 19.6200 33.7200 1 1 2
<CMD> deselectAll
<CMD> selectMarker 19.4900 33.5800 19.6200 33.7200 1 1 2
<CMD> deselectAll
<CMD> selectMarker 19.4900 33.5800 19.6200 33.7200 1 1 2
<CMD> deselectAll
<CMD> selectWire 19.1800 32.6200 19.4600 34.0200 2 sll_18_12/n_11
<CMD> deselectAll
<CMD> selectMarker 19.4900 33.5800 19.6200 33.7200 1 1 2
<CMD> fit
<CMD> restoreDesign -cellview {fet_dec_OADB fet_dec preplace}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for sll_18_12 (shift_left_vlog_unsigned) and all their descendants.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design fet_dec was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 951.613M, initial mem = 151.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'fet_dec_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
Reading OA reference library 'fet_dec_OADB' ...

viaInitial starts at Tue Aug 29 13:24:24 2017
viaInitial ends at Tue Aug 29 13:24:24 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/preplace/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.02min, fe_real=17.43min, fe_mem=750.1M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 750.086M, initial mem = 151.129M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 784.094M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/preplace/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 27648 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:01:02, real=0:17:28, peak res=495.7M, current mem=882.5M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=387.4M, current mem=892.3M)
Current (total cpu=0:01:02, real=0:17:28, peak res=495.7M, current mem=892.3M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:01:02, real=0:17:28, peak res=495.7M, current mem=892.3M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=387.7M, current mem=892.3M)
Current (total cpu=0:01:02, real=0:17:28, peak res=495.7M, current mem=892.3M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (fet_dec_OADB/fet_dec/preplace).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'fet_dec_OADB/fet_dec/preplace'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Set FPlanBox to (0 0 52080 45360)
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 71 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32 DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX24 INVX32} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 2 3 4 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32 DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX24 INVX32} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 2 3 4 } -maxRouteLayer 4 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32 DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX24 INVX32} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 2 3 4 } -maxRouteLayer 4 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32 DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX24 INVX32} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 2 3 4 } -maxRouteLayer 4 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1047.59 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1047.6M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1033.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=1033.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.9 mem=1033.4M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=53 (0 fixed + 53 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=57 #term=189 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=37
stdCell: 53 single + 0 double + 0 multi
Total standard cell length = 0.1103 (mm), area = 0.0006 (mm^2)
Average module density = 0.691.
Density for the design = 0.691.
       = stdcell_area 197 sites (556 um^2) / alloc_area 285 sites (804 um^2).
Pin Density = 0.6632.
            = total # of pins 189 / total area 285.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.083e+03 (2.77e+02 8.06e+02)
              Est.  stn bbox = 1.127e+03 (2.90e+02 8.37e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1047.6M
Iteration  2: Total net bbox = 1.083e+03 (2.77e+02 8.06e+02)
              Est.  stn bbox = 1.127e+03 (2.90e+02 8.37e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1047.6M
Iteration  3: Total net bbox = 1.036e+03 (2.38e+02 7.97e+02)
              Est.  stn bbox = 1.098e+03 (2.65e+02 8.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1047.6M
Iteration  4: Total net bbox = 1.122e+03 (2.98e+02 8.23e+02)
              Est.  stn bbox = 1.194e+03 (3.34e+02 8.60e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1047.6M
Iteration  5: Total net bbox = 1.170e+03 (3.15e+02 8.55e+02)
              Est.  stn bbox = 1.248e+03 (3.56e+02 8.92e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1047.6M
Iteration  6: Total net bbox = 1.126e+03 (3.15e+02 8.11e+02)
              Est.  stn bbox = 1.205e+03 (3.56e+02 8.49e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1047.6M
*** cost = 1.126e+03 (3.15e+02 8.11e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:14 mem=965.9M) ***
Total net bbox length = 1.126e+03 (3.146e+02 8.114e+02) (ext = 6.284e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 53 insts, mean move: 1.64 um, max move: 9.32 um
	Max move on inst (sll_18_12/g348): (14.51, 23.67) --> (11.76, 30.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 965.9MB
Summary Report:
Instances move: 53 (out of 53 movable)
Mean displacement: 1.64 um
Max displacement: 9.32 um (Instance: sll_18_12/g348) (14.513, 23.674) -> (11.76, 30.24)
	Length: 4 sites, height: 1 rows, site name: ams018Site, cell type: NAND2X3
Total net bbox length = 1.160e+03 (2.897e+02 8.700e+02) (ext = 6.874e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 965.9MB
*** Finished refinePlace (0:01:14 mem=965.9M) ***
*** End of Placement (cpu=0:00:08.3, real=0:00:08.0, mem=965.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=965.9M)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=24 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.154160e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 7.990600e+02um, number of vias: 235
[NR-eagl] Layer3(M3)(H) length: 3.318000e+02um, number of vias: 18
[NR-eagl] Layer4(M4)(V) length: 1.909200e+02um, number of vias: 0
[NR-eagl] Total length: 1.321780e+03um, number of vias: 405
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0: 9, mem = 965.9M **
Command spTest is not supported.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 45 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> fit
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 965.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 325 Viols.

  Verification Complete : 325 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 94.9M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> fit
<CMD> set_ccopt_mode -cts_target_slew 1.0
<CMD> set_ccopt_mode -cts_target_nonleaf_slew 2.0
<CMD> set_ccopt_property buffer_cells CLKBU*
<CMD> set_ccopt_property inverter_cells CLKIN*
<CMD> create_ccopt_clock_tree_spec -immediate
Creating clock tree spec for modes (timing configs): func test
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph... 
Reset timing graph done.
Analyzing clock structure... **WARN: (IMPCCOPT-4209):	Differing set_driving_cell statements have been applied to the clock tree source clock_tree:in[0] across SDC files. The driving cell that has been kept is NAND2X1/Q.

Analyzing clock structure done.
Reset timing graph... 
Reset timing graph done.
Extracting original clock gating for in[0]... 
  clock_tree in[0] contains 32 sinks and 0 clock gates.
  Extraction for in[0] complete.
Extracting original clock gating for in[0] done.
Checking clock tree convergence... 
Checking clock tree convergence done.
<CMD> setCTSMode -routeBottomPreferredLayer M1 -routeLeafBottomPreferredLayer M1 -routeLeafTopPreferredLayer MT -routeTopPreferredLayer MT
<CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=1076.8M, init mem=1076.8M)
*info: Placed = 53            
*info: Unplaced = 0           
Placement Density:69.12%(556/804)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1076.8M)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
**WARN: (IMPCCOPT-1127):	The skew group default.in[0]/test has been identified as a duplicate of: in[0]/func
The skew group in[0]/test has been identified as a duplicate of: in[0]/func, so it will not be cloned.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 989.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=24 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.154160e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 7.851400e+02um, number of vias: 232
[NR-eagl] Layer3(M3)(H) length: 3.306800e+02um, number of vias: 20
[NR-eagl] Layer4(M4)(V) length: 2.049200e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.320740e+03um, number of vias: 404
[NR-eagl] End Peak syMemory usage = 989.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.01 seconds
setPlaceMode -checkRoute false -clkGateAware true -congEffort auto -fp false -ignoreScan true -ignoreSpare true -maxRouteLayer 4 -moduleAwareSpare false -modulePlan true -placeIoPins false -powerDriven false -preserveRouting false -reorderScan true -rmAffectedRouting false -swapEEQ false -timingDriven true
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Validating CTS configuration... 
  Non-default CCOpt properties:
  buffer_cells is set for at least one key
  inverter_cells is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_driver is set for at least one key
  target_max_trans is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Route type trimming info:
    The following route types were modified by the autotrimmer:
      default_route_type_leaf (M1-M5) was replaced by default_route_type_leaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
      default_route_type_nonleaf (M1-M5) was replaced by default_route_type_nonleaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
    To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
  Clock tree balancer configuration for clock_tree in[0]:
  Non-default CCOpt properties for clock tree in[0]:
    route_type (leaf): default_route_type_leaf_ccopt_autotrimmed (default: default)
    route_type (trunk): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    source_driver: NAND2X1/A NAND2X1/Q (default: )
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
    Inverters:   CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
    Clock gates: LGSPX1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 2362.349um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.000ns
    Slew time target (trunk):   2.000ns
    Slew time target (top):     2.000ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.462ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 4688.380um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CLKBUFX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=2150.662um, maxSlew=0.439ns, speed=3811.879um per ns, cellArea=36.746um^2 per 1000um}
    Inverter  : {lib_cell:CLKINVX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=1155.262um, maxSlew=0.238ns, speed=4946.530um per ns, cellArea=53.748um^2 per 1000um}
    Clock gate: {lib_cell:LGSPX1, fastest_considered_half_corner=corner_max:setup.late, maxDistance=480.000um, maxSlew=1.705ns, speed=314.857um per ns, cellArea=129.360um^2 per 1000um}
**WARN: (IMPCCOPT-1076):	Leaf slew time target of 1.000ns is too low. It needs to be increased to at least 1.223ns.
  Info: CCOpt is analyzing the delay of a net driven by CLKBUFX32/Q using a timing arc from cell CLKBUFX32
  Info: CCOpt is analyzing the delay of a net driven by CLKINVX32/Q using a timing arc from cell CLKINVX32
  Info: CCOpt is analyzing the delay of a net driven by LGSPX1/GCK using a timing arc from cell LGSPX1
  Clock tree balancer configuration for skew_group in[0]/func:
    Sources:                     pin in[0]
    Total number of sinks:       32
    Delay constrained sinks:     0
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner corner_max:setup.late:
    Skew target:                 0.462ns
  
  Via Selection for Estimated Routes (rule default):
  
  -------------------------------------------------------------------
  Layer    Via Cell          Res.      Cap.     RC       Top of Stack
  Range                      (Ohm)     (fF)     (fs)     Only
  -------------------------------------------------------------------
  M1-M2    M1_M2_HV          11.305    0.042    0.472    false
  M2-M3    M2_M3_VH          11.305    0.045    0.507    false
  M2-M3    M2_M3_1x2_M_SH     5.653    0.157    0.887    true
  M3-M4    M3_M4_HV          11.305    0.045    0.507    false
  M3-M4    M3_M4_1x2_M_SV     5.653    0.157    0.887    true
  M4-M5    M4_MT_VH          11.305    0.043    0.481    false
  M4-M5    M4_MT_1x2_M_SH     5.653    0.150    0.849    true
  M5-M6    MT_AM_HV_S         4.845    0.331    1.603    false
  -------------------------------------------------------------------
  
  No ideal nets found in the clock tree
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.

  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
      Reset timing graph... 
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=1, cg=0, l=36, total=37
      cell areas     : b=0.000um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=1281.370um^2
    Clustering clock_tree in[0]... 
      Creating channel graph for ccopt_2_6... 
      Creating channel graph for ccopt_2_6 done.
      Creating channel graph for ccopt_2_4_available_2_6... 
      Creating channel graph for ccopt_2_4_available_2_6 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree in[0] done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
        Reset timing graph... 
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
*** Starting refinePlace (0:01:21 mem=1064.6M) ***
Total net bbox length = 2.064e+03 (8.417e+02 1.222e+03) (ext = 1.416e+03)
**ERROR: (IMPSP-2002):	Density too high (501.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 2.064e+03 (8.417e+02 1.222e+03) (ext = 1.416e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1064.6MB
*** Finished refinePlace (0:01:21 mem=1064.6M) ***
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (20.160000, 30.240000) for an instance of lib_cell lib_cell NAND2X12 in hinst sll_18_12. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (20.160000, 30.240000) for an instance of lib_cell lib_cell NOR2X12 in hinst sll_18_12. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (20.160000, 30.240000) for an instance of lib_cell lib_cell CLKBUFX32 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
      
      Clock tree legalization - Histogram:
      ====================================
      
      ----------------------------------
      Movement (um)      Number of cells
      ----------------------------------
      [0.56,3.416)             65
      [3.416,6.272)             0
      [6.272,9.128)             0
      [9.128,11.984)            1
      [11.984,14.84)            0
      [14.84,17.696)            0
      [17.696,20.552)           1
      [20.552,23.408)           0
      [23.408,26.264)           0
      [26.264,29.12)            2
      ----------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired            Achieved           Node
                       location           location           
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
          29.12        (23.800,33.125)    (32.760,12.965)    cell sll_18_12/g349 (a lib_cell NAND2X12) at (29.120,10.080), in power domain auto-default
          29.12        (23.800,33.125)    (14.840,12.965)    cell sll_18_12/g350 (a lib_cell NAND2X12) at (11.200,10.080), in power domain auto-default
          20.16        (23.800,33.125)    (23.800,12.965)    cell sll_18_12/g351 (a lib_cell NAND2X12) at (20.160,10.080), in power domain auto-default
          10.08        (26.670,33.110)    (26.670,23.030)    cex clock inverter, uid:A2c2a (a lib_cell CLKINVX32) at (20.160,20.160), in power domain auto-default
           2.94        (26.530,33.170)    (29.470,33.170)    ccl clock buffer, uid:A2d39 (a lib_cell CLKBUFX32) at (20.160,30.240), in power domain auto-default
           2.94        (26.530,33.170)    (29.470,33.170)    ccl clock buffer, uid:A2d37 (a lib_cell CLKBUFX32) at (20.160,30.240), in power domain auto-default
           2.94        (26.530,33.170)    (29.470,33.170)    ccl clock buffer, uid:A2d35 (a lib_cell CLKBUFX32) at (20.160,30.240), in power domain auto-default
           2.94        (26.530,33.170)    (29.470,33.170)    ccl clock buffer, uid:A2d33 (a lib_cell CLKBUFX32) at (20.160,30.240), in power domain auto-default
           2.94        (26.530,33.170)    (29.470,33.170)    ccl clock buffer, uid:A2d31 (a lib_cell CLKBUFX32) at (20.160,30.240), in power domain auto-default
           2.94        (26.530,33.170)    (29.470,33.170)    ccl clock buffer, uid:A2d2f (a lib_cell CLKBUFX32) at (20.160,30.240), in power domain auto-default
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Rebuilding timing graph Clock DAG stats after 'Clustering':
    Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
    Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
    Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.161pF, total=0.221pF
    Rebuilding timing graph   wire lengths   : top=0.000um, trunk=212.278um, leaf=1181.780um, total=1394.058um
    Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Rebuilding timing graph Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree in[0]: worst slew is leaf(0.128),trunk(0.496),top(nil), margined worst slew is leaf(0.128),trunk(0.496),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Clustering done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 19 candidate Buffer cells
*info: There are 22 candidate Inverter cells

    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=86 and nets=294 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1040.461M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
  Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.167pF, total=0.228pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=212.278um, leaf=1181.780um, total=1394.058um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(0.128),trunk(0.498),top(nil), margined worst slew is leaf(0.128),trunk(0.498),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.167pF, total=0.228pF
      wire lengths   : top=0.000um, trunk=212.278um, leaf=1181.780um, total=1394.058um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree in[0]: worst slew is leaf(0.128),trunk(0.498),top(nil), margined worst slew is leaf(0.128),trunk(0.498),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.167pF, total=0.228pF
      wire lengths   : top=0.000um, trunk=212.278um, leaf=1181.780um, total=1394.058um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree in[0]: worst slew is leaf(0.128),trunk(0.498),top(nil), margined worst slew is leaf(0.128),trunk(0.498),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.167pF, total=0.225pF
      wire lengths   : top=0.000um, trunk=198.103um, leaf=1181.780um, total=1379.883um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.858),top(nil), margined worst slew is leaf(0.130),trunk(1.858),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.167pF, total=0.225pF
      wire lengths   : top=0.000um, trunk=198.103um, leaf=1181.780um, total=1379.883um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.858),top(nil), margined worst slew is leaf(0.130),trunk(1.858),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.167pF, total=0.225pF
      wire lengths   : top=0.000um, trunk=198.103um, leaf=1181.780um, total=1379.883um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.858),top(nil), margined worst slew is leaf(0.130),trunk(1.858),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.167pF, total=0.225pF
      wire lengths   : top=0.000um, trunk=198.103um, leaf=1181.780um, total=1379.883um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.858),top(nil), margined worst slew is leaf(0.130),trunk(1.858),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.167pF, total=0.225pF
      wire lengths   : top=0.000um, trunk=198.103um, leaf=1181.780um, total=1379.883um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.858),top(nil), margined worst slew is leaf(0.130),trunk(1.858),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.167pF, total=0.225pF
      wire lengths   : top=0.000um, trunk=198.103um, leaf=1181.780um, total=1379.883um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.858),top(nil), margined worst slew is leaf(0.130),trunk(1.858),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (20.160000, 30.240000) for an instance of lib_cell lib_cell NOR2XL in hinst sll_18_12. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.

    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (20.160000, 30.240000) for an instance of lib_cell lib_cell CLKBUFX3 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.

    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.125pF, leaf=0.187pF, total=0.312pF
      wire lengths   : top=0.000um, trunk=693.292um, leaf=1326.000um, total=2019.292um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree in[0]: worst slew is leaf(0.990),trunk(0.567),top(nil), margined worst slew is leaf(0.990),trunk(0.567),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.125pF, leaf=0.187pF, total=0.312pF
      wire lengths   : top=0.000um, trunk=693.292um, leaf=1326.000um, total=2019.292um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree in[0]: worst slew is leaf(0.990),trunk(0.567),top(nil), margined worst slew is leaf(0.990),trunk(0.567),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
          wire capacitance : top=0.000pF, trunk=0.125pF, leaf=0.187pF, total=0.312pF
          wire lengths   : top=0.000um, trunk=693.292um, leaf=1326.000um, total=2019.292um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.125pF, leaf=0.187pF, total=0.312pF
      wire lengths   : top=0.000um, trunk=693.292um, leaf=1326.000um, total=2019.292um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree in[0]: worst slew is leaf(0.990),trunk(0.567),top(nil), margined worst slew is leaf(0.990),trunk(0.567),top(nil)
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=32, i=1, cg=0, l=36, total=69
    cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
    gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
    wire capacitance : top=0.000pF, trunk=0.125pF, leaf=0.187pF, total=0.312pF
    wire lengths   : top=0.000um, trunk=693.292um, leaf=1326.000um, total=2019.292um
    sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree in[0]: worst slew is leaf(0.990),trunk(0.567),top(nil), margined worst slew is leaf(0.990),trunk(0.567),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.125pF, leaf=0.187pF, total=0.312pF
      wire lengths   : top=0.000um, trunk=693.292um, leaf=1326.000um, total=2019.292um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree in[0]: worst slew is leaf(0.990),trunk(0.567),top(nil), margined worst slew is leaf(0.990),trunk(0.567),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
          wire capacitance : top=0.000pF, trunk=0.125pF, leaf=0.187pF, total=0.312pF
          wire lengths   : top=0.000um, trunk=693.292um, leaf=1326.000um, total=2019.292um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.125pF, leaf=0.187pF, total=0.312pF
      wire lengths   : top=0.000um, trunk=693.292um, leaf=1326.000um, total=2019.292um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree in[0]: worst slew is leaf(0.990),trunk(0.567),top(nil), margined worst slew is leaf(0.990),trunk(0.567),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing step done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.125pF, leaf=0.187pF, total=0.312pF
      wire lengths   : top=0.000um, trunk=693.292um, leaf=1326.000um, total=2019.292um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree in[0]: worst slew is leaf(0.990),trunk(0.567),top(nil), margined worst slew is leaf(0.990),trunk(0.567),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1001.621M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
  Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.126pF, leaf=0.189pF, total=0.315pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=693.292um, leaf=1326.000um, total=2019.292um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(0.990),trunk(0.571),top(nil), margined worst slew is leaf(0.990),trunk(0.571),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=0.189pF, total=0.315pF
      wire lengths   : top=0.000um, trunk=693.292um, leaf=1326.000um, total=2019.292um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree in[0]: worst slew is leaf(0.990),trunk(0.571),top(nil), margined worst slew is leaf(0.990),trunk(0.571),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=8.131pF fall=8.119pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=8.126pF fall=8.115pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=0.189pF, total=0.315pF
      wire lengths   : top=0.000um, trunk=692.601um, leaf=1326.000um, total=2018.601um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree in[0]: worst slew is leaf(0.990),trunk(0.579),top(nil), margined worst slew is leaf(0.990),trunk(0.579),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 3 done.
  Total capacitance is (rise=8.441pF fall=8.430pF), of which (rise=0.315pF fall=0.315pF) is wire, and (rise=8.126pF fall=8.115pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
    Reset timing graph... 
    Reset timing graph done.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:01:23 mem=1066.9M) ***
Total net bbox length = 2.636e+03 (8.644e+02 1.771e+03) (ext = 1.492e+03)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 2 insts, mean move: 3.36 um, max move: 5.04 um
	Max move on inst (sll_18_12/g194): (26.32, 20.16) --> (26.32, 15.12)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1066.9MB
Summary Report:
Instances move: 2 (out of 16 movable)
Mean displacement: 3.36 um
Max displacement: 5.04 um (Instance: sll_18_12/g194) (26.32, 20.16) -> (26.32, 15.12)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NAND2XL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.638e+03 (8.610e+02 1.777e+03) (ext = 1.492e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1066.9MB
*** Finished refinePlace (0:01:23 mem=1066.9M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:01:23 mem=1066.9M) ***
Total net bbox length = 2.638e+03 (8.610e+02 1.777e+03) (ext = 1.492e+03)
**ERROR: (IMPSP-2002):	Density too high (113.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 2.638e+03 (8.610e+02 1.777e+03) (ext = 1.492e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1066.9MB
*** Finished refinePlace (0:01:23 mem=1066.9M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Net route status summary:
  Clock:        70 (unrouted=66, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:    19 (unrouted=10, trialRouted=9, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1068.395M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 70 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 70 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -droutePostRouteWidenWireRule VSRDefaultSetup -drouteUseMinSpacingForBlockage auto -extractThirdPartyCompatible false -routeStrictlyHonorNonDefaultRule false -routeTopRoutingLayer 6

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  droutePostRouteWidenWireRule = "VSRDefaultSetup" (current non-default setting)
  drouteUseMinSpacingForBlockage = "auto" (current non-default setting)
  envHonorGlobalRoute = "false"
  extractThirdPartyCompatible = "false" (current non-default setting)
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "6" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Aug 29 13:27:49 2017
#
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 290 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g343. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g340. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g337. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g335. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g333. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g329. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g323. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g320. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g319. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g318. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d4d. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d4b. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d49. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d47. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d45. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d43. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d41. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d3f. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d3d. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 903 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 784.57 (MB), peak = 951.61 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 5
#
#Start data preparation...
#
#Data preparation is done on Tue Aug 29 13:27:49 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Aug 29 13:27:50 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          53          28          30    16.67%
#  Metal 2        V          65          28          30     0.00%
#  Metal 3        H          81           0          30     0.00%
#  Metal 4        V          93           0          30     0.00%
#  Metal 5        H          81           0          30     0.00%
#  Metal 6        V          10           0          30     0.00%
#  --------------------------------------------------------------
#  Total                    383      10.78%  180     2.78%
#
#  70 nets (23.89%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.35 (MB), peak = 951.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.82 (MB), peak = 951.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.84 (MB), peak = 951.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 204 (skipped).
#Total number of selected nets for routing = 70.
#Total number of unselected nets (but routable) for routing = 19 (skipped).
#Total number of nets in the design = 293.
#
#19 skipped nets do not have any wires.
#59 routable nets have only global wires.
#11 routable nets have only detail routed wires.
#59 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 59               0  
#------------------------------------------------
#        Total                 59               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70              19  
#------------------------------------------------
#        Total                 70              19  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer        (1-14)       (15-28)       (29-42)       (43-57)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      2(6.90%)      0(0.00%)      0(0.00%)      0(0.00%)   (6.90%)
#   Metal 2      2(6.67%)      1(3.33%)      0(0.00%)      1(3.33%)   (13.3%)
#   Metal 3      3(10.0%)      1(3.33%)      0(0.00%)      0(0.00%)   (13.3%)
#   Metal 4      1(3.33%)      0(0.00%)      0(0.00%)      0(0.00%)   (3.33%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      8(4.47%)      2(1.12%)      0(0.00%)      1(0.56%)   (6.15%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 57
#  Overflow after GR: 6.74% H + 5.56% V
#WARNING (NRGR-164) This design is over congested and will have routability problem. Correct the placement to fix congestion problem.
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 2158 um.
#Total half perimeter of net bounding box = 2314 um.
#Total wire length on LAYER M1 = 25 um.
#Total wire length on LAYER M2 = 649 um.
#Total wire length on LAYER M3 = 691 um.
#Total wire length on LAYER M4 = 743 um.
#Total wire length on LAYER MT = 50 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 290
#Up-Via Summary (total 290):
#           
#-----------------------
#  Metal 1          134
#  Metal 2           88
#  Metal 3           58
#  Metal 4           10
#-----------------------
#                   290 
#
#Total number of involved priority nets 59
#Maximum src to sink distance for priority net 82.2
#Average of max src_to_sink distance for priority net 44.2
#Average of ave src_to_sink distance for priority net 43.3
#Max overcon = 57 tracks.
#Total overcon = 6.15%.
#Worst layer Gcell overcon rate = 13.33%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.91 (MB), peak = 951.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.92 (MB), peak = 951.61 (MB)
#Start Track Assignment.
#Done with 66 horizontal wires in 1 hboxes and 94 vertical wires in 1 hboxes.
#Done with 30 horizontal wires in 1 hboxes and 19 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 2200 um.
#Total half perimeter of net bounding box = 2314 um.
#Total wire length on LAYER M1 = 53 um.
#Total wire length on LAYER M2 = 643 um.
#Total wire length on LAYER M3 = 717 um.
#Total wire length on LAYER M4 = 728 um.
#Total wire length on LAYER MT = 59 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 290
#Up-Via Summary (total 290):
#           
#-----------------------
#  Metal 1          134
#  Metal 2           88
#  Metal 3           58
#  Metal 4           10
#-----------------------
#                   290 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 786.82 (MB), peak = 951.61 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.24 (MB)
#Total memory = 786.82 (MB)
#Peak memory = 951.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 141
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	M1            0       14       25        0       39
#	M2            0       65        3       12       80
#	M3            0       13        0        3       16
#	M4            1        5        0        0        6
#	Totals        1       97       28       15      141
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 812.91 (MB), peak = 951.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 131
#
#    By Layer and Type :
#	          Short   CShort      Mar   Totals
#	M1            9       26        0       35
#	M2           49        3       13       65
#	M3           24        0        4       28
#	M4            3        0        0        3
#	Totals       85       29       17      131
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 809.60 (MB), peak = 951.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 226
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            1       23        9       25        0       58
#	M2            5      110        0        7       18      140
#	M3            1       17        0        0        7       25
#	M4            0        3        0        0        0        3
#	Totals        7      153        9       32       25      226
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 820.38 (MB), peak = 951.61 (MB)
#start 3rd optimization iteration ...
#    number of violations = 217
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       16        7       25        0       48
#	M2            2      105        0        8       18      133
#	M3            1       21        0        1        7       30
#	M4            2        3        0        0        1        6
#	Totals        5      145        7       34       26      217
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 820.71 (MB), peak = 951.61 (MB)
#start 4th optimization iteration ...
#    number of violations = 174
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       19        6       25        0       50
#	M2            7       53        1        7       18       86
#	M3            2       23        0        1        8       34
#	M4            0        3        0        0        1        4
#	Totals        9       98        7       33       27      174
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 820.73 (MB), peak = 951.61 (MB)
#start 5th optimization iteration ...
#    number of violations = 198
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       19        6       24        0       49
#	M2            5       92        0        7       16      120
#	M3            1       15        0        1        8       25
#	M4            2        2        0        0        0        4
#	Totals        8      128        6       32       24      198
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 820.73 (MB), peak = 951.61 (MB)
#start 6th optimization iteration ...
#    number of violations = 156
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       18        7       25        0       50
#	M2            3       59        0        6       14       82
#	M3            1       13        0        1        7       22
#	M4            1        1        0        0        0        2
#	Totals        5       91        7       32       21      156
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.91 (MB), peak = 951.61 (MB)
#start 7th optimization iteration ...
#    number of violations = 178
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       18        7       25        0       50
#	M2            4       73        0        8       18      103
#	M3            2       15        0        1        4       22
#	M4            0        2        0        0        1        3
#	Totals        6      108        7       34       23      178
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 8th optimization iteration ...
#    number of violations = 181
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       18        6       24        0       48
#	M2            3       83        0        7       17      110
#	M3            0       13        0        1        6       20
#	M4            0        2        0        0        1        3
#	Totals        3      116        6       32       24      181
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 9th optimization iteration ...
#    number of violations = 220
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       17        6       24        0       47
#	M2            4      119        0        7       16      146
#	M3            1       14        0        1        7       23
#	M4            0        4        0        0        0        4
#	Totals        5      154        6       32       23      220
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 10th optimization iteration ...
#    number of violations = 217
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       17        7       25        0       49
#	M2            4      106        0        8       18      136
#	M3            0       23        0        0        7       30
#	M4            0        2        0        0        0        2
#	Totals        4      148        7       33       25      217
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 11th optimization iteration ...
#    number of violations = 192
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       17        6       24        0       47
#	M2            3       85        0        8       17      113
#	M3            1       20        0        1        7       29
#	M4            0        3        0        0        0        3
#	Totals        4      125        6       33       24      192
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 12th optimization iteration ...
#    number of violations = 190
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       17        6       24        0       47
#	M2            5       81        0        8       16      110
#	M3            1       19        0        1        7       28
#	M4            0        4        0        0        1        5
#	Totals        6      121        6       33       24      190
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 13th optimization iteration ...
#    number of violations = 197
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       17        6       24        0       47
#	M2            4       96        0        7       18      125
#	M3            1       13        0        1        5       20
#	M4            2        3        0        0        0        5
#	Totals        7      129        6       32       23      197
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 14th optimization iteration ...
#    number of violations = 200
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       17        6       24        0       47
#	M2            5      108        0        6       15      134
#	M3            1       10        0        0        6       17
#	M4            0        2        0        0        0        2
#	Totals        6      137        6       30       21      200
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 15th optimization iteration ...
#    number of violations = 139
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       17        7       25        0       49
#	M2            1       44        0        7       16       68
#	M3            0       12        0        1        6       19
#	M4            1        2        0        0        0        3
#	Totals        2       75        7       33       22      139
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 16th optimization iteration ...
#    number of violations = 186
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       17        7       25        0       49
#	M2            3       81        0        7       18      109
#	M3            1       16        0        1        7       25
#	M4            0        2        0        0        1        3
#	Totals        4      116        7       33       26      186
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 17th optimization iteration ...
#    number of violations = 188
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       19        7       25        0       51
#	M2            5       85        0        7       18      115
#	M3            1       10        0        1        7       19
#	M4            1        2        0        0        0        3
#	Totals        7      116        7       33       25      188
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 18th optimization iteration ...
#    number of violations = 209
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       19        7       25        0       51
#	M2            4      102        0        7       18      131
#	M3            1       15        0        1        7       24
#	M4            1        2        0        0        0        3
#	Totals        6      138        7       33       25      209
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 19th optimization iteration ...
#    number of violations = 203
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       19        7       25        0       51
#	M2            4      103        0        7       17      131
#	M3            1       10        0        1        6       18
#	M4            0        2        0        0        1        3
#	Totals        5      134        7       33       24      203
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#start 20th optimization iteration ...
#    number of violations = 208
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            0       19        7       25        0       51
#	M2            4      101        0        7       17      129
#	M3            1       15        0        1        8       25
#	M4            0        2        0        0        1        3
#	Totals        5      137        7       33       26      208
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.93 (MB), peak = 951.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 2313 um.
#Total half perimeter of net bounding box = 2314 um.
#Total wire length on LAYER M1 = 29 um.
#Total wire length on LAYER M2 = 746 um.
#Total wire length on LAYER M3 = 624 um.
#Total wire length on LAYER M4 = 845 um.
#Total wire length on LAYER MT = 63 um.
#Total wire length on LAYER AM = 6 um.
#Total number of vias = 418
#Up-Via Summary (total 418):
#           
#-----------------------
#  Metal 1          140
#  Metal 2          154
#  Metal 3          104
#  Metal 4           18
#  Metal 5            2
#-----------------------
#                   418 
#
#Total number of DRC violations = 208
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 51
#Total number of violations on LAYER M2 = 129
#Total number of violations on LAYER M3 = 25
#Total number of violations on LAYER M4 = 3
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 16.86 (MB)
#Total memory = 803.68 (MB)
#Peak memory = 951.61 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 16.87 (MB)
#Total memory = 803.69 (MB)
#Peak memory = 951.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 13.55 (MB)
#Total memory = 797.11 (MB)
#Peak memory = 951.61 (MB)
#Number of warnings = 63
#Total number of warnings = 63
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug 29 13:27:56 2017
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 70 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        0.000      10.000           12
       10.000      20.000           10
       20.000      30.000           10
       30.000      40.000           19
       40.000      50.000           15
       50.000      60.000            4
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          19
        0.000      20.000          34
       20.000      40.000           9
       40.000      60.000           0
       60.000      80.000           6
       80.000     100.000           0
      100.000     120.000           1
      120.000     140.000           0
      140.000     160.000           1
      --------------------------------------
      
Set FIXED routing status on 70 net(s)
Set FIXED placed status on 69 instance(s)
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=16, trialRouted=0, noStatus=0, routed=3, fixed=0)
(Not counting 204 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=24 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 70  numPreroutedWires = 557
[NR-eagl] Read numTotalNets=89  numIgnoredNets=70
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=880  L2=1120  L3=1120  L4=1120  L5=1120  L6=9000
[NR-eagl] Rule id 1. Nets 19 
[NR-eagl] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 19 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 4.36% H + 30.96% V. EstWL: 5.997600e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 2.00% H + 13.00% V
[NR-eagl] Overflow after earlyGlobalRoute 4.24% H + 27.40% V
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.08
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 2.889000e+01um, number of vias: 195
[NR-eagl] Layer2(M2)(V) length: 9.559000e+02um, number of vias: 245
[NR-eagl] Layer3(M3)(H) length: 7.776600e+02um, number of vias: 147
[NR-eagl] Layer4(M4)(V) length: 9.901500e+02um, number of vias: 54
[NR-eagl] Layer5(MT)(H) length: 1.861990e+02um, number of vias: 4
[NR-eagl] Layer6(AM)(V) length: 2.632000e+01um, number of vias: 0
[NR-eagl] Total length: 2.965119e+03um, number of vias: 645
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

**WARN: (EMS-27):	Message (IMPSP-105) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1012.773M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.134pF, leaf=0.211pF, total=0.346pF
      wire lengths   : top=0.000um, trunk=893.935um, leaf=1430.480um, total=2324.415um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree in[0]: worst slew is leaf(0.952),trunk(0.248),top(nil), margined worst slew is leaf(0.952),trunk(0.248),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1150.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1150.9M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Clock DAG stats PostConditioning before bufferablility reset:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
        wire capacitance : top=0.000pF, trunk=0.134pF, leaf=0.211pF, total=0.346pF
        wire lengths   : top=0.000um, trunk=893.935um, leaf=1430.480um, total=2324.415um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
        wire capacitance : top=0.000pF, trunk=0.134pF, leaf=0.211pF, total=0.346pF
        wire lengths   : top=0.000um, trunk=893.935um, leaf=1430.480um, total=2324.415um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 2147483.647um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
          gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
          wire capacitance : top=0.000pF, trunk=0.134pF, leaf=0.211pF, total=0.346pF
          wire lengths   : top=0.000um, trunk=893.935um, leaf=1430.480um, total=2324.415um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree in[0]: worst slew is leaf(0.999),trunk(0.678),top(nil), margined worst slew is leaf(0.999),trunk(0.678),top(nil)
          skew_group in[0]/func: unconstrained
        Clock network insertion delays are now [infns, -infns] average infns std.dev infns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1022.926M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
      Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.134pF, leaf=0.211pF, total=0.346pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=893.935um, leaf=1430.480um, total=2324.415um
      Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=0, trialRouted=19, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.134pF, leaf=0.211pF, total=0.346pF
      wire lengths   : top=0.000um, trunk=893.935um, leaf=1430.480um, total=2324.415um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree in[0]: worst slew is leaf(0.999),trunk(0.678),top(nil), margined worst slew is leaf(0.999),trunk(0.678),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         32      451.584
  Inverters        1        8.467
  Clock Gates      0        0.000
  Clock Logic     36      304.819
  All             69      764.870
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      893.935
  Leaf      1430.480
  Total     2324.415
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.126    0.134    0.260
  Leaf     8.000    0.211    8.211
  Total    8.126    0.346    8.472
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   32      8.000     0.250       0.000      0.250    0.250
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -------------------------------------------------------
  Clock Tree          Worst Trunk Slew    Worst Leaf Slew
  -------------------------------------------------------
  clock_tree in[0]         0.678               0.999
  -------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner    Skew Group    Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------
    (empty table)
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

Setting all clocks to propagated mode.
test func
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Clock DAG stats after update timingGraph:
  cell counts    : b=32, i=1, cg=0, l=36, total=69
  cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
  gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
  wire capacitance : top=0.000pF, trunk=0.134pF, leaf=0.211pF, total=0.346pF
  wire lengths   : top=0.000um, trunk=893.935um, leaf=1430.480um, total=2324.415um
  sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree in[0]: worst slew is leaf(0.999),trunk(0.678),top(nil), margined worst slew is leaf(0.999),trunk(0.678),top(nil)
  skew_group in[0]/func: unconstrained
Clock network insertion delays are now [infns, -infns] average infns std.dev infns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Copying last skew targets (including wire skew targets) from in[0]/func to in[0]/test (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from in[0]/func to in[0]/test (the duplicate skew group).
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
Synthesizing clock trees with CCOpt done.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-105           24  'setPlaceMode -maxRouteLayer' will becom...
ERROR     IMPSP-2002           2  Density too high (%.1f%%), stopping deta...
WARNING   IMPCCOPT-1076        1  %s slew time target of %s is too low. It...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2269        5  Failed to find a legal location near (%f...
*** Message Summary: 33 warning(s), 2 error(s)

**ccopt_design ... cpu = 0:00:13, real = 0:00:12, mem = 1008.8M, totSessionCpu=0:01:30 **
<CMD> report_ccopt_clock_trees -file ../REPORTS/ccopt_postCTS.report
Updating timing graph... 
  
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1080.16 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1080.2M) ***
Updating timing graph done.
Updating latch analysis... 
Updating latch analysis done.
<CMD> report_ccopt_skew_groups -file ../REPORTS/ccopt_postCTS_skew.report
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1088.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 366 Viols.

  Verification Complete : 366 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 30.8M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> restoreDesign -cellview {fet_dec_OADB fet_dec loaded}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for sll_18_12 (shift_left_vlog_unsigned) and all their descendants.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design fet_dec was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 985.191M, initial mem = 151.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'fet_dec_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
Reading OA reference library 'fet_dec_OADB' ...

viaInitial starts at Tue Aug 29 13:29:17 2017
viaInitial ends at Tue Aug 29 13:29:17 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/loaded/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.60min, fe_real=22.33min, fe_mem=783.4M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 783.367M, initial mem = 151.129M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 819.375M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/loaded/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 19456 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:01:37, real=0:22:21, peak res=558.0M, current mem=906.0M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=405.9M, current mem=915.8M)
Current (total cpu=0:01:37, real=0:22:21, peak res=558.0M, current mem=915.8M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:01:37, real=0:22:21, peak res=558.0M, current mem=915.8M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=406.3M, current mem=915.8M)
Current (total cpu=0:01:37, real=0:22:21, peak res=558.0M, current mem=915.8M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (fet_dec_OADB/fet_dec/loaded).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'fet_dec_OADB/fet_dec/loaded'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Restored 2 markers.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 71 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.913705583756 0.6 12 12 12 12
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 2.52 -threshold 2.52 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3.5 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 2.52

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 923.8M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AM(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AM(6) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AM(6) }
*** Begin SPECIAL ROUTE on Tue Aug 29 13:31:10 2017 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/rundir_innovus
SPECIAL ROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-417.el5 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1997.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 483 macros, 10 used
Read in 7 components
  7 core components: 7 unplaced, 0 placed, 0 fixed
Read in 37 logical pins
Read in 37 nets
Read in 3 special nets, 2 routed
Read in 14 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 12
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 6
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2000.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 55 via definition ...

sroute post-processing starts at Tue Aug 29 13:31:10 2017
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Tue Aug 29 13:31:10 2017

sroute post-processing starts at Tue Aug 29 13:31:10 2017
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Tue Aug 29 13:31:10 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 915.77 megs
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec power}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: power
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 26 strips and 20 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/power/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec power
}
---#   Saved As OA: fet_dec_OADB fet_dec power

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell fet_dec -pin {in[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[4]} -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell fet_dec -pin {in[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell fet_dec -pin {in[4]} -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing -1.12 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 926.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.12 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 926.6M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.12 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec pins}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: pins
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 26 strips and 20 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/pins/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec pins
}
---#   Saved As OA: fet_dec_OADB fet_dec pins

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 28672 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:01:45, real=0:27:08, peak res=558.0M, current mem=906.1M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=418.3M, current mem=915.8M)
Current (total cpu=0:01:45, real=0:27:08, peak res=558.0M, current mem=915.8M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:01:45, real=0:27:08, peak res=558.0M, current mem=915.8M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=418.6M, current mem=915.8M)
Current (total cpu=0:01:45, real=0:27:08, peak res=558.0M, current mem=915.8M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1070.62 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1070.6M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:47 mem=1070.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 121.115 | 121.115 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.17 sec
Total Real time: 1.0 sec
Total Memory Usage: 993.175781 Mbytes
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec prePlace}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: prePlace
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 26 strips and 20 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/prePlace/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec prePlace
}
---#   Saved As OA: fet_dec_OADB fet_dec prePlace

<CMD> get_propagated_clock -clock in[0]
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec prePlace}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: prePlace
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 26 strips and 20 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/prePlace/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec prePlace
}
---#   Saved As OA: fet_dec_OADB fet_dec prePlace

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 1 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 1 -checkPinLayerForAccess {  3 1 2 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 1 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 1 -checkPinLayerForAccess {  3 1 2 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1073.39 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1073.4M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1059.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=1059.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.9 mem=1059.2M) ***
Options: timingDriven powerDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=53 (0 fixed + 53 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=57 #term=189 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=37
stdCell: 53 single + 0 double + 0 multi
Total standard cell length = 0.1103 (mm), area = 0.0006 (mm^2)
Average module density = 0.597.
Density for the design = 0.597.
       = stdcell_area 197 sites (556 um^2) / alloc_area 330 sites (931 um^2).
Pin Density = 0.5727.
            = total # of pins 189 / total area 330.
No spares found within logical modules, disabling '-moduleAwareSpare'.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 4 
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (mem=1057.238M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=1073.395M 0)
Calculate delays in BcWc mode...
Start delay calculation (mem=1073.395M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=1073.395M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1073.4M) ***

Power Net Detected:
    Voltage	    Name
    0.00V	    subc!
    0.00V	    gnd!
    1.62V	    vdd!
    0.00V	    subc!
    0.00V	    gnd!
    1.62V	    vdd!
in[0](4MHz) 
Starting Levelizing
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT)
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 10%
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 20%
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 30%
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 40%
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 50%
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 60%
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 70%
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 80%
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 90%

Finished Levelizing
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT)

Starting Activity Propagation
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 10%
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 20%
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT): 30%

Finished Activity Propagation
2017-Aug-29 13:36:11 (2017-Aug-29 11:36:11 GMT)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.167e+03 (2.96e+02 8.70e+02)
              Est.  stn bbox = 1.203e+03 (3.04e+02 8.99e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1073.4M
Iteration  2: Total net bbox = 1.167e+03 (2.96e+02 8.70e+02)
              Est.  stn bbox = 1.203e+03 (3.04e+02 8.99e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1073.4M
Iteration  3: Total net bbox = 1.043e+03 (2.40e+02 8.04e+02)
              Est.  stn bbox = 1.114e+03 (2.66e+02 8.49e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1073.4M
Iteration  4: Total net bbox = 1.187e+03 (3.23e+02 8.64e+02)
              Est.  stn bbox = 1.263e+03 (3.62e+02 9.02e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1073.4M
Iteration  5: Total net bbox = 1.228e+03 (3.46e+02 8.82e+02)
              Est.  stn bbox = 1.311e+03 (3.90e+02 9.20e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1073.4M
Iteration  6: Total net bbox = 1.187e+03 (3.48e+02 8.39e+02)
              Est.  stn bbox = 1.271e+03 (3.93e+02 8.78e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1073.4M
*** cost = 1.187e+03 (3.48e+02 8.39e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:57 mem=1000.3M) ***
Total net bbox length = 1.187e+03 (3.484e+02 8.386e+02) (ext = 6.543e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 53 insts, mean move: 2.38 um, max move: 9.65 um
	Max move on inst (sll_18_12/g193): (43.87, 30.30) --> (36.40, 32.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1000.3MB
Summary Report:
Instances move: 53 (out of 53 movable)
Mean displacement: 2.38 um
Max displacement: 9.65 um (Instance: sll_18_12/g193) (43.874, 30.302) -> (36.4, 32.48)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NAND2XL
Total net bbox length = 1.233e+03 (3.423e+02 8.905e+02) (ext = 7.022e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1000.3MB
*** Finished refinePlace (0:01:57 mem=1000.3M) ***
*** End of Placement (cpu=0:00:08.4, real=0:00:08.0, mem=1000.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=1000.3M)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=24 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.159200e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 7.951400e+02um, number of vias: 221
[NR-eagl] Layer3(M3)(H) length: 3.973200e+02um, number of vias: 34
[NR-eagl] Layer4(M4)(V) length: 1.905200e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.382980e+03um, number of vias: 407
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0: 8, mem = 1000.3M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 49 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1000.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 283 Viols.

  Verification Complete : 283 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 93.9M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_ccopt_mode -cts_target_slew 1.0
<CMD> set_ccopt_mode -cts_target_nonleaf_slew 2.0
<CMD> set_ccopt_property buffer_cells CLKBU*
<CMD> set_ccopt_property inverter_cells CLKIN*
<CMD> create_ccopt_clock_tree_spec -immediate
Creating clock tree spec for modes (timing configs): func test
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph... 
Reset timing graph done.
Analyzing clock structure... **WARN: (IMPCCOPT-4209):	Differing set_driving_cell statements have been applied to the clock tree source clock_tree:in[0] across SDC files. The driving cell that has been kept is NAND2X1/Q.

Analyzing clock structure done.
Reset timing graph... 
Reset timing graph done.
Extracting original clock gating for in[0]... 
  clock_tree in[0] contains 32 sinks and 0 clock gates.
  Extraction for in[0] complete.
Extracting original clock gating for in[0] done.
Checking clock tree convergence... 
Checking clock tree convergence done.
<CMD> setCTSMode -routeBottomPreferredLayer M1 -routeLeafBottomPreferredLayer M1 -routeLeafTopPreferredLayer MT -routeTopPreferredLayer MT
<CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=1110.1M, init mem=1110.1M)
*info: Placed = 53            
*info: Unplaced = 0           
Placement Density:59.70%(556/931)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1110.1M)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
**WARN: (IMPCCOPT-1127):	The skew group default.in[0]/test has been identified as a duplicate of: in[0]/func
The skew group in[0]/test has been identified as a duplicate of: in[0]/func, so it will not be cloned.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1034.7 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=24 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.159200e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 7.951400e+02um, number of vias: 221
[NR-eagl] Layer3(M3)(H) length: 3.973200e+02um, number of vias: 34
[NR-eagl] Layer4(M4)(V) length: 1.905200e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.382980e+03um, number of vias: 407
[NR-eagl] End Peak syMemory usage = 1034.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.00 seconds
setPlaceMode -checkRoute false -clkGateAware true -congEffort auto -fp false -ignoreScan true -ignoreSpare true -moduleAwareSpare true -modulePlan true -placeIoPins false -powerDriven true -preserveRouting false -reorderScan true -rmAffectedRouting false -swapEEQ false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  buffer_cells is set for at least one key
  inverter_cells is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_driver is set for at least one key
  target_max_trans is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Route type trimming info:
    The following route types were modified by the autotrimmer:
      default_route_type_leaf (M1-M5) was replaced by default_route_type_leaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
      default_route_type_nonleaf (M1-M5) was replaced by default_route_type_nonleaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
    To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
  Clock tree balancer configuration for clock_tree in[0]:
  Non-default CCOpt properties for clock tree in[0]:
    route_type (leaf): default_route_type_leaf_ccopt_autotrimmed (default: default)
    route_type (trunk): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    source_driver: NAND2X1/A NAND2X1/Q (default: )
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
    Inverters:   CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
    Clock gates: LGSPX1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 3070.144um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.000ns
    Slew time target (trunk):   2.000ns
    Slew time target (top):     2.000ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.462ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 4688.380um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CLKBUFX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=2150.662um, maxSlew=0.439ns, speed=3811.879um per ns, cellArea=36.746um^2 per 1000um}
    Inverter  : {lib_cell:CLKINVX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=1155.262um, maxSlew=0.238ns, speed=4946.530um per ns, cellArea=53.748um^2 per 1000um}
    Clock gate: {lib_cell:LGSPX1, fastest_considered_half_corner=corner_max:setup.late, maxDistance=480.000um, maxSlew=1.705ns, speed=314.857um per ns, cellArea=129.360um^2 per 1000um}
**WARN: (IMPCCOPT-1076):	Leaf slew time target of 1.000ns is too low. It needs to be increased to at least 1.223ns.
  Info: CCOpt is analyzing the delay of a net driven by CLKBUFX32/Q using a timing arc from cell CLKBUFX32
  Info: CCOpt is analyzing the delay of a net driven by CLKINVX32/Q using a timing arc from cell CLKINVX32
  Info: CCOpt is analyzing the delay of a net driven by LGSPX1/GCK using a timing arc from cell LGSPX1
  Clock tree balancer configuration for skew_group in[0]/func:
    Sources:                     pin in[0]
    Total number of sinks:       32
    Delay constrained sinks:     0
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner corner_max:setup.late:
    Skew target:                 0.462ns
  
  Via Selection for Estimated Routes (rule default):
  
  -------------------------------------------------------------------
  Layer    Via Cell          Res.      Cap.     RC       Top of Stack
  Range                      (Ohm)     (fF)     (fs)     Only
  -------------------------------------------------------------------
  M1-M2    M1_M2_HV          11.305    0.042    0.472    false
  M2-M3    M2_M3_VH          11.305    0.045    0.507    false
  M2-M3    M2_M3_1x2_M_SH     5.653    0.157    0.887    true
  M3-M4    M3_M4_HV          11.305    0.045    0.507    false
  M3-M4    M3_M4_1x2_M_SV     5.653    0.157    0.887    true
  M4-M5    M4_MT_VH          11.305    0.043    0.481    false
  M4-M5    M4_MT_1x2_M_SH     5.653    0.150    0.849    true
  M5-M6    MT_AM_HV_S         4.845    0.331    1.603    false
  -------------------------------------------------------------------
  
  No ideal nets found in the clock tree
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
      Reset timing graph... 
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=1, cg=0, l=36, total=37
      cell areas     : b=0.000um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=1281.370um^2
    Clustering clock_tree in[0]... 
      Creating channel graph for ccopt_2_6... 
      Creating channel graph for ccopt_2_6 done.
      Creating channel graph for ccopt_2_4_available_2_6... 
      Creating channel graph for ccopt_2_4_available_2_6 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree in[0] done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
        Reset timing graph... 
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:02:03 mem=1100.0M) ***
Total net bbox length = 2.177e+03 (8.805e+02 1.297e+03) (ext = 1.489e+03)
**ERROR: (IMPSP-2002):	Density too high (433.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 2.177e+03 (8.805e+02 1.297e+03) (ext = 1.489e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1100.0MB
*** Finished refinePlace (0:02:03 mem=1100.0M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (25.200000, 32.480000) for an instance of lib_cell lib_cell NOR2X12 in hinst sll_18_12. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (25.200000, 32.480000) for an instance of lib_cell lib_cell CLKBUFX32 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
      
      Clock tree legalization - Histogram:
      ====================================
      
      ----------------------------------
      Movement (um)      Number of cells
      ----------------------------------
      [0.7,3.542)              62
      [3.542,6.384)             0
      [6.384,9.226)             0
      [9.226,12.068)            1
      [12.068,14.91)            1
      [14.91,17.752)            0
      [17.752,20.594)           1
      [20.594,23.436)           1
      [23.436,26.278)           0
      [26.278,29.12)            3
      ----------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired            Achieved           Node
                       location           location           
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
          29.12        (28.910,35.500)    (37.870,15.340)    cell sll_18_12/g345 (a lib_cell NOR2X12) at (34.160,12.320), in power domain auto-default
          29.12        (28.910,35.500)    (19.950,15.340)    cell sll_18_12/g347 (a lib_cell NOR2X12) at (16.240,12.320), in power domain auto-default
          26.88        (28.840,35.365)    (45.640,25.285)    cell sll_18_12/g348 (a lib_cell NAND2X12) at (42.000,22.400), in power domain auto-default
          21.28        (28.840,35.365)    (17.640,25.285)    cell sll_18_12/g349 (a lib_cell NAND2X12) at (14.000,22.400), in power domain auto-default
          20.16        (28.840,35.365)    (28.840,15.205)    cell sll_18_12/g350 (a lib_cell NAND2X12) at (25.200,12.320), in power domain auto-default
          12.32        (28.840,35.365)    (16.520,35.365)    cell sll_18_12/g351 (a lib_cell NAND2X12) at (12.880,32.480), in power domain auto-default
          10.08        (31.710,35.350)    (31.710,25.270)    cex clock inverter, uid:A2c2a (a lib_cell CLKINVX32) at (25.200,22.400), in power domain auto-default
           2.94        (31.570,35.410)    (34.510,35.410)    ccl clock buffer, uid:A2d33 (a lib_cell CLKBUFX32) at (25.200,32.480), in power domain auto-default
           2.94        (31.570,35.410)    (34.510,35.410)    ccl clock buffer, uid:A2d31 (a lib_cell CLKBUFX32) at (25.200,32.480), in power domain auto-default
           2.94        (31.570,35.410)    (34.510,35.410)    ccl clock buffer, uid:A2d2f (a lib_cell CLKBUFX32) at (25.200,32.480), in power domain auto-default
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Rebuilding timing graph Clock DAG stats after 'Clustering':
    Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
    Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
    Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.074pF, leaf=0.170pF, total=0.244pF
    Rebuilding timing graph   wire lengths   : top=0.000um, trunk=307.786um, leaf=1256.440um, total=1564.226um
    Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Rebuilding timing graph Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree in[0]: worst slew is leaf(0.128),trunk(0.502),top(nil), margined worst slew is leaf(0.128),trunk(0.502),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Clustering done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=86 and nets=294 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1038.969M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
  Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.075pF, leaf=0.177pF, total=0.252pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=307.786um, leaf=1256.440um, total=1564.226um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(0.129),trunk(0.504),top(nil), margined worst slew is leaf(0.129),trunk(0.504),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=0.177pF, total=0.252pF
      wire lengths   : top=0.000um, trunk=307.786um, leaf=1256.440um, total=1564.226um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree in[0]: worst slew is leaf(0.129),trunk(0.504),top(nil), margined worst slew is leaf(0.129),trunk(0.504),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.075pF, leaf=0.177pF, total=0.252pF
      wire lengths   : top=0.000um, trunk=307.786um, leaf=1256.440um, total=1564.226um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree in[0]: worst slew is leaf(0.129),trunk(0.504),top(nil), margined worst slew is leaf(0.129),trunk(0.504),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.177pF, total=0.250pF
      wire lengths   : top=0.000um, trunk=296.536um, leaf=1256.440um, total=1552.976um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.881),top(nil), margined worst slew is leaf(0.130),trunk(1.881),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.177pF, total=0.250pF
      wire lengths   : top=0.000um, trunk=296.536um, leaf=1256.440um, total=1552.976um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.881),top(nil), margined worst slew is leaf(0.130),trunk(1.881),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.177pF, total=0.250pF
      wire lengths   : top=0.000um, trunk=296.536um, leaf=1256.440um, total=1552.976um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.881),top(nil), margined worst slew is leaf(0.130),trunk(1.881),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.177pF, total=0.250pF
      wire lengths   : top=0.000um, trunk=296.536um, leaf=1256.440um, total=1552.976um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.881),top(nil), margined worst slew is leaf(0.130),trunk(1.881),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.177pF, total=0.250pF
      wire lengths   : top=0.000um, trunk=296.536um, leaf=1256.440um, total=1552.976um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.881),top(nil), margined worst slew is leaf(0.130),trunk(1.881),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.073pF, leaf=0.177pF, total=0.250pF
      wire lengths   : top=0.000um, trunk=296.536um, leaf=1256.440um, total=1552.976um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree in[0]: worst slew is leaf(0.130),trunk(1.881),top(nil), margined worst slew is leaf(0.130),trunk(1.881),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (25.200000, 32.480000) for an instance of lib_cell lib_cell NOR2XL in hinst sll_18_12. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.

    Resizing gates: ... 20% ... 40% ..**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (25.200000, 32.480000) for an instance of lib_cell lib_cell CLKBUFX3 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.

    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.158pF, leaf=0.196pF, total=0.354pF
      wire lengths   : top=0.000um, trunk=929.858um, leaf=1393.200um, total=2323.058um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree in[0]: worst slew is leaf(0.991),trunk(0.596),top(nil), margined worst slew is leaf(0.991),trunk(0.596),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.158pF, leaf=0.196pF, total=0.354pF
      wire lengths   : top=0.000um, trunk=929.858um, leaf=1393.200um, total=2323.058um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree in[0]: worst slew is leaf(0.991),trunk(0.596),top(nil), margined worst slew is leaf(0.991),trunk(0.596),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
          wire capacitance : top=0.000pF, trunk=0.158pF, leaf=0.196pF, total=0.354pF
          wire lengths   : top=0.000um, trunk=929.858um, leaf=1393.200um, total=2323.058um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.158pF, leaf=0.196pF, total=0.354pF
      wire lengths   : top=0.000um, trunk=929.858um, leaf=1393.200um, total=2323.058um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree in[0]: worst slew is leaf(0.991),trunk(0.596),top(nil), margined worst slew is leaf(0.991),trunk(0.596),top(nil)
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=32, i=1, cg=0, l=36, total=69
    cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
    gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
    wire capacitance : top=0.000pF, trunk=0.158pF, leaf=0.196pF, total=0.354pF
    wire lengths   : top=0.000um, trunk=929.858um, leaf=1393.200um, total=2323.058um
    sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree in[0]: worst slew is leaf(0.991),trunk(0.596),top(nil), margined worst slew is leaf(0.991),trunk(0.596),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.158pF, leaf=0.196pF, total=0.354pF
      wire lengths   : top=0.000um, trunk=929.858um, leaf=1393.200um, total=2323.058um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree in[0]: worst slew is leaf(0.991),trunk(0.596),top(nil), margined worst slew is leaf(0.991),trunk(0.596),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
          wire capacitance : top=0.000pF, trunk=0.158pF, leaf=0.196pF, total=0.354pF
          wire lengths   : top=0.000um, trunk=929.858um, leaf=1393.200um, total=2323.058um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.158pF, leaf=0.196pF, total=0.354pF
      wire lengths   : top=0.000um, trunk=929.858um, leaf=1393.200um, total=2323.058um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree in[0]: worst slew is leaf(0.991),trunk(0.596),top(nil), margined worst slew is leaf(0.991),trunk(0.596),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing step done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.158pF, leaf=0.196pF, total=0.354pF
      wire lengths   : top=0.000um, trunk=929.858um, leaf=1393.200um, total=2323.058um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree in[0]: worst slew is leaf(0.991),trunk(0.596),top(nil), margined worst slew is leaf(0.991),trunk(0.596),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1035.203M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
  Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.161pF, leaf=0.200pF, total=0.361pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=929.858um, leaf=1393.200um, total=2323.058um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(0.992),trunk(0.604),top(nil), margined worst slew is leaf(0.992),trunk(0.604),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.161pF, leaf=0.200pF, total=0.361pF
      wire lengths   : top=0.000um, trunk=929.858um, leaf=1393.200um, total=2323.058um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree in[0]: worst slew is leaf(0.992),trunk(0.604),top(nil), margined worst slew is leaf(0.992),trunk(0.604),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=8.131pF fall=8.119pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=8.126pF fall=8.115pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.161pF, leaf=0.200pF, total=0.361pF
      wire lengths   : top=0.000um, trunk=931.273um, leaf=1393.200um, total=2324.473um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree in[0]: worst slew is leaf(0.991),trunk(0.609),top(nil), margined worst slew is leaf(0.991),trunk(0.609),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 3 done.
  Total capacitance is (rise=8.487pF fall=8.475pF), of which (rise=0.361pF fall=0.361pF) is wire, and (rise=8.126pF fall=8.115pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
    Reset timing graph... 
    Reset timing graph done.

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:02:04 mem=1104.2M) ***
Total net bbox length = 2.945e+03 (1.032e+03 1.913e+03) (ext = 1.549e+03)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 6 insts, mean move: 2.43 um, max move: 5.04 um
	Max move on inst (sll_18_12/g194): (33.60, 22.40) --> (33.60, 17.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1104.2MB
Summary Report:
Instances move: 6 (out of 16 movable)
Mean displacement: 2.43 um
Max displacement: 5.04 um (Instance: sll_18_12/g194) (33.6, 22.4) -> (33.6, 17.36)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NAND2XL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.968e+03 (1.033e+03 1.935e+03) (ext = 1.549e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1104.2MB
*** Finished refinePlace (0:02:04 mem=1104.2M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:02:04 mem=1104.2M) ***
Total net bbox length = 2.968e+03 (1.033e+03 1.935e+03) (ext = 1.549e+03)
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'CTS_ccl_BUF_CLOCK_NODE_UID_A2d45' (Cell CLKBUFX3).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'CTS_ccl_BUF_CLOCK_NODE_UID_A2d47' (Cell CLKBUFX3).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'CTS_ccl_BUF_CLOCK_NODE_UID_A2d49' (Cell CLKBUFX3).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'CTS_ccl_BUF_CLOCK_NODE_UID_A2d4b' (Cell CLKBUFX3).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'CTS_ccl_BUF_CLOCK_NODE_UID_A2d4d' (Cell CLKBUFX3).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g351' (Cell NAND2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g327' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g349' (Cell NAND2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g347' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g344' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g342' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g316' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g322' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g331' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g332' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g350' (Cell NAND2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/CTS_cex_INV_CLOCK_NODE_UID_A2c2a' (Cell CLKINVX1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g318' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g329' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
Density distribution unevenness ratio = 0.000%
**ERROR: (IMPSP-2021):	Could not legalize <42> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 37 insts, mean move: 15.17 um, max move: 39.76 um
	Max move on inst (CTS_ccl_BUF_CLOCK_NODE_UID_A2d43): (25.20, 32.48) --> (44.80, 12.32)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1104.2MB
Summary Report:
Instances move: 37 (out of 85 movable)
Mean displacement: 15.17 um
Max displacement: 39.76 um (Instance: CTS_ccl_BUF_CLOCK_NODE_UID_A2d43) (25.2, 32.48) -> (44.8, 12.32)
	Length: 5 sites, height: 1 rows, site name: ams018Site, cell type: CLKBUFX3
Total net bbox length = 2.858e+03 (1.194e+03 1.664e+03) (ext = 1.342e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1104.2MB
*** Finished refinePlace (0:02:04 mem=1104.2M) ***
*
* Moved 26 and flipped 0 of 69 clock instance(s) during refinement.
* The largest move was 39.76 microns for CTS_ccl_BUF_CLOCK_NODE_UID_A2d43.
*
* Finished with clock placement refinement.
*
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        70 (unrouted=66, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:    19 (unrouted=10, trialRouted=9, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1105.742M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 70 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 70 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -droutePostRouteWidenWireRule VSRDefaultSetup -drouteUseMinSpacingForBlockage auto -extractThirdPartyCompatible false -routeStrictlyHonorNonDefaultRule false -routeTopRoutingLayer 6

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  droutePostRouteWidenWireRule = "VSRDefaultSetup" (current non-default setting)
  drouteUseMinSpacingForBlockage = "auto" (current non-default setting)
  envHonorGlobalRoute = "false"
  extractThirdPartyCompatible = "false" (current non-default setting)
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "6" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Aug 29 13:37:02 2017
#
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 290 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g337. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g335. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g333. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g329. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f sll_18_12/g318. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d4d. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d4b. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d49. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d47. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d0f CTS_ccl_BUF_CLOCK_NODE_UID_A2d45. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d17 sll_18_12/g344. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d19 sll_18_12/g328. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d19 sll_18_12/CTS_cex_INV_CLOCK_NODE_UID_A2c2a. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d1d sll_18_12/g351. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d1f sll_18_12/g324. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d21 sll_18_12/g322. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d21 sll_18_12/g332. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d25 sll_18_12/g321. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d25 sll_18_12/g341. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 95 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.97 (MB), peak = 995.89 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done on Tue Aug 29 13:37:03 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Aug 29 13:37:03 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          61          28          42    14.29%
#  Metal 2        V          80          30          42     0.00%
#  Metal 3        H          89           0          42     0.00%
#  Metal 4        V         110           0          42     0.00%
#  Metal 5        H          89           0          42     0.00%
#  Metal 6        V          12           0          42     0.00%
#  --------------------------------------------------------------
#  Total                    441       9.79%  252     2.38%
#
#  70 nets (23.89%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.46 (MB), peak = 995.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.62 (MB), peak = 995.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.62 (MB), peak = 995.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 204 (skipped).
#Total number of selected nets for routing = 70.
#Total number of unselected nets (but routable) for routing = 19 (skipped).
#Total number of nets in the design = 293.
#
#19 skipped nets do not have any wires.
#70 routable nets have only global wires.
#70 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70               0  
#------------------------------------------------
#        Total                 70               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70              19  
#------------------------------------------------
#        Total                 70              19  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      1(2.38%)      0(0.00%)      1(2.38%)   (4.76%)
#   Metal 3      1(2.38%)      0(0.00%)      0(0.00%)   (2.38%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      2(0.80%)      0(0.00%)      1(0.40%)   (1.20%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.81% H + 1.59% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 2655 um.
#Total half perimeter of net bounding box = 2353 um.
#Total wire length on LAYER M1 = 34 um.
#Total wire length on LAYER M2 = 727 um.
#Total wire length on LAYER M3 = 871 um.
#Total wire length on LAYER M4 = 855 um.
#Total wire length on LAYER MT = 168 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 347
#Up-Via Summary (total 347):
#           
#-----------------------
#  Metal 1          144
#  Metal 2          113
#  Metal 3           72
#  Metal 4           18
#-----------------------
#                   347 
#
#Total number of involved priority nets 70
#Maximum src to sink distance for priority net 95.4
#Average of max src_to_sink distance for priority net 46.1
#Average of ave src_to_sink distance for priority net 45.1
#Max overcon = 5 tracks.
#Total overcon = 1.20%.
#Worst layer Gcell overcon rate = 2.38%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.62 (MB), peak = 995.89 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.62 (MB), peak = 995.89 (MB)
#Start Track Assignment.
#Done with 89 horizontal wires in 1 hboxes and 105 vertical wires in 1 hboxes.
#Done with 28 horizontal wires in 1 hboxes and 30 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 2726 um.
#Total half perimeter of net bounding box = 2353 um.
#Total wire length on LAYER M1 = 77 um.
#Total wire length on LAYER M2 = 727 um.
#Total wire length on LAYER M3 = 918 um.
#Total wire length on LAYER M4 = 832 um.
#Total wire length on LAYER MT = 172 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 347
#Up-Via Summary (total 347):
#           
#-----------------------
#  Metal 1          144
#  Metal 2          113
#  Metal 3           72
#  Metal 4           18
#-----------------------
#                   347 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.63 (MB), peak = 995.89 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.77 (MB)
#Total memory = 815.63 (MB)
#Peak memory = 995.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 34
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	M1            1       11        8        0       20
#	M2            2        9        0        3       14
#	Totals        3       20        8        3       34
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 839.24 (MB), peak = 995.89 (MB)
#start 1st optimization iteration ...
#    number of violations = 49
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	M1            0        7        6        0       13
#	M2            2       30        1        2       35
#	M3            0        1        0        0        1
#	Totals        2       38        7        2       49
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.43 (MB), peak = 995.89 (MB)
#start 2nd optimization iteration ...
#    number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CShort   Totals
#	M1            0        1       10        6       17
#	M2            2        0       12        0       14
#	Totals        2        1       22        6       31
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.82 (MB), peak = 995.89 (MB)
#start 3rd optimization iteration ...
#    number of violations = 32
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   CShort      Mar   Totals
#	M1            0        1        8        1        6        0       16
#	M2            2        0       10        0        0        2       14
#	M3            1        0        0        0        0        0        1
#	M4            0        0        1        0        0        0        1
#	Totals        3        1       19        1        6        2       32
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 835.52 (MB), peak = 995.89 (MB)
#start 4th optimization iteration ...
#    number of violations = 32
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CShort      Mar   Totals
#	M1            0        1        8        7        0       16
#	M2            2        0       11        0        3       16
#	Totals        2        1       19        7        3       32
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 835.61 (MB), peak = 995.89 (MB)
#start 5th optimization iteration ...
#    number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   CShort      Mar   Totals
#	M1            1        1       12        1        8        0       23
#	M2            1        0       11        0        0        1       13
#	Totals        2        1       23        1        8        1       36
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 835.70 (MB), peak = 995.89 (MB)
#start 6th optimization iteration ...
#    number of violations = 49
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   CShort      Mar   Totals
#	M1            1        1       10        1        9        0       22
#	M2            2        0       16        0        0        3       21
#	M3            0        0        5        0        0        1        6
#	Totals        3        1       31        1        9        4       49
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.86 (MB), peak = 995.89 (MB)
#start 7th optimization iteration ...
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CShort      Mar   Totals
#	M1            1        1       10       10        0       22
#	M2            1        0       17        0        1       19
#	M3            0        0        3        0        0        3
#	Totals        2        1       30       10        1       44
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.91 (MB), peak = 995.89 (MB)
#start 8th optimization iteration ...
#    number of violations = 39
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CShort      Mar   Totals
#	M1            1        1       10        9        0       21
#	M2            2        0       14        0        2       18
#	Totals        3        1       24        9        2       39
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.64 (MB), peak = 995.89 (MB)
#start 9th optimization iteration ...
#    number of violations = 39
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   CShort      Mar   Totals
#	M1            4        1        8        2        7        0       22
#	M2            3        0        9        0        1        2       15
#	M3            0        0        1        0        0        1        2
#	Totals        7        1       18        2        8        3       39
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.10 (MB), peak = 995.89 (MB)
#start 10th optimization iteration ...
#    number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            2       13        3        5        0       23
#	M2            7        5        0        1        3       16
#	M3            0        1        0        0        1        2
#	Totals        9       19        3        6        4       41
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 859.21 (MB), peak = 995.89 (MB)
#start 11th optimization iteration ...
#    number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   CShort      Mar   Totals
#	M1            2        1       13        2        5        0       23
#	M2            3        0        6        0        1        2       12
#	M3            0        0        2        0        0        1        3
#	Totals        5        1       21        2        6        3       38
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 869.16 (MB), peak = 995.89 (MB)
#start 12th optimization iteration ...
#    number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   CShort      Mar   Totals
#	M1            2        1       13        2        7        0       25
#	M2            5        0       10        0        0        1       16
#	Totals        7        1       23        2        7        1       41
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 869.16 (MB), peak = 995.89 (MB)
#start 13th optimization iteration ...
#    number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   CShort      Mar   Totals
#	M1            2        1       13        2        7        0       25
#	M2            3        0        8        0        0        1       12
#	Totals        5        1       21        2        7        1       37
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 869.16 (MB), peak = 995.89 (MB)
#start 14th optimization iteration ...
#    number of violations = 44
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   CShort      Mar   Totals
#	M1            2        1       13        1        7        0       24
#	M2            3        0        7        0        1        5       16
#	M3            0        0        2        0        0        2        4
#	Totals        5        1       22        1        8        7       44
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.25 (MB), peak = 995.89 (MB)
#start 15th optimization iteration ...
#    number of violations = 56
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   CShort      Mar   Totals
#	M1            3        1       13        2        8        0       27
#	M2            4        0       12        0        2        5       23
#	M3            1        0        3        0        0        2        6
#	Totals        8        1       28        2       10        7       56
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.28 (MB), peak = 995.89 (MB)
#start 16th optimization iteration ...
#    number of violations = 58
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   CShort      Mar   Totals
#	M1            5        1       13        3        6        0       28
#	M2            4        0       17        0        1        4       26
#	M3            1        0        2        0        0        1        4
#	Totals       10        1       32        3        7        5       58
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.29 (MB), peak = 995.89 (MB)
#start 17th optimization iteration ...
#    number of violations = 52
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            5       14        3        6        0       28
#	M2            3       12        0        1        5       21
#	M3            0        2        0        0        1        3
#	Totals        8       28        3        7        6       52
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.29 (MB), peak = 995.89 (MB)
#start 18th optimization iteration ...
#    number of violations = 62
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            4       13        2        7        0       26
#	M2            3       22        0        1        6       32
#	M3            0        3        0        0        1        4
#	Totals        7       38        2        8        7       62
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.29 (MB), peak = 995.89 (MB)
#start 19th optimization iteration ...
#    number of violations = 52
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	M1            4       14        2        7        0       27
#	M2            3       12        0        1        5       21
#	M3            0        3        0        0        1        4
#	Totals        7       29        2        8        6       52
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.29 (MB), peak = 995.89 (MB)
#start 20th optimization iteration ...
#    number of violations = 67
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short   CutSpc   CShort      Mar   Totals
#	M1            5        0       13        2        7        0       27
#	M2            6        1       23        0        1        5       36
#	M3            0        0        3        0        0        1        4
#	Totals       11        1       39        2        8        6       67
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.29 (MB), peak = 995.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 2371 um.
#Total half perimeter of net bounding box = 2353 um.
#Total wire length on LAYER M1 = 15 um.
#Total wire length on LAYER M2 = 652 um.
#Total wire length on LAYER M3 = 866 um.
#Total wire length on LAYER M4 = 802 um.
#Total wire length on LAYER MT = 36 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 441
#Up-Via Summary (total 441):
#           
#-----------------------
#  Metal 1          138
#  Metal 2          180
#  Metal 3          111
#  Metal 4           12
#-----------------------
#                   441 
#
#Total number of DRC violations = 67
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 27
#Total number of violations on LAYER M2 = 36
#Total number of violations on LAYER M3 = 4
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 8.21 (MB)
#Total memory = 823.84 (MB)
#Peak memory = 995.89 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 8.21 (MB)
#Total memory = 823.84 (MB)
#Peak memory = 995.89 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 4.71 (MB)
#Total memory = 819.87 (MB)
#Peak memory = 995.89 (MB)
#Number of warnings = 62
#Total number of warnings = 125
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug 29 13:37:08 2017
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 70 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        0.000      10.000            1
       10.000      20.000           17
       20.000      30.000           19
       30.000      40.000           13
       40.000      50.000           18
       50.000      60.000            2
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          15
        0.000     10.000          38
       10.000     20.000           9
       20.000     30.000           5
       30.000     40.000           2
       40.000     50.000           0
       50.000     60.000           1
      -------------------------------------
      
Set FIXED routing status on 70 net(s)
Set FIXED placed status on 69 instance(s)
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=24 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 70  numPreroutedWires = 618
[NR-eagl] Read numTotalNets=89  numIgnoredNets=70
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=880  L2=1120  L3=1120  L4=1120  L5=1120  L6=9000
[NR-eagl] Rule id 1. Nets 19 
[NR-eagl] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 19 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 19.76% V. EstWL: 6.804000e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 3.31% H + 12.40% V
[NR-eagl] Overflow after earlyGlobalRoute 4.33% H + 19.62% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.29
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.486000e+01um, number of vias: 211
[NR-eagl] Layer2(M2)(V) length: 8.325530e+02um, number of vias: 278
[NR-eagl] Layer3(M3)(H) length: 9.171410e+02um, number of vias: 173
[NR-eagl] Layer4(M4)(V) length: 9.544270e+02um, number of vias: 79
[NR-eagl] Layer5(MT)(H) length: 3.547590e+02um, number of vias: 8
[NR-eagl] Layer6(AM)(V) length: 3.024000e+01um, number of vias: 0
[NR-eagl] Total length: 3.103980e+03um, number of vias: 749
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1048.973M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.176pF, leaf=0.181pF, total=0.357pF
      wire lengths   : top=0.000um, trunk=1149.520um, leaf=1221.370um, total=2370.890um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree in[0]: worst slew is leaf(0.952),trunk(0.248),top(nil), margined worst slew is leaf(0.952),trunk(0.248),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1181.13 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1181.1M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Clock DAG stats PostConditioning before bufferablility reset:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
        wire capacitance : top=0.000pF, trunk=0.176pF, leaf=0.181pF, total=0.357pF
        wire lengths   : top=0.000um, trunk=1149.520um, leaf=1221.370um, total=2370.890um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning before bufferablility reset:
        Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
        wire capacitance : top=0.000pF, trunk=0.176pF, leaf=0.181pF, total=0.357pF
        wire lengths   : top=0.000um, trunk=1149.520um, leaf=1221.370um, total=2370.890um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (25.200000, 32.480000) for an instance of lib_cell lib_cell CLKBUFX24 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (25.200000, 32.480000) for an instance of lib_cell lib_cell CLKBUFX16 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (25.200000, 32.480000) for an instance of lib_cell lib_cell CLKBUFX12 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (25.200000, 32.480000) for an instance of lib_cell lib_cell CLKBUFX10 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (25.200000, 32.480000) for an instance of lib_cell lib_cell CLKBUFX8 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (25.200000, 32.480000) for an instance of lib_cell lib_cell CLKBUFX6 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (25.200000, 32.480000) for an instance of lib_cell lib_cell CLKBUFX4 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.

        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 1, cannot run: 0, attempted: 1, failed: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            1          1
        ------------------------------
        Total           1          1
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 1, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
          gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
          wire capacitance : top=0.000pF, trunk=0.176pF, leaf=0.181pF, total=0.357pF
          wire lengths   : top=0.000um, trunk=1149.520um, leaf=1221.370um, total=2370.890um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree in[0]: worst slew is leaf(0.997),trunk(0.697),top(nil), margined worst slew is leaf(0.997),trunk(0.697),top(nil)
          skew_group in[0]/func: unconstrained
        Clock network insertion delays are now [infns, -infns] average infns std.dev infns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:02:10 mem=1171.6M) ***
Total net bbox length = 2.858e+03 (1.194e+03 1.664e+03) (ext = 1.342e+03)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1171.6MB
Summary Report:
Instances move: 0 (out of 16 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.858e+03 (1.194e+03 1.664e+03) (ext = 1.342e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1171.6MB
*** Finished refinePlace (0:02:10 mem=1171.6M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:02:10 mem=1171.6M) ***
Total net bbox length = 2.858e+03 (1.194e+03 1.664e+03) (ext = 1.342e+03)
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'CTS_ccl_BUF_CLOCK_NODE_UID_A2d35' (Cell CLKBUFX3).
Type 'man IMPSP-2020' for more detail.
**WARN: (EMS-27):	Message (IMPSP-2020) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Density distribution unevenness ratio = 0.000%
**ERROR: (IMPSP-2021):	Could not legalize <42> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 12 insts, mean move: 10.87 um, max move: 24.08 um
	Max move on inst (CTS_ccl_BUF_CLOCK_NODE_UID_A2d1b): (36.96, 32.48) --> (40.88, 12.32)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1171.6MB
Summary Report:
Instances move: 12 (out of 85 movable)
Mean displacement: 10.87 um
Max displacement: 24.08 um (Instance: CTS_ccl_BUF_CLOCK_NODE_UID_A2d1b) (36.96, 32.48) -> (40.88, 12.32)
	Length: 5 sites, height: 1 rows, site name: ams018Site, cell type: CLKBUFX3
Total net bbox length = 2.844e+03 (1.259e+03 1.585e+03) (ext = 1.343e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1171.6MB
*** Finished refinePlace (0:02:10 mem=1171.6M) ***
*
* Moved 12 and flipped 0 of 69 clock instance(s) during refinement.
* The largest move was 24.08 microns for CTS_ccl_BUF_CLOCK_NODE_UID_A2d1b.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 14 insts, 28 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1059.125M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
      Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.176pF, leaf=0.181pF, total=0.357pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1149.520um, leaf=1221.370um, total=2370.890um
      Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=0, trialRouted=19, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.176pF, leaf=0.181pF, total=0.357pF
      wire lengths   : top=0.000um, trunk=1149.520um, leaf=1221.370um, total=2370.890um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree in[0]: worst slew is leaf(0.997),trunk(0.697),top(nil), margined worst slew is leaf(0.997),trunk(0.697),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         32      451.584
  Inverters        1        8.467
  Clock Gates      0        0.000
  Clock Logic     36      304.819
  All             69      764.870
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1149.520
  Leaf      1221.370
  Total     2370.890
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.126    0.176    0.302
  Leaf     8.000    0.181    8.181
  Total    8.126    0.357    8.484
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   32      8.000     0.250       0.000      0.250    0.250
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -------------------------------------------------------
  Clock Tree          Worst Trunk Slew    Worst Leaf Slew
  -------------------------------------------------------
  clock_tree in[0]         0.697               0.997
  -------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner    Skew Group    Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------
    (empty table)
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

Setting all clocks to propagated mode.
func test
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Clock DAG stats after update timingGraph:
  cell counts    : b=32, i=1, cg=0, l=36, total=69
  cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
  gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
  wire capacitance : top=0.000pF, trunk=0.176pF, leaf=0.181pF, total=0.357pF
  wire lengths   : top=0.000um, trunk=1149.520um, leaf=1221.370um, total=2370.890um
  sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree in[0]: worst slew is leaf(0.997),trunk(0.697),top(nil), margined worst slew is leaf(0.997),trunk(0.697),top(nil)
  skew_group in[0]/func: unconstrained
Clock network insertion delays are now [infns, -infns] average infns std.dev infns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Copying last skew targets (including wire skew targets) from in[0]/func to in[0]/test (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from in[0]/func to in[0]/test (the duplicate skew group).
Synthesizing clock trees with CCOpt done.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
ERROR     IMPSP-2021           2  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020          38  Cannot find a legal location for instanc...
WARNING   IMPCCOPT-1076        1  %s slew time target of %s is too low. It...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2269       11  Failed to find a legal location near (%f...
*** Message Summary: 53 warning(s), 3 error(s)

**ccopt_design ... cpu = 0:00:11, real = 0:00:11, mem = 1045.0M, totSessionCpu=0:02:10 **
<CMD> report_ccopt_clock_trees -file ../REPORTS/ccopt_postCTS.report
Updating timing graph... 
  
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1116.36 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1116.4M) ***
Updating timing graph done.
Updating latch analysis... 
Updating latch analysis done.
<CMD> report_ccopt_skew_groups -file ../REPORTS/ccopt_postCTS_skew.report
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1116.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 434 Viols.

  Verification Complete : 434 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 36.9M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> restoreDesign -cellview {fet_dec_OADB fet_dec loaded}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for sll_18_12 (shift_left_vlog_unsigned) and all their descendants.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design fet_dec was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1024.047M, initial mem = 151.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'fet_dec_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
Reading OA reference library 'fet_dec_OADB' ...

viaInitial starts at Tue Aug 29 13:37:38 2017
viaInitial ends at Tue Aug 29 13:37:38 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/loaded/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=2.25min, fe_real=30.67min, fe_mem=830.5M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 830.520M, initial mem = 151.129M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 864.527M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/loaded/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 26624 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:02:16, real=0:30:41, peak res=558.0M, current mem=953.2M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=423.6M, current mem=962.9M)
Current (total cpu=0:02:16, real=0:30:41, peak res=558.0M, current mem=962.9M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:02:16, real=0:30:41, peak res=558.0M, current mem=962.9M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=423.9M, current mem=962.9M)
Current (total cpu=0:02:16, real=0:30:41, peak res=558.0M, current mem=962.9M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (fet_dec_OADB/fet_dec/loaded).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'fet_dec_OADB/fet_dec/loaded'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Restored 2 markers.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 71 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.913705583756 0.4 12 12 12 12
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.887323943662 0.396378 12.32 12.32 12.32 12.32
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.887323943662 0.396378 12.32 12.32 12.32 12.32
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.887323943662 0.396378 12.32 12.32 12.32 12.32
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.8 0.396378 12.32 12.32 12.32 12.32
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.650602409639 0.395582 12.32 12.32 12.32 12.32
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018Site -r 0.650602409639 0.395582 12.32 12.32 12.32 12.32
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 2.52 -threshold 2.52 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3.5 -spacing {bottom 0.36 top 0.36 right 0.4 left 0.4} -offset 2.52

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 970.9M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) AM(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) AM(6) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) AM(6) }
*** Begin SPECIAL ROUTE on Tue Aug 29 13:39:56 2017 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/rundir_innovus
SPECIAL ROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-417.el5 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2144.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 483 macros, 10 used
Read in 7 components
  7 core components: 7 unplaced, 0 placed, 0 fixed
Read in 37 logical pins
Read in 37 nets
Read in 3 special nets, 2 routed
Read in 14 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 14
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 7
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2146.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 55 via definition ...

sroute post-processing starts at Tue Aug 29 13:39:56 2017
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Tue Aug 29 13:39:56 2017

sroute post-processing starts at Tue Aug 29 13:39:56 2017
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Tue Aug 29 13:39:56 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 962.92 megs
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec power}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: power
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 29 strips and 22 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/power/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec power
}
---#   Saved As OA: fet_dec_OADB fet_dec power

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]}}
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 973.7M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.12 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 973.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 27648 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:02:22, real=0:34:54, peak res=558.0M, current mem=953.2M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=433.1M, current mem=962.9M)
Current (total cpu=0:02:22, real=0:34:54, peak res=558.0M, current mem=962.9M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:02:22, real=0:34:54, peak res=558.0M, current mem=962.9M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=433.4M, current mem=962.9M)
Current (total cpu=0:02:22, real=0:34:54, peak res=558.0M, current mem=962.9M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1113.71 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1113.7M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:23 mem=1113.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 121.115 | 121.115 |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   68    |   68    |
+--------------------+---------+---------+
|func_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+
|test_max            | 121.115 | 121.115 |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |   68    |   68    |
+--------------------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.2 sec
Total Real time: 2.0 sec
Total Memory Usage: 1042.3125 Mbytes
<CMD_INTERNAL> print {---# Libray fet_dec_OADB already exists
}
---# Libray fet_dec_OADB already exists

<CMD> saveDesign -cellview {fet_dec_OADB fet_dec pins}
----- oaOut ---------------------------
Saving OA database: Lib: fet_dec_OADB, Cell: fet_dec, View: pins
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 29 strips and 22 vias are crated in OA database.
Created 53 insts; 106 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/pins/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: fet_dec_OADB fet_dec pins
}
---#   Saved As OA: fet_dec_OADB fet_dec pins

<CMD> get_propagated_clock -clock in[0]
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
  Clock 'in[0]' is in propagated mode
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 3 2 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 3 2 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1119.51 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1119.5M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1105.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.4 mem=1105.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.0 mem=1105.4M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=53 (0 fixed + 53 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=57 #term=189 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=37
stdCell: 53 single + 0 double + 0 multi
Total standard cell length = 0.1103 (mm), area = 0.0006 (mm^2)
Average module density = 0.433.
Density for the design = 0.433.
       = stdcell_area 197 sites (556 um^2) / alloc_area 455 sites (1284 um^2).
Pin Density = 0.3795.
            = total # of pins 189 / total area 498.
Identified 1 spare or floating instance, with no clusters.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.218e+03 (2.77e+02 9.40e+02)
              Est.  stn bbox = 1.267e+03 (2.90e+02 9.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1119.5M
Iteration  2: Total net bbox = 1.218e+03 (2.77e+02 9.40e+02)
              Est.  stn bbox = 1.267e+03 (2.90e+02 9.77e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1119.5M
Iteration  3: Total net bbox = 1.113e+03 (2.41e+02 8.72e+02)
              Est.  stn bbox = 1.195e+03 (2.68e+02 9.27e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1119.5M
Iteration  4: Total net bbox = 1.353e+03 (4.03e+02 9.50e+02)
              Est.  stn bbox = 1.445e+03 (4.49e+02 9.96e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1119.5M
Iteration  5: Total net bbox = 1.445e+03 (4.71e+02 9.74e+02)
              Est.  stn bbox = 1.545e+03 (5.26e+02 1.02e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1119.5M
Iteration  6: Total net bbox = 1.400e+03 (4.72e+02 9.27e+02)
              Est.  stn bbox = 1.500e+03 (5.27e+02 9.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1119.5M
*** cost = 1.400e+03 (4.72e+02 9.27e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
fet_dec
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
fet_dec
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:35 mem=1037.2M) ***
Total net bbox length = 1.400e+03 (4.725e+02 9.271e+02) (ext = 7.629e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 53 insts, mean move: 2.19 um, max move: 6.93 um
	Max move on inst (sll_18_12/g335): (17.57, 12.32) --> (15.68, 17.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1037.2MB
Summary Report:
Instances move: 53 (out of 53 movable)
Mean displacement: 2.19 um
Max displacement: 6.93 um (Instance: sll_18_12/g335) (17.569, 12.32) -> (15.68, 17.36)
	Length: 4 sites, height: 1 rows, site name: ams018Site, cell type: NOR2X3
Total net bbox length = 1.448e+03 (4.553e+02 9.927e+02) (ext = 8.234e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1037.2MB
*** Finished refinePlace (0:02:35 mem=1037.2M) ***
*** End of Placement (cpu=0:00:08.5, real=0:00:09.0, mem=1037.2M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=1037.2M)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=26 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.401120e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 9.080200e+02um, number of vias: 234
[NR-eagl] Layer3(M3)(H) length: 5.126800e+02um, number of vias: 38
[NR-eagl] Layer4(M4)(V) length: 1.882000e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.608900e+03um, number of vias: 424
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0: 9, mem = 1037.2M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 49 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1037.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 308 Viols.

  Verification Complete : 308 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 87.7M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_ccopt_mode -cts_target_slew 1.0
<CMD> set_ccopt_mode -cts_target_nonleaf_slew 2.0
<CMD> set_ccopt_property buffer_cells CLKBU*
<CMD> set_ccopt_property inverter_cells CLKIN*
<CMD> create_ccopt_clock_tree_spec -immediate
Creating clock tree spec for modes (timing configs): func test
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph... 
Reset timing graph done.
Analyzing clock structure... **WARN: (IMPCCOPT-4209):	Differing set_driving_cell statements have been applied to the clock tree source clock_tree:in[0] across SDC files. The driving cell that has been kept is NAND2X1/Q.

Analyzing clock structure done.
Reset timing graph... 
Reset timing graph done.
Extracting original clock gating for in[0]... 
  clock_tree in[0] contains 32 sinks and 0 clock gates.
  Extraction for in[0] complete.
Extracting original clock gating for in[0] done.
Checking clock tree convergence... 
Checking clock tree convergence done.
<CMD> setCTSMode -routeBottomPreferredLayer M1 -routeLeafBottomPreferredLayer M1 -routeLeafTopPreferredLayer MT -routeTopPreferredLayer MT
<CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=1140.9M, init mem=1140.9M)
*info: Placed = 53            
*info: Unplaced = 0           
Placement Density:39.56%(556/1406)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1140.9M)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
**WARN: (IMPCCOPT-1127):	The skew group default.in[0]/test has been identified as a duplicate of: in[0]/func
The skew group in[0]/test has been identified as a duplicate of: in[0]/func, so it will not be cloned.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1060.8 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=26 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=57  numIgnoredNets=0
[NR-eagl] There are 38 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 57 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 57 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.401120e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 152
[NR-eagl] Layer2(M2)(V) length: 9.080200e+02um, number of vias: 234
[NR-eagl] Layer3(M3)(H) length: 5.126800e+02um, number of vias: 38
[NR-eagl] Layer4(M4)(V) length: 1.882000e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.608900e+03um, number of vias: 424
[NR-eagl] End Peak syMemory usage = 1060.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.01 seconds
setPlaceMode -checkRoute false -clkGateAware true -congEffort auto -fp false -ignoreScan true -ignoreSpare false -moduleAwareSpare false -modulePlan true -placeIoPins false -powerDriven false -preserveRouting false -reorderScan true -rmAffectedRouting false -swapEEQ false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  buffer_cells is set for at least one key
  inverter_cells is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_driver is set for at least one key
  target_max_trans is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Route type trimming info:
    The following route types were modified by the autotrimmer:
      default_route_type_leaf (M1-M5) was replaced by default_route_type_leaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
      default_route_type_nonleaf (M1-M5) was replaced by default_route_type_nonleaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
    To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
  Clock tree balancer configuration for clock_tree in[0]:
  Non-default CCOpt properties for clock tree in[0]:
    route_type (leaf): default_route_type_leaf_ccopt_autotrimmed (default: default)
    route_type (trunk): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    source_driver: NAND2X1/A NAND2X1/Q (default: )
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
    Inverters:   CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
    Clock gates: LGSPX1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 3903.066um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.000ns
    Slew time target (trunk):   2.000ns
    Slew time target (top):     2.000ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.462ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 4688.380um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CLKBUFX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=2150.662um, maxSlew=0.439ns, speed=3811.879um per ns, cellArea=36.746um^2 per 1000um}
    Inverter  : {lib_cell:CLKINVX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=1155.262um, maxSlew=0.238ns, speed=4946.530um per ns, cellArea=53.748um^2 per 1000um}
    Clock gate: {lib_cell:LGSPX1, fastest_considered_half_corner=corner_max:setup.late, maxDistance=480.000um, maxSlew=1.705ns, speed=314.857um per ns, cellArea=129.360um^2 per 1000um}
**WARN: (IMPCCOPT-1076):	Leaf slew time target of 1.000ns is too low. It needs to be increased to at least 1.223ns.
  Info: CCOpt is analyzing the delay of a net driven by CLKBUFX32/Q using a timing arc from cell CLKBUFX32
  Info: CCOpt is analyzing the delay of a net driven by CLKINVX32/Q using a timing arc from cell CLKINVX32
  Info: CCOpt is analyzing the delay of a net driven by LGSPX1/GCK using a timing arc from cell LGSPX1
  Clock tree balancer configuration for skew_group in[0]/func:
    Sources:                     pin in[0]
    Total number of sinks:       32
    Delay constrained sinks:     0
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner corner_max:setup.late:
    Skew target:                 0.462ns
  
  Via Selection for Estimated Routes (rule default):
  
  -------------------------------------------------------------------
  Layer    Via Cell          Res.      Cap.     RC       Top of Stack
  Range                      (Ohm)     (fF)     (fs)     Only
  -------------------------------------------------------------------
  M1-M2    M1_M2_HV          11.305    0.042    0.472    false
  M2-M3    M2_M3_VH          11.305    0.045    0.507    false
  M2-M3    M2_M3_1x2_M_SH     5.653    0.157    0.887    true
  M3-M4    M3_M4_HV          11.305    0.045    0.507    false
  M3-M4    M3_M4_1x2_M_SV     5.653    0.157    0.887    true
  M4-M5    M4_MT_VH          11.305    0.043    0.481    false
  M4-M5    M4_MT_1x2_M_SH     5.653    0.150    0.849    true
  M5-M6    MT_AM_HV_S         4.845    0.331    1.603    false
  -------------------------------------------------------------------
  
  No ideal nets found in the clock tree
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
      Reset timing graph... 
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=1, cg=0, l=36, total=37
      cell areas     : b=0.000um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=1281.370um^2
    Clustering clock_tree in[0]... 
      Creating channel graph for ccopt_2_6... 
      Creating channel graph for ccopt_2_6 done.
      Creating channel graph for ccopt_2_4_available_2_6... 
      Creating channel graph for ccopt_2_4_available_2_6 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree in[0] done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
        Reset timing graph... 
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:02:41 mem=1127.8M) ***
Total net bbox length = 2.197e+03 (7.062e+02 1.491e+03) (ext = 1.727e+03)
**ERROR: (IMPSP-2002):	Density too high (286.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 2.197e+03 (7.062e+02 1.491e+03) (ext = 1.727e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1127.8MB
*** Finished refinePlace (0:02:41 mem=1127.8M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (30.240000, 37.520000) for an instance of lib_cell lib_cell NOR2X12 in hinst sll_18_12. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (30.240000, 37.520000) for an instance of lib_cell lib_cell CLKBUFX32 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [10.08,12.88)           2
      [12.88,15.68)           0
      [15.68,18.48)           0
      [18.48,21.28)           1
      [21.28,24.08)           2
      [24.08,26.88)           1
      [26.88,29.68)           2
      [29.68,32.48)           0
      [32.48,35.28)           0
      [35.28,38.08)           2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired            Achieved           Node
                       location           location           
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
          38.08        (33.250,39.540)    (15.330,19.380)    cell sll_18_12/g328 (a lib_cell NOR2X12) at (12.320,17.360), in power domain auto-default
          38.08        (33.250,39.540)    (51.170,19.380)    cell sll_18_12/g332 (a lib_cell NOR2X12) at (48.160,17.360), in power domain auto-default
          29.12        (33.250,39.540)    (42.210,19.380)    cell sll_18_12/g344 (a lib_cell NOR2X12) at (39.200,17.360), in power domain auto-default
          29.12        (33.250,39.540)    (24.290,19.380)    cell sll_18_12/g345 (a lib_cell NOR2X12) at (21.280,17.360), in power domain auto-default
          26.88        (33.250,39.540)    (50.050,29.460)    cell sll_18_12/g347 (a lib_cell NOR2X12) at (47.040,27.440), in power domain auto-default
          21.28        (33.320,39.675)    (54.600,39.675)    cell sll_18_12/g348 (a lib_cell NAND2X12) at (51.520,37.520), in power domain auto-default
          21.28        (33.320,39.675)    (22.120,29.595)    cell sll_18_12/g349 (a lib_cell NAND2X12) at (19.040,27.440), in power domain auto-default
          20.16        (33.320,39.675)    (33.320,19.515)    cell sll_18_12/g350 (a lib_cell NAND2X12) at (30.240,17.360), in power domain auto-default
          12.32        (33.320,39.675)    (21.000,39.675)    cell sll_18_12/g351 (a lib_cell NAND2X12) at (17.920,37.520), in power domain auto-default
          10.08        (36.050,39.690)    (36.050,29.610)    cex clock inverter, uid:A2c2a (a lib_cell CLKINVX32) at (30.240,27.440), in power domain auto-default
      ------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Rebuilding timing graph Clock DAG stats after 'Clustering':
    Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
    Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
    Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
    Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.089pF, leaf=0.188pF, total=0.276pF
    Rebuilding timing graph   wire lengths   : top=0.000um, trunk=425.639um, leaf=1402.890um, total=1828.529um
    Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Rebuilding timing graph Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree in[0]: worst slew is leaf(0.129),trunk(0.469),top(nil), margined worst slew is leaf(0.129),trunk(0.469),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Clustering done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=86 and nets=294 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1060.590M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=33, i=1, cg=0, l=36, total=70
  Rebuilding timing graph   cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.091pF, leaf=0.197pF, total=0.288pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=425.639um, leaf=1402.890um, total=1828.529um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(0.129),trunk(0.470),top(nil), margined worst slew is leaf(0.129),trunk(0.470),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.091pF, leaf=0.197pF, total=0.288pF
      wire lengths   : top=0.000um, trunk=425.639um, leaf=1402.890um, total=1828.529um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree in[0]: worst slew is leaf(0.129),trunk(0.470),top(nil), margined worst slew is leaf(0.129),trunk(0.470),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=33, i=1, cg=0, l=36, total=70
      cell areas     : b=2607.898um^2, i=62.093um^2, cg=0.000um^2, l=1219.277um^2, total=3889.267um^2
      gate capacitance : top=0.000pF, trunk=1.134pF, leaf=8.000pF, total=9.134pF
      wire capacitance : top=0.000pF, trunk=0.091pF, leaf=0.197pF, total=0.288pF
      wire lengths   : top=0.000um, trunk=425.639um, leaf=1402.890um, total=1828.529um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree in[0]: worst slew is leaf(0.129),trunk(0.470),top(nil), margined worst slew is leaf(0.129),trunk(0.470),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.090pF, leaf=0.197pF, total=0.287pF
      wire lengths   : top=0.000um, trunk=423.949um, leaf=1402.890um, total=1826.839um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree in[0]: worst slew is leaf(0.131),trunk(1.867),top(nil), margined worst slew is leaf(0.131),trunk(1.867),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.090pF, leaf=0.197pF, total=0.287pF
      wire lengths   : top=0.000um, trunk=423.949um, leaf=1402.890um, total=1826.839um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree in[0]: worst slew is leaf(0.131),trunk(1.867),top(nil), margined worst slew is leaf(0.131),trunk(1.867),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.090pF, leaf=0.197pF, total=0.287pF
      wire lengths   : top=0.000um, trunk=423.949um, leaf=1402.890um, total=1826.839um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree in[0]: worst slew is leaf(0.131),trunk(1.867),top(nil), margined worst slew is leaf(0.131),trunk(1.867),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.090pF, leaf=0.197pF, total=0.287pF
      wire lengths   : top=0.000um, trunk=423.949um, leaf=1402.890um, total=1826.839um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree in[0]: worst slew is leaf(0.131),trunk(1.867),top(nil), margined worst slew is leaf(0.131),trunk(1.867),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.090pF, leaf=0.197pF, total=0.287pF
      wire lengths   : top=0.000um, trunk=423.949um, leaf=1402.890um, total=1826.839um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree in[0]: worst slew is leaf(0.131),trunk(1.867),top(nil), margined worst slew is leaf(0.131),trunk(1.867),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=2528.870um^2, i=47.981um^2, cg=0.000um^2, l=1219.277um^2, total=3796.128um^2
      gate capacitance : top=0.000pF, trunk=1.101pF, leaf=8.000pF, total=9.101pF
      wire capacitance : top=0.000pF, trunk=0.090pF, leaf=0.197pF, total=0.287pF
      wire lengths   : top=0.000um, trunk=423.949um, leaf=1402.890um, total=1826.839um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree in[0]: worst slew is leaf(0.131),trunk(1.867),top(nil), margined worst slew is leaf(0.131),trunk(1.867),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...**WARN: (IMPCCOPT-2269):	Failed to find a legal location near (30.240000, 37.520000) for an instance of lib_cell lib_cell CLKBUFX3 in hinst fet_dec. All instances of this lib_cell in this hinst will be placed illegally from now on. QoR will be affected negatively - contact Cadence support.

    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.211pF, total=0.391pF
      wire lengths   : top=0.000um, trunk=1082.145um, leaf=1502.820um, total=2584.965um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree in[0]: worst slew is leaf(0.994),trunk(0.556),top(nil), margined worst slew is leaf(0.994),trunk(0.556),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.211pF, total=0.391pF
      wire lengths   : top=0.000um, trunk=1082.145um, leaf=1502.820um, total=2584.965um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree in[0]: worst slew is leaf(0.994),trunk(0.556),top(nil), margined worst slew is leaf(0.994),trunk(0.556),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
          wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.211pF, total=0.391pF
          wire lengths   : top=0.000um, trunk=1082.145um, leaf=1502.820um, total=2584.965um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.211pF, total=0.391pF
      wire lengths   : top=0.000um, trunk=1082.145um, leaf=1502.820um, total=2584.965um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree in[0]: worst slew is leaf(0.994),trunk(0.556),top(nil), margined worst slew is leaf(0.994),trunk(0.556),top(nil)
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=32, i=1, cg=0, l=36, total=69
    cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
    gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
    wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.211pF, total=0.391pF
    wire lengths   : top=0.000um, trunk=1082.145um, leaf=1502.820um, total=2584.965um
    sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree in[0]: worst slew is leaf(0.994),trunk(0.556),top(nil), margined worst slew is leaf(0.994),trunk(0.556),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.211pF, total=0.391pF
      wire lengths   : top=0.000um, trunk=1082.145um, leaf=1502.820um, total=2584.965um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree in[0]: worst slew is leaf(0.994),trunk(0.556),top(nil), margined worst slew is leaf(0.994),trunk(0.556),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
          gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
          wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.211pF, total=0.391pF
          wire lengths   : top=0.000um, trunk=1082.145um, leaf=1502.820um, total=2584.965um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.211pF, total=0.391pF
      wire lengths   : top=0.000um, trunk=1082.145um, leaf=1502.820um, total=2584.965um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree in[0]: worst slew is leaf(0.994),trunk(0.556),top(nil), margined worst slew is leaf(0.994),trunk(0.556),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing step done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.180pF, leaf=0.211pF, total=0.391pF
      wire lengths   : top=0.000um, trunk=1082.145um, leaf=1502.820um, total=2584.965um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree in[0]: worst slew is leaf(0.994),trunk(0.556),top(nil), margined worst slew is leaf(0.994),trunk(0.556),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1060.590M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
  Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.183pF, leaf=0.216pF, total=0.400pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1082.145um, leaf=1502.820um, total=2584.965um
  Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree in[0]: worst slew is leaf(0.994),trunk(0.562),top(nil), margined worst slew is leaf(0.994),trunk(0.562),top(nil)
    skew_group in[0]/func: unconstrained
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=316.109um^2, total=776.160um^2
      gate capacitance : top=0.000pF, trunk=0.131pF, leaf=8.000pF, total=8.131pF
      wire capacitance : top=0.000pF, trunk=0.183pF, leaf=0.216pF, total=0.400pF
      wire lengths   : top=0.000um, trunk=1082.145um, leaf=1502.820um, total=2584.965um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree in[0]: worst slew is leaf(0.994),trunk(0.562),top(nil), margined worst slew is leaf(0.994),trunk(0.562),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=8.131pF fall=8.119pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=8.126pF fall=8.115pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.184pF, leaf=0.216pF, total=0.400pF
      wire lengths   : top=0.000um, trunk=1084.490um, leaf=1502.820um, total=2587.310um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree in[0]: worst slew is leaf(0.994),trunk(0.578),top(nil), margined worst slew is leaf(0.994),trunk(0.578),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Reducing clock tree power 3 done.
  Total capacitance is (rise=8.526pF fall=8.514pF), of which (rise=0.400pF fall=0.400pF) is wire, and (rise=8.126pF fall=8.115pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
    Reset timing graph... 
    Reset timing graph done.

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:02:42 mem=1127.8M) ***
Total net bbox length = 3.324e+03 (1.329e+03 1.994e+03) (ext = 1.602e+03)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 9 insts, mean move: 3.73 um, max move: 5.04 um
	Max move on inst (tie_1_cell): (26.88, 27.44) --> (26.88, 22.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1127.8MB
Summary Report:
Instances move: 9 (out of 16 movable)
Mean displacement: 3.73 um
Max displacement: 5.04 um (Instance: tie_1_cell) (26.88, 27.44) -> (26.88, 22.4)
	Length: 5 sites, height: 1 rows, site name: ams018Site, cell type: LOGIC1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.336e+03 (1.342e+03 1.994e+03) (ext = 1.602e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1127.8MB
*** Finished refinePlace (0:02:42 mem=1127.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:02:42 mem=1127.8M) ***
Total net bbox length = 3.336e+03 (1.342e+03 1.994e+03) (ext = 1.602e+03)
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g319' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g338' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g327' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g318' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g351' (Cell NAND2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g335' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g349' (Cell NAND2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g345' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g324' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g331' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g323' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g341' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g346' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g322' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g350' (Cell NAND2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/CTS_cex_INV_CLOCK_NODE_UID_A2c2a' (Cell CLKINVX1).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g321' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g330' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
**WARN: (IMPSP-2020):	Cannot find a legal location for instance 'sll_18_12/g342' (Cell NOR2XL).
Type 'man IMPSP-2020' for more detail.
Density distribution unevenness ratio = 0.000%
**ERROR: (IMPSP-2021):	Could not legalize <35> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
Type 'man IMPSP-2021' for more detail.
Move report: Detail placement moves 42 insts, mean move: 15.32 um, max move: 35.84 um
	Max move on inst (CTS_ccl_BUF_CLOCK_NODE_UID_A2d4d): (30.24, 37.52) --> (45.92, 17.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1127.8MB
Summary Report:
Instances move: 42 (out of 85 movable)
Mean displacement: 15.32 um
Max displacement: 35.84 um (Instance: CTS_ccl_BUF_CLOCK_NODE_UID_A2d4d) (30.24, 37.52) -> (45.92, 17.36)
	Length: 5 sites, height: 1 rows, site name: ams018Site, cell type: CLKBUFX3
Total net bbox length = 3.124e+03 (1.495e+03 1.629e+03) (ext = 1.397e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1127.8MB
*** Finished refinePlace (0:02:42 mem=1127.8M) ***
*
* Moved 30 and flipped 0 of 69 clock instance(s) during refinement.
* The largest move was 35.84 microns for CTS_ccl_BUF_CLOCK_NODE_UID_A2d4d.
*
* Finished with clock placement refinement.
*
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        70 (unrouted=66, trialRouted=0, noStatus=0, routed=0, fixed=4)
  Non-clock:    19 (unrouted=10, trialRouted=9, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1129.371M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 70 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 70 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -droutePostRouteWidenWireRule VSRDefaultSetup -drouteUseMinSpacingForBlockage auto -extractThirdPartyCompatible false -routeStrictlyHonorNonDefaultRule false -routeTopRoutingLayer 6

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  droutePostRouteWidenWireRule = "VSRDefaultSetup" (current non-default setting)
  drouteUseMinSpacingForBlockage = "auto" (current non-default setting)
  envHonorGlobalRoute = "false"
  extractThirdPartyCompatible = "false" (current non-default setting)
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "6" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Aug 29 13:45:34 2017
#
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 290 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d17 sll_18_12/g324. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d19 sll_18_12/CTS_cex_INV_CLOCK_NODE_UID_A2c2a. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d19 sll_18_12/g321. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d1d sll_18_12/g351. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d1f sll_18_12/g342. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d21 sll_18_12/g322. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d21 sll_18_12/g341. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d25 sll_18_12/g338. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d27 sll_18_12/g317. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d27 sll_18_12/g334. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d29 sll_18_12/g331. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d2b sll_18_12/g348. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d2d sll_18_12/g350. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d33 sll_18_12/g316. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d33 sll_18_12/g339. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d35 sll_18_12/g349. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d37 sll_18_12/g326. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d39 sll_18_12/g330. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d39 sll_18_12/g320. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A2d3b sll_18_12/g323. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 33 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.37 (MB), peak = 1016.98 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Aug 29 13:45:34 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Aug 29 13:45:34 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          70          28          56    12.50%
#  Metal 2        V          99          28          56     0.00%
#  Metal 3        H          98           0          56     0.00%
#  Metal 4        V         127           0          56     0.00%
#  Metal 5        H          98           0          56     0.00%
#  Metal 6        V          14           0          56     0.00%
#  --------------------------------------------------------------
#  Total                    506       8.44%  336     2.08%
#
#  70 nets (23.89%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.86 (MB), peak = 1016.98 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.04 (MB), peak = 1016.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.04 (MB), peak = 1016.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 204 (skipped).
#Total number of selected nets for routing = 70.
#Total number of unselected nets (but routable) for routing = 19 (skipped).
#Total number of nets in the design = 293.
#
#19 skipped nets do not have any wires.
#70 routable nets have only global wires.
#70 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70               0  
#------------------------------------------------
#        Total                 70               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 70              19  
#------------------------------------------------
#        Total                 70              19  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(1.79%)   (1.79%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.30%)   (0.30%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.60% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 2693 um.
#Total half perimeter of net bounding box = 2580 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 794 um.
#Total wire length on LAYER M3 = 1084 um.
#Total wire length on LAYER M4 = 790 um.
#Total wire length on LAYER MT = 25 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 327
#Up-Via Summary (total 327):
#           
#-----------------------
#  Metal 1          138
#  Metal 2          118
#  Metal 3           67
#  Metal 4            4
#-----------------------
#                   327 
#
#Total number of involved priority nets 70
#Maximum src to sink distance for priority net 97.4
#Average of max src_to_sink distance for priority net 43.6
#Average of ave src_to_sink distance for priority net 41.7
#Max overcon = 1 tracks.
#Total overcon = 0.30%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.04 (MB), peak = 1016.98 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.04 (MB), peak = 1016.98 (MB)
#Start Track Assignment.
#Done with 81 horizontal wires in 1 hboxes and 110 vertical wires in 1 hboxes.
#Done with 24 horizontal wires in 1 hboxes and 29 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 2784 um.
#Total half perimeter of net bounding box = 2580 um.
#Total wire length on LAYER M1 = 43 um.
#Total wire length on LAYER M2 = 773 um.
#Total wire length on LAYER M3 = 1135 um.
#Total wire length on LAYER M4 = 805 um.
#Total wire length on LAYER MT = 28 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 327
#Up-Via Summary (total 327):
#           
#-----------------------
#  Metal 1          138
#  Metal 2          118
#  Metal 3           67
#  Metal 4            4
#-----------------------
#                   327 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.05 (MB), peak = 1016.98 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.79 (MB)
#Total memory = 841.05 (MB)
#Peak memory = 1016.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	M1            1        6        2        9
#	M2            0        2        0        2
#	Totals        1        8        2       11
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 870.79 (MB), peak = 1016.98 (MB)
#start 1st optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	M1            3        1        4
#	M2            1        0        1
#	Totals        4        1        5
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.04 (MB), peak = 1016.98 (MB)
#start 2nd optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            0        2        1        3
#	M2            1        0        0        1
#	Totals        1        2        1        4
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 854.28 (MB), peak = 1016.98 (MB)
#start 3rd optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            0        2        1        3
#	M2            1        0        0        1
#	Totals        1        2        1        4
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.85 (MB), peak = 1016.98 (MB)
#start 4th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            0        2        1        3
#	M2            1        0        0        1
#	Totals        1        2        1        4
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 854.18 (MB), peak = 1016.98 (MB)
#start 5th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	M1            2        1        3
#	M2            1        0        1
#	Totals        3        1        4
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.94 (MB), peak = 1016.98 (MB)
#start 6th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	M1            3        1        4
#	M2            1        0        1
#	Totals        4        1        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 861.91 (MB), peak = 1016.98 (MB)
#start 7th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	M1            2        1        3
#	M2            1        0        1
#	Totals        3        1        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 864.97 (MB), peak = 1016.98 (MB)
#start 8th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	M1            3        1        4
#	M2            1        0        1
#	Totals        4        1        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 864.97 (MB), peak = 1016.98 (MB)
#start 9th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	          Short   CShort      Mar   Totals
#	M1            2        1        0        3
#	M2            1        0        1        2
#	Totals        3        1        1        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 864.98 (MB), peak = 1016.98 (MB)
#start 10th optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	M1            4        1        5
#	M2            1        0        1
#	Totals        5        1        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 864.98 (MB), peak = 1016.98 (MB)
#start 11th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	M1            3        1        4
#	M2            1        0        1
#	Totals        4        1        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.61 (MB), peak = 1016.98 (MB)
#start 12th optimization iteration ...
#    number of violations = 7
#
#    By Layer and Type :
#	          Short   CShort      Mar   Totals
#	M1            4        1        0        5
#	M2            1        0        1        2
#	Totals        5        1        1        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.69 (MB), peak = 1016.98 (MB)
#start 13th optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	          Short   CutSpc      Mar   Totals
#	M1            3        1        0        4
#	M2            1        0        1        2
#	Totals        4        1        1        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.69 (MB), peak = 1016.98 (MB)
#start 14th optimization iteration ...
#    number of violations = 7
#
#    By Layer and Type :
#	          Short   CShort      Mar   Totals
#	M1            4        1        0        5
#	M2            1        0        1        2
#	Totals        5        1        1        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.69 (MB), peak = 1016.98 (MB)
#start 15th optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            2        2        1        5
#	M2            0        1        0        1
#	Totals        2        3        1        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.50 (MB), peak = 1016.98 (MB)
#start 16th optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	          Short   CShort      Mar   Totals
#	M1            3        1        0        4
#	M2            1        0        1        2
#	Totals        4        1        1        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 894.34 (MB), peak = 1016.98 (MB)
#start 17th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            0        1        1        2
#	M2            1        0        0        1
#	Totals        1        1        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 894.38 (MB), peak = 1016.98 (MB)
#start 18th optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            0        2        1        3
#	M2            1        0        0        1
#	Totals        1        2        1        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 894.30 (MB), peak = 1016.98 (MB)
#start 19th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   CShort   Totals
#	M1            1        1        2
#	M2            1        0        1
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 894.73 (MB), peak = 1016.98 (MB)
#start 20th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	          Short   CShort      Mar   Totals
#	M1            2        1        0        3
#	M2            1        0        1        2
#	Totals        3        1        1        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.64 (MB), peak = 1016.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 2602 um.
#Total half perimeter of net bounding box = 2580 um.
#Total wire length on LAYER M1 = 18 um.
#Total wire length on LAYER M2 = 795 um.
#Total wire length on LAYER M3 = 1046 um.
#Total wire length on LAYER M4 = 736 um.
#Total wire length on LAYER MT = 6 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 419
#Up-Via Summary (total 419):
#           
#-----------------------
#  Metal 1          138
#  Metal 2          180
#  Metal 3           99
#  Metal 4            2
#-----------------------
#                   419 
#
#Total number of DRC violations = 5
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 3
#Total number of violations on LAYER M2 = 2
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.05 (MB)
#Total memory = 848.11 (MB)
#Peak memory = 1016.98 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.05 (MB)
#Total memory = 848.11 (MB)
#Peak memory = 1016.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.57 (MB)
#Total memory = 844.13 (MB)
#Peak memory = 1016.98 (MB)
#Number of warnings = 62
#Total number of warnings = 187
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug 29 13:45:37 2017
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 70 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        0.000      10.000            1
       10.000      20.000           11
       20.000      30.000           17
       30.000      40.000           19
       40.000      50.000           15
       50.000      60.000            5
       60.000      70.000            2
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           7
        0.000      10.000          47
       10.000      20.000          11
       20.000      30.000           1
       30.000      40.000           2
       40.000      50.000           0
       50.000      60.000           0
       60.000      70.000           1
       70.000      80.000           0
       80.000      90.000           0
       90.000     100.000           1
      --------------------------------------
      
Set FIXED routing status on 70 net(s)
Set FIXED placed status on 69 instance(s)
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=26 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 70  numPreroutedWires = 587
[NR-eagl] Read numTotalNets=89  numIgnoredNets=70
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=880  L2=1120  L3=1120  L4=1120  L5=1120  L6=9000
[NR-eagl] Rule id 1. Nets 19 
[NR-eagl] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 19 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 6.26% V. EstWL: 7.660800e+02um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.65% H + 4.52% V
[NR-eagl] Overflow after earlyGlobalRoute 0.65% H + 6.32% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.09
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.848000e+01um, number of vias: 216
[NR-eagl] Layer2(M2)(V) length: 8.866520e+02um, number of vias: 273
[NR-eagl] Layer3(M3)(H) length: 1.178620e+03um, number of vias: 165
[NR-eagl] Layer4(M4)(V) length: 9.534780e+02um, number of vias: 60
[NR-eagl] Layer5(MT)(H) length: 3.500000e+02um, number of vias: 2
[NR-eagl] Layer6(AM)(V) length: 1.960000e+01um, number of vias: 0
[NR-eagl] Total length: 3.406830e+03um, number of vias: 716
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1072.602M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.194pF, leaf=0.192pF, total=0.386pF
      wire lengths   : top=0.000um, trunk=1284.900um, leaf=1317.270um, total=2602.170um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree in[0]: worst slew is leaf(0.952),trunk(0.248),top(nil), margined worst slew is leaf(0.952),trunk(0.248),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1204.76 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1204.8M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Clock DAG stats PostConditioning before bufferablility reset:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
        wire capacitance : top=0.000pF, trunk=0.194pF, leaf=0.192pF, total=0.386pF
        wire lengths   : top=0.000um, trunk=1284.900um, leaf=1317.270um, total=2602.170um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=32, i=1, cg=0, l=36, total=69
        cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
        gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
        wire capacitance : top=0.000pF, trunk=0.194pF, leaf=0.192pF, total=0.386pF
        wire lengths   : top=0.000um, trunk=1284.900um, leaf=1317.270um, total=2602.170um
        sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 3 fraglets and 5 vertices; 1 variables and 0 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 2147483.647um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=32, i=1, cg=0, l=36, total=69
          cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
          gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
          wire capacitance : top=0.000pF, trunk=0.194pF, leaf=0.192pF, total=0.386pF
          wire lengths   : top=0.000um, trunk=1284.900um, leaf=1317.270um, total=2602.170um
          sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree in[0]: worst slew is leaf(1.000),trunk(0.836),top(nil), margined worst slew is leaf(1.000),trunk(0.836),top(nil)
          skew_group in[0]/func: unconstrained
        Clock network insertion delays are now [infns, -infns] average infns std.dev infns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fet_dec' of instances=85 and nets=293 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fet_dec.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1082.754M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=32, i=1, cg=0, l=36, total=69
      Rebuilding timing graph   cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.194pF, leaf=0.192pF, total=0.386pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1284.900um, leaf=1317.270um, total=2602.170um
      Rebuilding timing graph   sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70)
  Non-clock:    19 (unrouted=0, trialRouted=19, noStatus=0, routed=0, fixed=0)
(Not counting 204 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=32, i=1, cg=0, l=36, total=69
      cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
      gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
      wire capacitance : top=0.000pF, trunk=0.194pF, leaf=0.192pF, total=0.386pF
      wire lengths   : top=0.000um, trunk=1284.900um, leaf=1317.270um, total=2602.170um
      sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree in[0]: worst slew is leaf(1.000),trunk(0.836),top(nil), margined worst slew is leaf(1.000),trunk(0.836),top(nil)
      skew_group in[0]/func: unconstrained
    Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         32      451.584
  Inverters        1        8.467
  Clock Gates      0        0.000
  Clock Logic     36      304.819
  All             69      764.870
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1284.900
  Leaf      1317.270
  Total     2602.170
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.126    0.194    0.320
  Leaf     8.000    0.192    8.192
  Total    8.126    0.386    8.512
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   32      8.000     0.250       0.000      0.250    0.250
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -------------------------------------------------------
  Clock Tree          Worst Trunk Slew    Worst Leaf Slew
  -------------------------------------------------------
  clock_tree in[0]         0.836               1.000
  -------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner    Skew Group    Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------
    (empty table)
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [infns, -infns] average infns std.dev infns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock in[0] in view func_max
   - SDC clock in[0] in view test_max
   - SDC clock in[0] in view func_min
   - SDC clock in[0] in view test_min

Setting all clocks to propagated mode.
func test
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Resetting all latency settings from fanout cone of clock 'in[0]'
Clock DAG stats after update timingGraph:
  cell counts    : b=32, i=1, cg=0, l=36, total=69
  cell areas     : b=451.584um^2, i=8.467um^2, cg=0.000um^2, l=304.819um^2, total=764.870um^2
  gate capacitance : top=0.000pF, trunk=0.126pF, leaf=8.000pF, total=8.126pF
  wire capacitance : top=0.000pF, trunk=0.194pF, leaf=0.192pF, total=0.386pF
  wire lengths   : top=0.000um, trunk=1284.900um, leaf=1317.270um, total=2602.170um
  sink capacitance : count=32, total=8.000pF, avg=0.250pF, sd=0.000pF, min=0.250pF, max=0.250pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree in[0]: worst slew is leaf(1.000),trunk(0.836),top(nil), margined worst slew is leaf(1.000),trunk(0.836),top(nil)
  skew_group in[0]/func: unconstrained
Clock network insertion delays are now [infns, -infns] average infns std.dev infns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Copying last skew targets (including wire skew targets) from in[0]/func to in[0]/test (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from in[0]/func to in[0]/test (the duplicate skew group).
Synthesizing clock trees with CCOpt done.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
WARNING   IMPSP-2020          19  Cannot find a legal location for instanc...
WARNING   IMPCCOPT-1076        1  %s slew time target of %s is too low. It...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2269        3  Failed to find a legal location near (%f...
*** Message Summary: 26 warning(s), 2 error(s)

**ccopt_design ... cpu = 0:00:08, real = 0:00:08, mem = 1068.6M, totSessionCpu=0:02:45 **
<CMD> report_ccopt_clock_trees -file ../REPORTS/ccopt_postCTS.report
Updating timing graph... 
  
#################################################################################
# Design Stage: PreRoute
# Design Name: fet_dec
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1139.99 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1140.0M) ***
Updating timing graph done.
Updating latch analysis... 
Updating latch analysis done.
<CMD> report_ccopt_skew_groups -file ../REPORTS/ccopt_postCTS_skew.report
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report fet_dec.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1140.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 322 Viols.

  Verification Complete : 322 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 36.9M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> restoreDesign -cellview {fet_dec_OADB fet_dec loaded}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for sll_18_12 (shift_left_vlog_unsigned) and all their descendants.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design fet_dec was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1027.277M, initial mem = 151.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'fet_dec_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
Reading OA reference library 'fet_dec_OADB' ...

viaInitial starts at Tue Aug 29 13:46:45 2017
viaInitial ends at Tue Aug 29 13:46:45 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/loaded/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=2.85min, fe_real=39.80min, fe_mem=850.3M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 850.328M, initial mem = 151.129M) ***
Set top cell to fet_dec.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fet_dec ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 53 stdCell insts.

*** Memory Usage v#1 (Current mem = 884.336M, initial mem = 151.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_FET_SEL/PLACE_ROUTE/OADB/fet_dec_OADB/fet_dec/loaded/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 19456 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 35840 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/fet_dec_func.sdc' ...
Current (total cpu=0:02:52, real=0:39:49, peak res=593.4M, current mem=973.0M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_func.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=440.3M, current mem=982.7M)
Current (total cpu=0:02:52, real=0:39:49, peak res=593.4M, current mem=982.7M)
Reading timing constraints file '../CONSTRAINTS/fet_dec_test.sdc' ...
Current (total cpu=0:02:52, real=0:39:49, peak res=593.4M, current mem=982.7M)
fet_dec
**WARN: (TCLNL-330):	set_input_delay on clock root 'in[0]' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/fet_dec_test.sdc, Line 53).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/fet_dec_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/fet_dec_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=440.7M, current mem=982.7M)
Current (total cpu=0:02:52, real=0:39:49, peak res=593.4M, current mem=982.7M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (fet_dec_OADB/fet_dec/loaded).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'fet_dec_OADB/fet_dec/loaded'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Restored 2 markers.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPCTE-290          40  Could not locate cell %s in any library ...
*** Message Summary: 71 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 986.727M, initial mem = 151.129M) ***
*** Message Summary: 1121 warning(s), 11 error(s)

--- Ending "Innovus" (totcpu=0:02:53, real=0:40:01, mem=986.7M) ---
