// Seed: 539622195
module module_0 (
    output wor id_0,
    input uwire id_1,
    output wor id_2,
    input supply1 id_3,
    input wor id_4
);
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri id_3,
    output tri1 id_4,
    output uwire id_5,
    output wor id_6,
    input supply1 id_7,
    input tri id_8,
    output tri id_9,
    input wor id_10
);
  assign id_6 = id_2 - id_3;
  module_0(
      id_0, id_7, id_0, id_7, id_7
  );
endmodule
