Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Dec 18 12:01:10 2016
| Host         : Baldr running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file d_wrapper_timing_summary_routed.rpt -rpx d_wrapper_timing_summary_routed.rpx
| Design       : d_wrapper
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.851        0.000                      0                11205        0.024        0.000                      0                11157        3.750        0.000                       0                  4654  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                ------------         ----------      --------------
d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clock                                            {0.000 41.666}       83.333          12.000          
  clk_out1_d_clk_wiz_0_0                             {0.000 5.000}        10.000          100.000         
  clkfbout_d_clk_wiz_0_0                             {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.832        0.000                      0                  223        0.109        0.000                      0                  223       15.686        0.000                       0                   240  
d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.910        0.000                      0                   46        0.287        0.000                      0                   46       16.166        0.000                       0                    38  
sys_clock                                                                                                                                                                                             16.667        0.000                       0                     1  
  clk_out1_d_clk_wiz_0_0                                   0.851        0.000                      0                10924        0.024        0.000                      0                10876        3.750        0.000                       0                  4372  
  clkfbout_d_clk_wiz_0_0                                                                                                                                                                              16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_out1_d_clk_wiz_0_0  clk_out1_d_clk_wiz_0_0        8.100        0.000                      0                   12        0.433        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.832ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.704ns (27.366%)  route 1.869ns (72.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 19.842 - 16.667 ) 
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908     1.908    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.004 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.564     3.568    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X36Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     4.024 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.132     5.157    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/tdi_shifter_reg[0][5]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.281 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.149     5.430    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.554 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.587     6.141    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X37Y41         FDRE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    18.306    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.397 f  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.444    19.842    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y41         FDRE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.368    20.210    
                         clock uncertainty           -0.035    20.175    
    SLICE_X37Y41         FDRE (Setup_fdre_C_CE)      -0.202    19.973    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 13.832    

Slack (MET) :             14.101ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.520ns  (logic 0.707ns (28.056%)  route 1.813ns (71.944%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 36.509 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.564    20.235    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y41         FDRE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459    20.694 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.979    21.673    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/sync
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    21.797 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.834    22.631    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/p_22_out__0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    22.755 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.755    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_32
    SLICE_X40Y40         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.445    36.509    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X40Y40         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.353    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X40Y40         FDCE (Setup_fdce_C_D)        0.029    36.856    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                         -22.755    
  -------------------------------------------------------------------
                         slack                                 14.101    

Slack (MET) :             14.110ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.513ns  (logic 0.707ns (28.137%)  route 1.806ns (71.863%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 36.509 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.564    20.235    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y41         FDRE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459    20.694 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.979    21.673    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/sync
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    21.797 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.826    22.624    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/p_22_out__0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    22.748 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.748    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_31
    SLICE_X40Y40         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.445    36.509    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X40Y40         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.353    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X40Y40         FDCE (Setup_fdce_C_D)        0.031    36.858    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                         -22.748    
  -------------------------------------------------------------------
                         slack                                 14.110    

Slack (MET) :             14.431ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.254ns  (logic 0.733ns (32.521%)  route 1.521ns (67.479%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.510 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.564    20.235    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y41         FDRE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459    20.694 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.279    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.403 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.936    22.339    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y39         LUT2 (Prop_lut2_I0_O)        0.150    22.489 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.489    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[0]
    SLICE_X46Y39         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.446    36.510    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y39         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.353    36.863    
                         clock uncertainty           -0.035    36.828    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)        0.092    36.920    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.920    
                         arrival time                         -22.489    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.549ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.073ns  (logic 0.707ns (34.109%)  route 1.366ns (65.891%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.510 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.564    20.235    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y41         FDRE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459    20.694 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.279    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.403 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.780    22.184    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124    22.308 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.308    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[2]
    SLICE_X44Y40         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.446    36.510    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y40         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.353    36.863    
                         clock uncertainty           -0.035    36.828    
    SLICE_X44Y40         FDCE (Setup_fdce_C_D)        0.029    36.857    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.857    
                         arrival time                         -22.308    
  -------------------------------------------------------------------
                         slack                                 14.549    

Slack (MET) :             14.563ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.062ns  (logic 0.707ns (34.295%)  route 1.355ns (65.705%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.510 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.564    20.235    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y41         FDRE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459    20.694 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.279    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.403 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.769    22.172    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    22.296 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.296    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[4]
    SLICE_X44Y40         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.446    36.510    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y40         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.353    36.863    
                         clock uncertainty           -0.035    36.828    
    SLICE_X44Y40         FDCE (Setup_fdce_C_D)        0.031    36.859    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.859    
                         arrival time                         -22.296    
  -------------------------------------------------------------------
                         slack                                 14.563    

Slack (MET) :             14.569ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.099ns  (logic 0.733ns (34.925%)  route 1.366ns (65.075%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.510 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.564    20.235    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y41         FDRE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459    20.694 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.279    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.403 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.780    22.184    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.150    22.334 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.334    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[3]
    SLICE_X44Y40         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.446    36.510    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y40         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.353    36.863    
                         clock uncertainty           -0.035    36.828    
    SLICE_X44Y40         FDCE (Setup_fdce_C_D)        0.075    36.903    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.903    
                         arrival time                         -22.334    
  -------------------------------------------------------------------
                         slack                                 14.569    

Slack (MET) :             14.665ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.958ns  (logic 0.707ns (36.108%)  route 1.251ns (63.892%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 36.509 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.564    20.235    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y41         FDRE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459    20.694 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.279    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.403 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.666    22.069    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y40         LUT3 (Prop_lut3_I0_O)        0.124    22.193 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.193    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[1]
    SLICE_X43Y40         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.445    36.509    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y40         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.353    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X43Y40         FDCE (Setup_fdce_C_D)        0.031    36.858    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                         -22.193    
  -------------------------------------------------------------------
                         slack                                 14.665    

Slack (MET) :             14.681ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.986ns  (logic 0.735ns (37.009%)  route 1.251ns (62.991%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 36.509 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.564    20.235    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y41         FDRE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459    20.694 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.279    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.403 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.666    22.069    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y40         LUT3 (Prop_lut3_I0_O)        0.152    22.221 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.221    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[5]
    SLICE_X43Y40         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.445    36.509    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y40         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.353    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X43Y40         FDCE (Setup_fdce_C_D)        0.075    36.902    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.902    
                         arrival time                         -22.221    
  -------------------------------------------------------------------
                         slack                                 14.681    

Slack (MET) :             14.760ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.861ns  (logic 0.707ns (37.989%)  route 1.154ns (62.011%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 36.509 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.908    18.574    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.670 f  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.564    20.235    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X37Y41         FDRE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.459    20.694 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.279    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    21.403 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.569    21.972    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124    22.096 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.096    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[6]
    SLICE_X43Y39         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.640    34.973    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.064 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         1.445    36.509    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y39         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.353    36.862    
                         clock uncertainty           -0.035    36.827    
    SLICE_X43Y39         FDCE (Setup_fdce_C_D)        0.029    36.856    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                         -22.096    
  -------------------------------------------------------------------
                         slack                                 14.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.563     1.358    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X45Y42         FDPE                                         r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.499 r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.101     1.600    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X46Y42         SRL16E                                       r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.833     1.750    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X46Y42         SRL16E                                       r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.376     1.374    
    SLICE_X46Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.491    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.564     1.359    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X44Y43         FDPE                                         r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.500 r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.101     1.601    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X46Y42         SRL16E                                       r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.833     1.750    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X46Y42         SRL16E                                       r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.376     1.374    
    SLICE_X46Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.489    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.556     1.351    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y22         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDCE (Prop_fdce_C_Q)         0.141     1.492 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.066     1.558    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[20]
    SLICE_X52Y22         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.824     1.741    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y22         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.377     1.364    
    SLICE_X52Y22         FDCE (Hold_fdce_C_D)         0.076     1.440    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.553     1.348    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y24         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.141     1.489 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.066     1.555    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[30]
    SLICE_X54Y24         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.821     1.738    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y24         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.377     1.361    
    SLICE_X54Y24         FDCE (Hold_fdce_C_D)         0.076     1.437    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.563     1.358    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X43Y43         FDPE                                         r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.499 r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.112     1.611    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X42Y44         SRL16E                                       r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.833     1.750    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_1
    SLICE_X42Y44         SRL16E                                       r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.376     1.374    
    SLICE_X42Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.491    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.562     1.357    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X43Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     1.498 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/Q
                         net (fo=1, routed)           0.087     1.585    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[13]
    SLICE_X42Y41         LUT3 (Prop_lut3_I2_O)        0.048     1.633 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[12]_i_1/O
                         net (fo=1, routed)           0.000     1.633    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[12]
    SLICE_X42Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.832     1.749    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X42Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
                         clock pessimism             -0.379     1.370    
    SLICE_X42Y41         FDCE (Hold_fdce_C_D)         0.131     1.501    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.884%)  route 0.111ns (44.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.562     1.357    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y34         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.498 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.111     1.609    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X52Y34         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.831     1.748    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y34         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.377     1.371    
    SLICE_X52Y34         FDCE (Hold_fdce_C_D)         0.076     1.447    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.563     1.358    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X44Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     1.499 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.085     1.584    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.629 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.629    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X45Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.833     1.750    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X45Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.379     1.371    
    SLICE_X45Y41         FDCE (Hold_fdce_C_D)         0.092     1.463    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.315%)  route 0.122ns (39.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.563     1.358    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X41Y43         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     1.499 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/Q
                         net (fo=3, routed)           0.122     1.621    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][8]
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.666 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status[7]_i_1/O
                         net (fo=1, routed)           0.000     1.666    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[7]
    SLICE_X42Y43         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.833     1.750    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X42Y43         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                         clock pessimism             -0.376     1.374    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.121     1.495    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.769     0.769    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.556     1.351    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y22         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDCE (Prop_fdce_C_Q)         0.141     1.492 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.110     1.602    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[22]
    SLICE_X52Y22         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.917 r  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=239, routed)         0.824     1.741    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y22         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.377     1.364    
    SLICE_X52Y22         FDCE (Hold_fdce_C_D)         0.064     1.428    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  d_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X48Y40   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X38Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y35   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y35   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y35   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X44Y35   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X44Y35   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X44Y35   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X44Y35   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y31   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y34   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y35   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y39   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y30   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y31   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y33   d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.910ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.578ns  (logic 0.964ns (21.057%)  route 3.614ns (78.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 35.553 - 33.333 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 18.952 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.285    18.952    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.362    19.314 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=6, routed)           0.850    20.163    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.152    20.315 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.828    21.143    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.326    21.469 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.118    22.587    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    22.711 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.818    23.530    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y38         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.220    35.553    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y38         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.220    35.773    
                         clock uncertainty           -0.035    35.738    
    SLICE_X51Y38         FDCE (Setup_fdce_C_CE)      -0.298    35.440    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.440    
                         arrival time                         -23.530    
  -------------------------------------------------------------------
                         slack                                 11.910    

Slack (MET) :             12.046ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.545ns  (logic 0.964ns (21.210%)  route 3.581ns (78.790%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 35.656 - 33.333 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 18.952 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.285    18.952    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.362    19.314 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=6, routed)           0.850    20.163    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.152    20.315 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.828    21.143    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.326    21.469 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.118    22.587    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    22.711 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.785    23.497    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y37         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.323    35.656    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y37         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.220    35.876    
                         clock uncertainty           -0.035    35.840    
    SLICE_X53Y37         FDCE (Setup_fdce_C_CE)      -0.298    35.542    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.542    
                         arrival time                         -23.497    
  -------------------------------------------------------------------
                         slack                                 12.046    

Slack (MET) :             12.046ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.545ns  (logic 0.964ns (21.210%)  route 3.581ns (78.790%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 35.656 - 33.333 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 18.952 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.285    18.952    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.362    19.314 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=6, routed)           0.850    20.163    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.152    20.315 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.828    21.143    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.326    21.469 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.118    22.587    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    22.711 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.785    23.497    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y37         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.323    35.656    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y37         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.220    35.876    
                         clock uncertainty           -0.035    35.840    
    SLICE_X53Y37         FDCE (Setup_fdce_C_CE)      -0.298    35.542    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.542    
                         arrival time                         -23.497    
  -------------------------------------------------------------------
                         slack                                 12.046    

Slack (MET) :             12.046ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.545ns  (logic 0.964ns (21.210%)  route 3.581ns (78.790%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 35.656 - 33.333 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 18.952 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.285    18.952    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.362    19.314 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=6, routed)           0.850    20.163    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.152    20.315 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.828    21.143    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.326    21.469 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.118    22.587    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    22.711 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.785    23.497    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y37         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.323    35.656    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y37         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.220    35.876    
                         clock uncertainty           -0.035    35.840    
    SLICE_X53Y37         FDCE (Setup_fdce_C_CE)      -0.298    35.542    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.542    
                         arrival time                         -23.497    
  -------------------------------------------------------------------
                         slack                                 12.046    

Slack (MET) :             12.046ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.545ns  (logic 0.964ns (21.210%)  route 3.581ns (78.790%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 35.656 - 33.333 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 18.952 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.285    18.952    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.362    19.314 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=6, routed)           0.850    20.163    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.152    20.315 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.828    21.143    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.326    21.469 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.118    22.587    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    22.711 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.785    23.497    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y37         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.323    35.656    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y37         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.220    35.876    
                         clock uncertainty           -0.035    35.840    
    SLICE_X53Y37         FDCE (Setup_fdce_C_CE)      -0.298    35.542    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.542    
                         arrival time                         -23.497    
  -------------------------------------------------------------------
                         slack                                 12.046    

Slack (MET) :             12.102ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.389ns  (logic 0.964ns (21.965%)  route 3.425ns (78.035%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 35.553 - 33.333 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 18.952 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.285    18.952    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.362    19.314 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=6, routed)           0.850    20.163    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.152    20.315 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.828    21.143    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.326    21.469 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.118    22.587    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    22.711 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.629    23.340    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y38         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.220    35.553    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y38         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.220    35.773    
                         clock uncertainty           -0.035    35.738    
    SLICE_X50Y38         FDCE (Setup_fdce_C_CE)      -0.295    35.443    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.443    
                         arrival time                         -23.340    
  -------------------------------------------------------------------
                         slack                                 12.102    

Slack (MET) :             12.163ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.548ns  (logic 0.964ns (21.195%)  route 3.584ns (78.805%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 35.774 - 33.333 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 18.952 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.285    18.952    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.362    19.314 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=6, routed)           0.850    20.163    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.152    20.315 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.828    21.143    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.326    21.469 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.118    22.587    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    22.711 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.789    23.500    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y36         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.441    35.774    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y36         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.220    35.994    
                         clock uncertainty           -0.035    35.958    
    SLICE_X52Y36         FDCE (Setup_fdce_C_CE)      -0.295    35.663    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.663    
                         arrival time                         -23.500    
  -------------------------------------------------------------------
                         slack                                 12.163    

Slack (MET) :             12.299ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.441ns  (logic 0.712ns (20.691%)  route 2.729ns (79.309%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 34.592 - 33.333 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 18.952 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.285    18.952    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X39Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.340    19.292 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=5, routed)           1.015    20.306    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.124    20.430 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i_i_4/O
                         net (fo=2, routed)           0.897    21.327    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_reg[7]
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124    21.451 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Ext_NM_BRK_i_i_3/O
                         net (fo=2, routed)           0.818    22.269    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i0
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.124    22.393 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000    22.393    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_36
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          1.259    34.592    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism              0.199    34.791    
                         clock uncertainty           -0.035    34.755    
    SLICE_X36Y41         FDCE (Setup_fdce_C_D)       -0.064    34.691    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         34.691    
                         arrival time                         -22.393    
  -------------------------------------------------------------------
                         slack                                 12.299    

Slack (MET) :             12.308ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.434ns  (logic 0.712ns (20.735%)  route 2.722ns (79.265%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 34.592 - 33.333 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 18.952 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.285    18.952    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X39Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.340    19.292 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=5, routed)           1.015    20.306    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.124    20.430 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i_i_4/O
                         net (fo=2, routed)           0.897    21.327    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_reg[7]
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124    21.451 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Ext_NM_BRK_i_i_3/O
                         net (fo=2, routed)           0.811    22.261    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i0
    SLICE_X36Y41         LUT3 (Prop_lut3_I1_O)        0.124    22.385 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000    22.385    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_37
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          1.259    34.592    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism              0.199    34.791    
                         clock uncertainty           -0.035    34.755    
    SLICE_X36Y41         FDCE (Setup_fdce_C_D)       -0.062    34.693    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         34.693    
                         arrival time                         -22.385    
  -------------------------------------------------------------------
                         slack                                 12.308    

Slack (MET) :             12.362ns  (required time - arrival time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.405ns  (logic 0.964ns (21.883%)  route 3.441ns (78.117%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 35.832 - 33.333 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 18.952 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.285    18.952    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.362    19.314 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=6, routed)           0.850    20.163    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X40Y42         LUT3 (Prop_lut3_I2_O)        0.152    20.315 f  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.828    21.143    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X42Y44         LUT4 (Prop_lut4_I3_O)        0.326    21.469 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.118    22.587    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124    22.711 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.646    23.357    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y38         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          2.499    35.832    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y38         FDCE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.220    36.052    
                         clock uncertainty           -0.035    36.017    
    SLICE_X53Y38         FDCE (Setup_fdce_C_CE)      -0.298    35.719    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.719    
                         arrival time                         -23.357    
  -------------------------------------------------------------------
                         slack                                 12.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.934%)  route 0.185ns (54.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.602     0.602    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.112     0.714 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     0.899    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Rst_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.944 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.944    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_36
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.702     0.702    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.100     0.602    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.055     0.657    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.157ns (39.731%)  route 0.238ns (60.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.602     0.602    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.112     0.714 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.238     0.952    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_SYS_Rst
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.997 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.997    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_37
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.702     0.702    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.100     0.602    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.056     0.658    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.157ns (39.302%)  route 0.242ns (60.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.602     0.602    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.112     0.714 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.242     0.956    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.045     1.001 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.001    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_34
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.702     0.702    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y41         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.100     0.602    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.056     0.658    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.380ns  (logic 0.163ns (42.897%)  route 0.217ns (57.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 17.767 - 16.667 ) 
    Source Clock Delay      (SCD):    0.875ns = ( 17.541 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.875    17.541    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X38Y43         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.118    17.659 f  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.094    17.754    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.045    17.799 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.123    17.921    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          1.100    17.767    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.121    17.646    
    SLICE_X38Y42         FDCE (Hold_fdce_C_CE)       -0.073    17.573    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.573    
                         arrival time                          17.921    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.380ns  (logic 0.163ns (42.897%)  route 0.217ns (57.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 17.767 - 16.667 ) 
    Source Clock Delay      (SCD):    0.875ns = ( 17.541 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.875    17.541    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X38Y43         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.118    17.659 f  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.094    17.754    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.045    17.799 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.123    17.921    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          1.100    17.767    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.121    17.646    
    SLICE_X38Y42         FDCE (Hold_fdce_C_CE)       -0.073    17.573    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.573    
                         arrival time                          17.921    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.380ns  (logic 0.163ns (42.897%)  route 0.217ns (57.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 17.767 - 16.667 ) 
    Source Clock Delay      (SCD):    0.875ns = ( 17.541 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.875    17.541    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X38Y43         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.118    17.659 f  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.094    17.754    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.045    17.799 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.123    17.921    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          1.100    17.767    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.121    17.646    
    SLICE_X38Y42         FDCE (Hold_fdce_C_CE)       -0.073    17.573    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.573    
                         arrival time                          17.921    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.380ns  (logic 0.163ns (42.897%)  route 0.217ns (57.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 17.767 - 16.667 ) 
    Source Clock Delay      (SCD):    0.875ns = ( 17.541 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.875    17.541    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X38Y43         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.118    17.659 f  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.094    17.754    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.045    17.799 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.123    17.921    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          1.100    17.767    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.121    17.646    
    SLICE_X38Y42         FDCE (Hold_fdce_C_CE)       -0.073    17.573    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.573    
                         arrival time                          17.921    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.440ns  (logic 0.163ns (37.025%)  route 0.277ns (62.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 17.767 - 16.667 ) 
    Source Clock Delay      (SCD):    0.875ns = ( 17.541 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.875    17.541    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X38Y43         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.118    17.659 f  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.094    17.754    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.045    17.799 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.183    17.981    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X39Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          1.100    17.767    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X39Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.121    17.646    
    SLICE_X39Y42         FDCE (Hold_fdce_C_CE)       -0.075    17.571    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.571    
                         arrival time                          17.981    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.440ns  (logic 0.163ns (37.025%)  route 0.277ns (62.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 17.767 - 16.667 ) 
    Source Clock Delay      (SCD):    0.875ns = ( 17.541 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.875    17.541    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X38Y43         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.118    17.659 f  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.094    17.754    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.045    17.799 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.183    17.981    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X39Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          1.100    17.767    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X39Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.121    17.646    
    SLICE_X39Y42         FDCE (Hold_fdce_C_CE)       -0.075    17.571    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.571    
                         arrival time                          17.981    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.440ns  (logic 0.163ns (37.025%)  route 0.277ns (62.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 17.767 - 16.667 ) 
    Source Clock Delay      (SCD):    0.875ns = ( 17.541 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          0.875    17.541    d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X38Y43         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.118    17.659 f  d_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.094    17.754    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.045    17.799 r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.183    17.981    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X39Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=38, routed)          1.100    17.767    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X39Y42         FDCE                                         r  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.121    17.646    
    SLICE_X39Y42         FDCE (Hold_fdce_C_CE)       -0.075    17.571    d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.571    
                         arrival time                          17.981    
  -------------------------------------------------------------------
                         slack                                  0.411    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { d_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y39  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y39  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y38  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y37  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y37  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y37  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y37  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y38  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y36  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X51Y38  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y39  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y39  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y37  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y37  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y37  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y37  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y36  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y41  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y41  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y41  d_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y38  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X51Y38  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X52Y39  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X52Y39  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X52Y39  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X52Y39  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X53Y38  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X53Y38  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X53Y37  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X53Y37  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_d_clk_wiz_0_0
  To Clock:  clk_out1_d_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 3.379ns (39.961%)  route 5.077ns (60.039%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.627    -0.866    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X6Y33          SRL16E                                       r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.762 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.805     1.568    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.435     2.127    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.251 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=2, routed)           0.560     2.811    d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124     2.935 f  d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=24, routed)          0.521     3.455    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.124     3.579 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6/O
                         net (fo=3, routed)           0.325     3.904    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.124     4.028 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2/O
                         net (fo=2, routed)           0.456     4.484    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.608 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/FSM_sequential_crnt_state[1]_i_16/O
                         net (fo=2, routed)           0.316     4.924    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/FSM_sequential_crnt_state_reg[2]
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124     5.048 f  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_38/O
                         net (fo=2, routed)           0.466     5.514    d_i/axi_emc_0/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/bus2ip_wr_req_reg_reg
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124     5.638 f  d_i/axi_emc_0/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_46/O
                         net (fo=1, routed)           0.284     5.922    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_30/O
                         net (fo=1, routed)           0.000     6.046    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_30_n_0
    SLICE_X5Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.258 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_14/O
                         net (fo=1, routed)           0.287     6.545    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_14_n_0
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.299     6.844 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_4/O
                         net (fo=1, routed)           0.282     7.126    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_4_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     7.250 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_1/O
                         net (fo=4, routed)           0.340     7.590    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/SR[0]
    SLICE_X5Y36          FDRE                                         r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.512     8.536    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]/C
                         clock pessimism              0.576     9.112    
                         clock uncertainty           -0.243     8.870    
    SLICE_X5Y36          FDRE (Setup_fdre_C_R)       -0.429     8.441    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 3.379ns (39.961%)  route 5.077ns (60.039%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.627    -0.866    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X6Y33          SRL16E                                       r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.762 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.805     1.568    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.435     2.127    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.251 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=2, routed)           0.560     2.811    d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124     2.935 f  d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=24, routed)          0.521     3.455    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.124     3.579 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6/O
                         net (fo=3, routed)           0.325     3.904    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.124     4.028 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2/O
                         net (fo=2, routed)           0.456     4.484    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.608 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/FSM_sequential_crnt_state[1]_i_16/O
                         net (fo=2, routed)           0.316     4.924    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/FSM_sequential_crnt_state_reg[2]
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124     5.048 f  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_38/O
                         net (fo=2, routed)           0.466     5.514    d_i/axi_emc_0/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/bus2ip_wr_req_reg_reg
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124     5.638 f  d_i/axi_emc_0/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_46/O
                         net (fo=1, routed)           0.284     5.922    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_30/O
                         net (fo=1, routed)           0.000     6.046    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_30_n_0
    SLICE_X5Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.258 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_14/O
                         net (fo=1, routed)           0.287     6.545    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_14_n_0
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.299     6.844 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_4/O
                         net (fo=1, routed)           0.282     7.126    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_4_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     7.250 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_1/O
                         net (fo=4, routed)           0.340     7.590    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/SR[0]
    SLICE_X5Y36          FDRE                                         r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.512     8.536    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[1]/C
                         clock pessimism              0.576     9.112    
                         clock uncertainty           -0.243     8.870    
    SLICE_X5Y36          FDRE (Setup_fdre_C_R)       -0.429     8.441    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 3.379ns (39.961%)  route 5.077ns (60.039%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.627    -0.866    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X6Y33          SRL16E                                       r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.762 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.805     1.568    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.435     2.127    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.251 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=2, routed)           0.560     2.811    d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124     2.935 f  d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=24, routed)          0.521     3.455    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.124     3.579 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6/O
                         net (fo=3, routed)           0.325     3.904    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.124     4.028 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2/O
                         net (fo=2, routed)           0.456     4.484    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.608 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/FSM_sequential_crnt_state[1]_i_16/O
                         net (fo=2, routed)           0.316     4.924    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/FSM_sequential_crnt_state_reg[2]
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124     5.048 f  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_38/O
                         net (fo=2, routed)           0.466     5.514    d_i/axi_emc_0/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/bus2ip_wr_req_reg_reg
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124     5.638 f  d_i/axi_emc_0/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_46/O
                         net (fo=1, routed)           0.284     5.922    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_30/O
                         net (fo=1, routed)           0.000     6.046    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_30_n_0
    SLICE_X5Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.258 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_14/O
                         net (fo=1, routed)           0.287     6.545    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_14_n_0
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.299     6.844 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_4/O
                         net (fo=1, routed)           0.282     7.126    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_4_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     7.250 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_1/O
                         net (fo=4, routed)           0.340     7.590    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/SR[0]
    SLICE_X5Y36          FDRE                                         r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.512     8.536    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0]/C
                         clock pessimism              0.576     9.112    
                         clock uncertainty           -0.243     8.870    
    SLICE_X5Y36          FDRE (Setup_fdre_C_R)       -0.429     8.441    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 3.379ns (39.961%)  route 5.077ns (60.039%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.627    -0.866    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X6Y33          SRL16E                                       r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.762 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.805     1.568    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.692 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.435     2.127    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.251 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=2, routed)           0.560     2.811    d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124     2.935 f  d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=24, routed)          0.521     3.455    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X4Y33          LUT3 (Prop_lut3_I2_O)        0.124     3.579 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6/O
                         net (fo=3, routed)           0.325     3.904    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_6_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I2_O)        0.124     4.028 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2/O
                         net (fo=2, routed)           0.456     4.484    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/wlast_reg_i_2_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I0_O)        0.124     4.608 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/FSM_sequential_crnt_state[1]_i_16/O
                         net (fo=2, routed)           0.316     4.924    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/FSM_sequential_crnt_state_reg[2]
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.124     5.048 f  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_38/O
                         net (fo=2, routed)           0.466     5.514    d_i/axi_emc_0/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/bus2ip_wr_req_reg_reg
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124     5.638 f  d_i/axi_emc_0/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_46/O
                         net (fo=1, routed)           0.284     5.922    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_30/O
                         net (fo=1, routed)           0.000     6.046    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_30_n_0
    SLICE_X5Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.258 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_14/O
                         net (fo=1, routed)           0.287     6.545    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1_reg[0]_i_14_n_0
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.299     6.844 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_4/O
                         net (fo=1, routed)           0.282     7.126    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_4_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I3_O)        0.124     7.250 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d1[0]_i_1/O
                         net (fo=4, routed)           0.340     7.590    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/SR[0]
    SLICE_X5Y36          FDRE                                         r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.512     8.536    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[1]/C
                         clock pessimism              0.576     9.112    
                         clock uncertainty           -0.243     8.870    
    SLICE_X5Y36          FDRE (Setup_fdre_C_R)       -0.429     8.441    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.addr_cnt_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 2.744ns (32.669%)  route 5.655ns (67.331%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.627    -0.866    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X6Y33          SRL16E                                       r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.762 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.805     1.568    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.435     2.127    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.251 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=2, routed)           0.560     2.811    d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124     2.935 r  d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=24, routed)          0.580     3.515    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.639 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_awready_INST_0_i_1/O
                         net (fo=4, routed)           0.621     4.260    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_data_reg_reg[0]
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.384 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/addr_sm_ns_IDLE_cmb_i_7/O
                         net (fo=5, routed)           0.558     4.943    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/enable_cs_cmb0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     5.067 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_addr_i[31]_i_3/O
                         net (fo=3, routed)           0.319     5.386    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/rw_flag_reg_reg
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124     5.510 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/bus2ip_addr_i[31]_i_1/O
                         net (fo=68, routed)          0.765     6.275    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/enable_cs_cmb
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.399 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_3/O
                         net (fo=5, routed)           0.527     6.926    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[6]
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_1/O
                         net (fo=6, routed)           0.484     7.534    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/E[0]
    SLICE_X1Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.508     8.532    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aclk
    SLICE_X1Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[10]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X1Y29          FDRE (Setup_fdre_C_CE)      -0.205     8.648    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[10]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 2.744ns (32.669%)  route 5.655ns (67.331%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.627    -0.866    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X6Y33          SRL16E                                       r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.762 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.805     1.568    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.435     2.127    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.251 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=2, routed)           0.560     2.811    d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124     2.935 r  d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=24, routed)          0.580     3.515    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.639 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_awready_INST_0_i_1/O
                         net (fo=4, routed)           0.621     4.260    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_data_reg_reg[0]
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.384 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/addr_sm_ns_IDLE_cmb_i_7/O
                         net (fo=5, routed)           0.558     4.943    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/enable_cs_cmb0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     5.067 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_addr_i[31]_i_3/O
                         net (fo=3, routed)           0.319     5.386    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/rw_flag_reg_reg
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124     5.510 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/bus2ip_addr_i[31]_i_1/O
                         net (fo=68, routed)          0.765     6.275    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/enable_cs_cmb
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.399 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_3/O
                         net (fo=5, routed)           0.527     6.926    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[6]
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_1/O
                         net (fo=6, routed)           0.484     7.534    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/E[0]
    SLICE_X1Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.508     8.532    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aclk
    SLICE_X1Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[11]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X1Y29          FDRE (Setup_fdre_C_CE)      -0.205     8.648    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[11]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 2.744ns (32.655%)  route 5.659ns (67.345%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.627    -0.866    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X6Y33          SRL16E                                       r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.762 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.805     1.568    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.435     2.127    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.251 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=2, routed)           0.560     2.811    d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124     2.935 r  d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=24, routed)          0.580     3.515    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.639 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_awready_INST_0_i_1/O
                         net (fo=4, routed)           0.621     4.260    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_data_reg_reg[0]
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.384 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/addr_sm_ns_IDLE_cmb_i_7/O
                         net (fo=5, routed)           0.558     4.943    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/enable_cs_cmb0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     5.067 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_addr_i[31]_i_3/O
                         net (fo=3, routed)           0.319     5.386    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/rw_flag_reg_reg
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124     5.510 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/bus2ip_addr_i[31]_i_1/O
                         net (fo=68, routed)          0.765     6.275    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/enable_cs_cmb
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.399 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_3/O
                         net (fo=5, routed)           0.527     6.926    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[6]
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_1/O
                         net (fo=6, routed)           0.488     7.537    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/E[0]
    SLICE_X2Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.508     8.532    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aclk
    SLICE_X2Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[6]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169     8.684    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 2.744ns (32.655%)  route 5.659ns (67.345%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.627    -0.866    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X6Y33          SRL16E                                       r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.762 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.805     1.568    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.435     2.127    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.251 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=2, routed)           0.560     2.811    d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124     2.935 r  d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=24, routed)          0.580     3.515    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.639 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_awready_INST_0_i_1/O
                         net (fo=4, routed)           0.621     4.260    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_data_reg_reg[0]
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.384 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/addr_sm_ns_IDLE_cmb_i_7/O
                         net (fo=5, routed)           0.558     4.943    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/enable_cs_cmb0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     5.067 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_addr_i[31]_i_3/O
                         net (fo=3, routed)           0.319     5.386    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/rw_flag_reg_reg
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124     5.510 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/bus2ip_addr_i[31]_i_1/O
                         net (fo=68, routed)          0.765     6.275    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/enable_cs_cmb
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.399 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_3/O
                         net (fo=5, routed)           0.527     6.926    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[6]
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_1/O
                         net (fo=6, routed)           0.488     7.537    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/E[0]
    SLICE_X2Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.508     8.532    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aclk
    SLICE_X2Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[7]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169     8.684    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 2.744ns (32.655%)  route 5.659ns (67.345%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.627    -0.866    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X6Y33          SRL16E                                       r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.762 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.805     1.568    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.435     2.127    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.251 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=2, routed)           0.560     2.811    d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124     2.935 r  d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=24, routed)          0.580     3.515    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.639 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_awready_INST_0_i_1/O
                         net (fo=4, routed)           0.621     4.260    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_data_reg_reg[0]
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.384 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/addr_sm_ns_IDLE_cmb_i_7/O
                         net (fo=5, routed)           0.558     4.943    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/enable_cs_cmb0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     5.067 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_addr_i[31]_i_3/O
                         net (fo=3, routed)           0.319     5.386    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/rw_flag_reg_reg
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124     5.510 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/bus2ip_addr_i[31]_i_1/O
                         net (fo=68, routed)          0.765     6.275    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/enable_cs_cmb
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.399 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_3/O
                         net (fo=5, routed)           0.527     6.926    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[6]
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_1/O
                         net (fo=6, routed)           0.488     7.537    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/E[0]
    SLICE_X2Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.508     8.532    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aclk
    SLICE_X2Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169     8.684    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 2.744ns (32.655%)  route 5.659ns (67.345%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.627    -0.866    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Clk
    SLICE_X6Y33          SRL16E                                       r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.762 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][Valid][0]_srl16/Q
                         net (fo=1, routed)           0.805     1.568    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/out[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     1.692 f  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/M_AXI_DC_WSTRB[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.435     2.127    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0]_0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124     2.251 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/M_AXI_DC_WVALID_INST_0/O
                         net (fo=2, routed)           0.560     2.811    d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124     2.935 r  d_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=24, routed)          0.580     3.515    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_wvalid
    SLICE_X4Y34          LUT6 (Prop_lut6_I3_O)        0.124     3.639 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/s_axi_mem_awready_INST_0_i_1/O
                         net (fo=4, routed)           0.621     4.260    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_data_reg_reg[0]
    SLICE_X7Y29          LUT3 (Prop_lut3_I0_O)        0.124     4.384 r  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/addr_sm_ns_IDLE_cmb_i_7/O
                         net (fo=5, routed)           0.558     4.943    d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/enable_cs_cmb0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.124     5.067 f  d_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/bus2ip_addr_i[31]_i_3/O
                         net (fo=3, routed)           0.319     5.386    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/rw_flag_reg_reg
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.124     5.510 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/bus2ip_addr_i[31]_i_1/O
                         net (fo=68, routed)          0.765     6.275    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/enable_cs_cmb
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124     6.399 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_3/O
                         net (fo=5, routed)           0.527     6.926    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[6]
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i[11]_i_1/O
                         net (fo=6, routed)           0.488     7.537    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/E[0]
    SLICE_X2Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.508     8.532    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aclk
    SLICE_X2Y29          FDRE                                         r  d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[9]/C
                         clock pessimism              0.563     9.095    
                         clock uncertainty           -0.243     8.853    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.169     8.684    d_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/BUS2IP_ADDR_GEN_DATA_WDTH_32.bus2ip_addr_i_reg[9]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  1.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.565    -0.599    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X47Y47         FDCE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=17, routed)          0.206    -0.252    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.835    -0.836    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.250    -0.586    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.276    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.565    -0.599    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X47Y47         FDCE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=17, routed)          0.206    -0.252    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.835    -0.836    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.250    -0.586    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.276    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.565    -0.599    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X47Y47         FDCE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=17, routed)          0.206    -0.252    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.835    -0.836    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.250    -0.586    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.276    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.565    -0.599    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X47Y47         FDCE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=17, routed)          0.206    -0.252    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.835    -0.836    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.250    -0.586    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.276    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.565    -0.599    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X47Y47         FDCE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=17, routed)          0.206    -0.252    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.835    -0.836    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.250    -0.586    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.276    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.565    -0.599    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X47Y47         FDCE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=17, routed)          0.206    -0.252    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.835    -0.836    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X46Y47         RAMD32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism              0.250    -0.586    
    SLICE_X46Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.276    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.565    -0.599    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X47Y47         FDCE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=17, routed)          0.206    -0.252    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X46Y47         RAMS32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.835    -0.836    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X46Y47         RAMS32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD/CLK
                         clock pessimism              0.250    -0.586    
    SLICE_X46Y47         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.276    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.565    -0.599    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X47Y47         FDCE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=17, routed)          0.206    -0.252    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD0
    SLICE_X46Y47         RAMS32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.835    -0.836    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X46Y47         RAMS32                                       r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism              0.250    -0.586    
    SLICE_X46Y47         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.276    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.561    -0.603    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X57Y31         FDRE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[10]/Q
                         net (fo=1, routed)           0.106    -0.356    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[1]
    RAMB36_X2Y6          RAMB36E1                                     r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.870    -0.801    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y6          RAMB36E1                                     r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.546    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155    -0.391    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_d_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.563    -0.601    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X57Y33         FDRE                                         r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.351    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[6]
    RAMB36_X2Y6          RAMB36E1                                     r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.870    -0.801    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y6          RAMB36E1                                     r  d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.546    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155    -0.391    d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_d_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4      d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4      d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6      d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6      d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3      d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3      d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4      d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4      d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y24     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y24     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y19     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y19     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y26     d_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_d_clk_wiz_0_0
  To Clock:  clkfbout_d_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_d_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    d_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_d_clk_wiz_0_0
  To Clock:  clk_out1_d_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.674%)  route 0.664ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.554    -0.939    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X40Y53         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDPE (Prop_fdpe_C_Q)         0.419    -0.520 f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.664     0.144    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X37Y51         FDPE                                         f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.436     8.460    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X37Y51         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.561     9.021    
                         clock uncertainty           -0.243     8.778    
    SLICE_X37Y51         FDPE (Recov_fdpe_C_PRE)     -0.534     8.244    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.674%)  route 0.664ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.554    -0.939    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X40Y53         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDPE (Prop_fdpe_C_Q)         0.419    -0.520 f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.664     0.144    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X37Y51         FDPE                                         f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.436     8.460    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X37Y51         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.561     9.021    
                         clock uncertainty           -0.243     8.778    
    SLICE_X37Y51         FDPE (Recov_fdpe_C_PRE)     -0.534     8.244    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.120ns  (required time - arrival time)
  Source:                 d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.054%)  route 0.577ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.624    -0.869    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X7Y51          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDPE (Prop_fdpe_C_Q)         0.419    -0.450 f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.577     0.127    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X8Y51          FDPE                                         f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.441     8.465    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X8Y51          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.561     9.026    
                         clock uncertainty           -0.243     8.783    
    SLICE_X8Y51          FDPE (Recov_fdpe_C_PRE)     -0.536     8.247    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  8.120    

Slack (MET) :             8.120ns  (required time - arrival time)
  Source:                 d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.054%)  route 0.577ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.624    -0.869    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X7Y51          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDPE (Prop_fdpe_C_Q)         0.419    -0.450 f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.577     0.127    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X8Y51          FDPE                                         f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.441     8.465    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X8Y51          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.561     9.026    
                         clock uncertainty           -0.243     8.783    
    SLICE_X8Y51          FDPE (Recov_fdpe_C_PRE)     -0.536     8.247    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  8.120    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.429%)  route 0.644ns (60.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.571    -0.922    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X49Y48         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDPE (Prop_fdpe_C_Q)         0.419    -0.503 f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.644     0.141    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X48Y48         FDPE                                         f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.452     8.476    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X48Y48         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.580     9.056    
                         clock uncertainty           -0.243     8.814    
    SLICE_X48Y48         FDPE (Recov_fdpe_C_PRE)     -0.534     8.280    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.429%)  route 0.644ns (60.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.571    -0.922    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X49Y48         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDPE (Prop_fdpe_C_Q)         0.419    -0.503 f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.644     0.141    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X48Y48         FDPE                                         f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.452     8.476    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X48Y48         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.580     9.056    
                         clock uncertainty           -0.243     8.814    
    SLICE_X48Y48         FDPE (Recov_fdpe_C_PRE)     -0.534     8.280    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.478ns (47.872%)  route 0.520ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.553    -0.940    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X38Y54         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.478    -0.462 f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.520     0.058    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X36Y54         FDPE                                         f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.435     8.459    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X36Y54         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.576     9.035    
                         clock uncertainty           -0.243     8.792    
    SLICE_X36Y54         FDPE (Recov_fdpe_C_PRE)     -0.530     8.262    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.478ns (47.872%)  route 0.520ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.553    -0.940    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X38Y54         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.478    -0.462 f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.520     0.058    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X36Y54         FDPE                                         f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.435     8.459    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X36Y54         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.576     9.035    
                         clock uncertainty           -0.243     8.792    
    SLICE_X36Y54         FDPE (Recov_fdpe_C_PRE)     -0.530     8.262    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.043%)  route 0.532ns (55.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.553    -0.940    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X44Y60         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDPE (Prop_fdpe_C_Q)         0.419    -0.521 f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.532     0.011    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X43Y60         FDPE                                         f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.435     8.459    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X43Y60         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.561     9.020    
                         clock uncertainty           -0.243     8.777    
    SLICE_X43Y60         FDPE (Recov_fdpe_C_PRE)     -0.534     8.243    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_d_clk_wiz_0_0 rise@10.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.043%)  route 0.532ns (55.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.553    -0.940    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X44Y60         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDPE (Prop_fdpe_C_Q)         0.419    -0.521 f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.532     0.011    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X43Y60         FDPE                                         f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        1.435     8.459    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X43Y60         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.561     9.020    
                         clock uncertainty           -0.243     8.777    
    SLICE_X43Y60         FDPE (Recov_fdpe_C_PRE)     -0.534     8.243    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.243    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  8.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.586%)  route 0.195ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.590    -0.574    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X4Y57          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.128    -0.446 f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.195    -0.250    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X3Y57          FDPE                                         f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.862    -0.808    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X3Y57          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.273    -0.535    
    SLICE_X3Y57          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.684    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.586%)  route 0.195ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.590    -0.574    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X4Y57          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.128    -0.446 f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.195    -0.250    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X3Y57          FDPE                                         f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.862    -0.808    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X3Y57          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.273    -0.535    
    SLICE_X3Y57          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.684    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.586%)  route 0.195ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.560    -0.604    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X44Y60         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.476 f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.195    -0.280    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X43Y60         FDPE                                         f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.829    -0.842    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X43Y60         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.273    -0.569    
    SLICE_X43Y60         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.718    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.586%)  route 0.195ns (60.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.560    -0.604    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X44Y60         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDPE (Prop_fdpe_C_Q)         0.128    -0.476 f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.195    -0.280    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X43Y60         FDPE                                         f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.829    -0.842    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X43Y60         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.273    -0.569    
    SLICE_X43Y60         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.718    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.647%)  route 0.183ns (55.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.561    -0.603    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X38Y54         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.148    -0.455 f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183    -0.271    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X36Y54         FDPE                                         f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.829    -0.841    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X36Y54         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254    -0.587    
    SLICE_X36Y54         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.735    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.647%)  route 0.183ns (55.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.561    -0.603    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X38Y54         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.148    -0.455 f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.183    -0.271    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X36Y54         FDPE                                         f  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.829    -0.841    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X36Y54         FDPE                                         r  d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.254    -0.587    
    SLICE_X36Y54         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.735    d_i/SPI_S/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.839%)  route 0.239ns (65.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.561    -0.603    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X40Y53         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDPE (Prop_fdpe_C_Q)         0.128    -0.475 f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.239    -0.235    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X37Y51         FDPE                                         f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.830    -0.840    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X37Y51         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.273    -0.567    
    SLICE_X37Y51         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.716    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.839%)  route 0.239ns (65.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.561    -0.603    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X40Y53         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDPE (Prop_fdpe_C_Q)         0.128    -0.475 f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.239    -0.235    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X37Y51         FDPE                                         f  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.830    -0.840    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X37Y51         FDPE                                         r  d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.273    -0.567    
    SLICE_X37Y51         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.716    d_i/SPI_M/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.708%)  route 0.263ns (67.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.592    -0.572    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X7Y51          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDPE (Prop_fdpe_C_Q)         0.128    -0.444 f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.263    -0.180    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X8Y51          FDPE                                         f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.834    -0.836    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X8Y51          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.273    -0.563    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.125    -0.688    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_d_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_d_clk_wiz_0_0 rise@0.000ns - clk_out1_d_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.708%)  route 0.263ns (67.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.592    -0.572    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X7Y51          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDPE (Prop_fdpe_C_Q)         0.128    -0.444 f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.263    -0.180    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X8Y51          FDPE                                         f  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_d_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    d_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  d_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    d_i/clk_wiz_0/inst/clk_in1_d_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  d_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    d_i/clk_wiz_0/inst/clk_out1_d_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  d_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4370, routed)        0.834    -0.836    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X8Y51          FDPE                                         r  d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.273    -0.563    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.125    -0.688    d_i/QSPI_FLASH/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.507    





