{
    "TRA": 57,
    "CP": 23,
    "ACC": 40.35087719298245,
    "TRR": 19,
    "TRRC": 16,
    "TRRW": 3,
    "ACCRR": 84.21052631578947,
    "MISSREGS": [],
    "MISSCATS": [
        "0x4002001c",
        "0x40020030",
        "0x40020044",
        "0x40020058",
        "0x40020084",
        "0x40020088",
        "0x4002008c"
    ],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x40000000",
            "0x4000000c",
            "14.4.4TIM1 and TIM8 DMA/interrupt enable register (TIMx_DIER)   ",
            "CR",
            "DR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40000000",
            "0x40000010",
            "TIM1 and TIM8 status register (TIMx_SR)   ",
            "SR",
            "DR",
            1,
            1,
            "NO",
            ""
        ],
        [
            "0x40010400",
            "0x40010400",
            "Interrupt mask register (EXTI_IMR) ",
            "CR",
            "SR",
            1,
            0,
            "NO",
            ""
        ]
    ],
    "NUMPER": 12,
    "NUMSRSITES": 13,
    "SRSITES": [
        "0x8003218",
        "0x80039dc",
        "0x800324e",
        "0x8003a7c",
        "0x8001746",
        "0x8003b1c",
        "0x8003230",
        "0x80038ce",
        "0x8003acc",
        "0x80031f2",
        "0x8003a2c",
        "0x800395e",
        "0x8001cac"
    ],
    "INTERRUPTS": [
        32,
        33,
        56,
        39,
        44,
        47,
        48,
        22,
        23,
        24,
        25,
        26
    ],
    "NUMINTERRUPTS": 12
}