
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.16

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.07 source latency vl[0]$_DFF_PP0_/CK ^
  -0.07 target latency vl[0]$_DFF_PP0_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[0]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    1.73    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input1/A (BUF_X2)
     1   11.01    0.01    0.03    3.03 v input1/Z (BUF_X2)
                                         net1 (net)
                  0.01    0.00    3.03 v _43_/A (INV_X8)
    37   76.05    0.02    0.03    3.06 ^ _43_/ZN (INV_X8)
                                         _00_ (net)
                  0.02    0.00    3.06 ^ vl[0]$_DFF_PP0_/RN (DFFR_X1)
                                  3.06   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    5.29    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   10.14    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     8   16.33    0.02    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.02    0.00    0.07 ^ vl[0]$_DFF_PP0_/CK (DFFR_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.21    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -3.06   data arrival time
-----------------------------------------------------------------------------
                                  2.77   slack (MET)


Startpoint: vtype[6]$_DFF_PP1_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vtype[6]$_DFF_PP1_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    5.29    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   10.14    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    12   14.92    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ vtype[6]$_DFF_PP1_/CK (DFFS_X1)
     1    2.23    0.01    0.09    0.17 ^ vtype[6]$_DFF_PP1_/Q (DFFS_X1)
                                         vtype[6] (net)
                  0.01    0.00    0.17 ^ _79_/A (MUX2_X1)
     2    3.94    0.01    0.04    0.21 ^ _79_/Z (MUX2_X1)
                                         net83 (net)
                  0.01    0.00    0.21 ^ vtype[6]$_DFF_PP1_/D (DFFS_X1)
                                  0.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    5.29    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   10.14    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    12   14.92    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ vtype[6]$_DFF_PP1_/CK (DFFS_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.09   library hold time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vtype[6]$_DFF_PP1_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    1.73    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input1/A (BUF_X2)
     1   11.01    0.01    0.03    3.03 v input1/Z (BUF_X2)
                                         net1 (net)
                  0.01    0.00    3.03 v _43_/A (INV_X8)
    37   76.05    0.02    0.03    3.06 ^ _43_/ZN (INV_X8)
                                         _00_ (net)
                  0.02    0.01    3.06 ^ vtype[6]$_DFF_PP1_/SN (DFFS_X1)
                                  3.06   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock source latency
     1    5.29    0.00    0.00   15.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   15.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   10.14    0.01    0.03   15.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00   15.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    12   14.92    0.01    0.04   15.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00   15.07 ^ vtype[6]$_DFF_PP1_/CK (DFFS_X1)
                          0.00   15.07   clock reconvergence pessimism
                          0.05   15.12   library recovery time
                                 15.12   data required time
-----------------------------------------------------------------------------
                                 15.12   data required time
                                 -3.06   data arrival time
-----------------------------------------------------------------------------
                                 12.06   slack (MET)


Startpoint: vxrm_data_in[1] (input port clocked by clk)
Endpoint: vxrm_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1   24.13    0.00    0.00    3.00 v vxrm_data_in[1] (in)
                                         vxrm_data_in[1] (net)
                  0.00    0.00    3.00 v input41/A (BUF_X32)
     1   41.04    0.00    0.02    3.02 v input41/Z (BUF_X32)
                                         net41 (net)
                  0.03    0.02    3.04 v wire94/A (BUF_X8)
     1   42.55    0.01    0.04    3.08 v wire94/Z (BUF_X8)
                                         net94 (net)
                  0.03    0.03    3.11 v wire93/A (BUF_X16)
     1   78.13    0.01    0.04    3.14 v wire93/Z (BUF_X16)
                                         net93 (net)
                  0.10    0.08    3.22 v wire92/A (BUF_X32)
     1   77.07    0.01    0.05    3.27 v wire92/Z (BUF_X32)
                                         net92 (net)
                  0.09    0.08    3.35 v wire91/A (BUF_X32)
     1   77.37    0.01    0.05    3.40 v wire91/Z (BUF_X32)
                                         net91 (net)
                  0.09    0.08    3.48 v wire90/A (BUF_X32)
     1   76.06    0.01    0.05    3.53 v wire90/Z (BUF_X32)
                                         net90 (net)
                  0.09    0.07    3.61 v wire89/A (BUF_X32)
     1   54.63    0.01    0.05    3.66 v wire89/Z (BUF_X32)
                                         net89 (net)
                  0.05    0.04    3.70 v _83_/B (MUX2_X1)
     3    7.01    0.02    0.09    3.79 v _83_/Z (MUX2_X1)
                                         net47 (net)
                  0.02    0.00    3.79 v _95_/A (BUF_X1)
     1    2.36    0.01    0.03    3.82 v _95_/Z (BUF_X1)
                                         net87 (net)
                  0.01    0.00    3.82 v output87/A (BUF_X1)
     1    0.30    0.00    0.02    3.84 v output87/Z (BUF_X1)
                                         vxrm_data_out[1] (net)
                  0.00    0.00    3.84 v vxrm_data_out[1] (out)
                                  3.84   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -3.84   data arrival time
-----------------------------------------------------------------------------
                                  8.16   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vtype[6]$_DFF_PP1_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    1.73    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input1/A (BUF_X2)
     1   11.01    0.01    0.03    3.03 v input1/Z (BUF_X2)
                                         net1 (net)
                  0.01    0.00    3.03 v _43_/A (INV_X8)
    37   76.05    0.02    0.03    3.06 ^ _43_/ZN (INV_X8)
                                         _00_ (net)
                  0.02    0.01    3.06 ^ vtype[6]$_DFF_PP1_/SN (DFFS_X1)
                                  3.06   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock source latency
     1    5.29    0.00    0.00   15.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   15.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   10.14    0.01    0.03   15.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00   15.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    12   14.92    0.01    0.04   15.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00   15.07 ^ vtype[6]$_DFF_PP1_/CK (DFFS_X1)
                          0.00   15.07   clock reconvergence pessimism
                          0.05   15.12   library recovery time
                                 15.12   data required time
-----------------------------------------------------------------------------
                                 15.12   data required time
                                 -3.06   data arrival time
-----------------------------------------------------------------------------
                                 12.06   slack (MET)


Startpoint: vxrm_data_in[1] (input port clocked by clk)
Endpoint: vxrm_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1   24.13    0.00    0.00    3.00 v vxrm_data_in[1] (in)
                                         vxrm_data_in[1] (net)
                  0.00    0.00    3.00 v input41/A (BUF_X32)
     1   41.04    0.00    0.02    3.02 v input41/Z (BUF_X32)
                                         net41 (net)
                  0.03    0.02    3.04 v wire94/A (BUF_X8)
     1   42.55    0.01    0.04    3.08 v wire94/Z (BUF_X8)
                                         net94 (net)
                  0.03    0.03    3.11 v wire93/A (BUF_X16)
     1   78.13    0.01    0.04    3.14 v wire93/Z (BUF_X16)
                                         net93 (net)
                  0.10    0.08    3.22 v wire92/A (BUF_X32)
     1   77.07    0.01    0.05    3.27 v wire92/Z (BUF_X32)
                                         net92 (net)
                  0.09    0.08    3.35 v wire91/A (BUF_X32)
     1   77.37    0.01    0.05    3.40 v wire91/Z (BUF_X32)
                                         net91 (net)
                  0.09    0.08    3.48 v wire90/A (BUF_X32)
     1   76.06    0.01    0.05    3.53 v wire90/Z (BUF_X32)
                                         net90 (net)
                  0.09    0.07    3.61 v wire89/A (BUF_X32)
     1   54.63    0.01    0.05    3.66 v wire89/Z (BUF_X32)
                                         net89 (net)
                  0.05    0.04    3.70 v _83_/B (MUX2_X1)
     3    7.01    0.02    0.09    3.79 v _83_/Z (MUX2_X1)
                                         net47 (net)
                  0.02    0.00    3.79 v _95_/A (BUF_X1)
     1    2.36    0.01    0.03    3.82 v _95_/Z (BUF_X1)
                                         net87 (net)
                  0.01    0.00    3.82 v output87/A (BUF_X1)
     1    0.30    0.00    0.02    3.84 v output87/Z (BUF_X1)
                                         vxrm_data_out[1] (net)
                  0.00    0.00    3.84 v vxrm_data_out[1] (out)
                                  3.84   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -3.84   data arrival time
-----------------------------------------------------------------------------
                                  8.16   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.17621004581451416

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8876

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
53.21567916870117

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
60.501094818115234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8796

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: vsstatus[6]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: vsstatus[6]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ vsstatus[6]$_DFF_PP0_/CK (DFFR_X1)
   0.10    0.17 v vsstatus[6]$_DFF_PP0_/Q (DFFR_X1)
   0.07    0.24 v _60_/Z (MUX2_X1)
   0.00    0.24 v vsstatus[6]$_DFF_PP0_/D (DFFR_X1)
           0.24   data arrival time

  15.00   15.00   clock clk (rise edge)
   0.00   15.00   clock source latency
   0.00   15.00 ^ clk (in)
   0.03   15.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04   15.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00   15.07 ^ vsstatus[6]$_DFF_PP0_/CK (DFFR_X1)
   0.00   15.07   clock reconvergence pessimism
  -0.04   15.03   library setup time
          15.03   data required time
---------------------------------------------------------
          15.03   data required time
          -0.24   data arrival time
---------------------------------------------------------
          14.80   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: vtype[6]$_DFF_PP1_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vtype[6]$_DFF_PP1_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ vtype[6]$_DFF_PP1_/CK (DFFS_X1)
   0.09    0.17 ^ vtype[6]$_DFF_PP1_/Q (DFFS_X1)
   0.04    0.21 ^ _79_/Z (MUX2_X1)
   0.00    0.21 ^ vtype[6]$_DFF_PP1_/D (DFFS_X1)
           0.21   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ vtype[6]$_DFF_PP1_/CK (DFFS_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.09   library hold time
           0.09   data required time
---------------------------------------------------------
           0.09   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0729

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0742

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.8437

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
8.1563

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
212.199183

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.38e-05   7.29e-07   3.18e-06   1.77e-05  27.0%
Combinational          1.37e-05   8.18e-06   1.55e-05   3.73e-05  57.0%
Clock                  4.40e-06   5.73e-06   2.68e-07   1.04e-05  15.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.18e-05   1.46e-05   1.89e-05   6.54e-05 100.0%
                          48.7%      22.4%      28.9%
