{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 20:50:07 2017 " "Info: Processing started: Wed Nov 01 20:50:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experiment3Test1 -c experiment3Test1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off experiment3Test1 -c experiment3Test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment3Test1 EP3C40F780C8 " "Info: Selected device EP3C40F780C8 for design \"experiment3Test1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C8 " "Info: Device EP3C55F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C8 " "Info: Device EP3C80F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780C8 " "Info: Device EP3C120F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Qs " "Info: Pin Qs not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { Qs } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 9 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Qs } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[0\] " "Info: Pin TEST\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[0] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[1\] " "Info: Pin TEST\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[1] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[2\] " "Info: Pin TEST\[2\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[2] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[3\] " "Info: Pin TEST\[3\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[3] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[4\] " "Info: Pin TEST\[4\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[4] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[5\] " "Info: Pin TEST\[5\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[5] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[6\] " "Info: Pin TEST\[6\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[6] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[7\] " "Info: Pin TEST\[7\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[7] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[8\] " "Info: Pin TEST\[8\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[8] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[9\] " "Info: Pin TEST\[9\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[9] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[10\] " "Info: Pin TEST\[10\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[10] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[11\] " "Info: Pin TEST\[11\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[11] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[12\] " "Info: Pin TEST\[12\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[12] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[13\] " "Info: Pin TEST\[13\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[13] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[14\] " "Info: Pin TEST\[14\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[14] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST\[15\] " "Info: Pin TEST\[15\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { TEST[15] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BC " "Info: Pin BC not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { BC } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 7 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { BC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[8\] " "Info: Pin input\[8\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { input[8] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 8 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { CLK } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 6 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[0\] " "Info: Pin input\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { input[0] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 8 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[1\] " "Info: Pin input\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { input[1] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 8 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[2\] " "Info: Pin input\[2\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { input[2] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 8 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[3\] " "Info: Pin input\[3\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { input[3] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 8 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[4\] " "Info: Pin input\[4\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { input[4] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 8 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[5\] " "Info: Pin input\[5\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { input[5] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 8 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[6\] " "Info: Pin input\[6\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { input[6] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 8 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[7\] " "Info: Pin input\[7\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { input[7] } } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 8 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment3Test1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'experiment3Test1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "Critical Warning: From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node CLK~input (placed in PIN J2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 6 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 2.5V 10 17 0 " "Info: Number of I/O pins in group: 27 (unused VREF, 2.5V VCCIO, 10 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 56 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 67 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.844 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.844" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -16.844 (VIOLATED) " "Info: Path #1: Setup slack is -16.844 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : \\P1:B\[7\] " "Info: From Node    : \\P1:B\[7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TEST\[15\]~reg0 " "Info: To Node      : TEST\[15\]~reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Info: Launch Clock : CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Info: Latch Clock  : CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.042      3.042  R        clock network delay " "Info:      3.042      3.042  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.303      0.261     uTco  \\P1:B\[7\] " "Info:      3.303      0.261     uTco  \\P1:B\[7\]" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { \P1:B[7] } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.303      0.000 RR  CELL  \\P1:B\[7\]\|q " "Info:      3.303      0.000 RR  CELL  \\P1:B\[7\]\|q" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { \P1:B[7] } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294     -0.009 RR    IC  B~17\|dataa " "Info:      3.294     -0.009 RR    IC  B~17\|dataa" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { B~17 } "NODE_NAME" } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.699      0.405 RR  CELL  B~17\|combout " "Info:      3.699      0.405 RR  CELL  B~17\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { B~17 } "NODE_NAME" } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.264      0.565 RR    IC  A~86\|dataa " "Info:      4.264      0.565 RR    IC  A~86\|dataa" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { A~86 } "NODE_NAME" } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 22 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.717      0.453 RR  CELL  A~86\|combout " "Info:      4.717      0.453 RR  CELL  A~86\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { A~86 } "NODE_NAME" } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 22 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.247      0.530 RR    IC  Add1~22\|dataa " "Info:      5.247      0.530 RR    IC  Add1~22\|dataa" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~22 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.768      0.521 RR  CELL  Add1~22\|cout " "Info:      5.768      0.521 RR  CELL  Add1~22\|cout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~23 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.768      0.000 RR    IC  Add1~25\|cin " "Info:      5.768      0.000 RR    IC  Add1~25\|cin" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~25 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.345      0.577 RF  CELL  Add1~25\|combout " "Info:      6.345      0.577 RF  CELL  Add1~25\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~25 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.180      0.835 FF    IC  Add1~29\|datad " "Info:      7.180      0.835 FF    IC  Add1~29\|datad" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~29 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.319      0.139 FF  CELL  Add1~29\|combout " "Info:      7.319      0.139 FF  CELL  Add1~29\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add1~29 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.198      0.879 FF    IC  Add2~20\|dataa " "Info:      8.198      0.879 FF    IC  Add2~20\|dataa" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add2~20 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.590      0.392 FF  CELL  Add2~20\|cout " "Info:      8.590      0.392 FF  CELL  Add2~20\|cout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add2~21 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.590      0.000 FF    IC  Add2~23\|cin " "Info:      8.590      0.000 FF    IC  Add2~23\|cin" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add2~23 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.663      0.073 FR  CELL  Add2~23\|cout " "Info:      8.663      0.073 FR  CELL  Add2~23\|cout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add2~24 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.663      0.000 RR    IC  Add2~26\|cin " "Info:      8.663      0.000 RR    IC  Add2~26\|cin" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add2~26 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.240      0.577 RF  CELL  Add2~26\|combout " "Info:      9.240      0.577 RF  CELL  Add2~26\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add2~26 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.770      0.530 FF    IC  Add2~28\|datad " "Info:      9.770      0.530 FF    IC  Add2~28\|datad" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add2~28 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.909      0.139 FF  CELL  Add2~28\|combout " "Info:      9.909      0.139 FF  CELL  Add2~28\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add2~28 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.147      0.238 FF    IC  Add3~23\|dataa " "Info:     10.147      0.238 FF    IC  Add3~23\|dataa" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~23 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.699      0.552 FR  CELL  Add3~23\|cout " "Info:     10.699      0.552 FR  CELL  Add3~23\|cout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~24 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.699      0.000 RR    IC  Add3~26\|cin " "Info:     10.699      0.000 RR    IC  Add3~26\|cin" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~26 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.276      0.577 RF  CELL  Add3~26\|combout " "Info:     11.276      0.577 RF  CELL  Add3~26\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~26 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.514      0.238 FF    IC  Add3~28\|datad " "Info:     11.514      0.238 FF    IC  Add3~28\|datad" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~28 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.653      0.139 FF  CELL  Add3~28\|combout " "Info:     11.653      0.139 FF  CELL  Add3~28\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add3~28 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.183      0.530 FF    IC  Add4~23\|dataa " "Info:     12.183      0.530 FF    IC  Add4~23\|dataa" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~23 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.735      0.552 FR  CELL  Add4~23\|cout " "Info:     12.735      0.552 FR  CELL  Add4~23\|cout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~24 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.735      0.000 RR    IC  Add4~26\|cin " "Info:     12.735      0.000 RR    IC  Add4~26\|cin" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~26 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.312      0.577 RF  CELL  Add4~26\|combout " "Info:     13.312      0.577 RF  CELL  Add4~26\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~26 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.191      0.879 FF    IC  Add4~28\|datad " "Info:     14.191      0.879 FF    IC  Add4~28\|datad" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~28 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.330      0.139 FF  CELL  Add4~28\|combout " "Info:     14.330      0.139 FF  CELL  Add4~28\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~28 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.165      0.835 FF    IC  Add5~23\|dataa " "Info:     15.165      0.835 FF    IC  Add5~23\|dataa" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~23 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.717      0.552 FR  CELL  Add5~23\|cout " "Info:     15.717      0.552 FR  CELL  Add5~23\|cout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~24 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.717      0.000 RR    IC  Add5~26\|cin " "Info:     15.717      0.000 RR    IC  Add5~26\|cin" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~26 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.294      0.577 RF  CELL  Add5~26\|combout " "Info:     16.294      0.577 RF  CELL  Add5~26\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~26 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.532      0.238 FF    IC  Add5~28\|datad " "Info:     16.532      0.238 FF    IC  Add5~28\|datad" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~28 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.671      0.139 FF  CELL  Add5~28\|combout " "Info:     16.671      0.139 FF  CELL  Add5~28\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add5~28 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.201      0.530 FF    IC  Add6~18\|dataa " "Info:     17.201      0.530 FF    IC  Add6~18\|dataa" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add6~18 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.753      0.552 FR  CELL  Add6~18\|cout " "Info:     17.753      0.552 FR  CELL  Add6~18\|cout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add6~19 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.753      0.000 RR    IC  Add6~20\|cin " "Info:     17.753      0.000 RR    IC  Add6~20\|cin" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add6~20 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.330      0.577 RF  CELL  Add6~20\|combout " "Info:     18.330      0.577 RF  CELL  Add6~20\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add6~20 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.568      0.238 FF    IC  Add6~22\|datad " "Info:     18.568      0.238 FF    IC  Add6~22\|datad" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add6~22 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.707      0.139 FF  CELL  Add6~22\|combout " "Info:     18.707      0.139 FF  CELL  Add6~22\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add6~22 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.237      0.530 FF    IC  Add7~23\|dataa " "Info:     19.237      0.530 FF    IC  Add7~23\|dataa" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add7~23 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.789      0.552 FR  CELL  Add7~23\|cout " "Info:     19.789      0.552 FR  CELL  Add7~23\|cout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add7~24 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.789      0.000 RR    IC  Add7~26\|cin " "Info:     19.789      0.000 RR    IC  Add7~26\|cin" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add7~26 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.366      0.577 RF  CELL  Add7~26\|combout " "Info:     20.366      0.577 RF  CELL  Add7~26\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add7~26 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.604      0.238 FF    IC  Add7~28\|datad " "Info:     20.604      0.238 FF    IC  Add7~28\|datad" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add7~28 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.743      0.139 FF  CELL  Add7~28\|combout " "Info:     20.743      0.139 FF  CELL  Add7~28\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add7~28 } "NODE_NAME" } } { "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "e:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.743      0.000 FF    IC  TEST\[15\]~reg0\|d " "Info:     20.743      0.000 FF    IC  TEST\[15\]~reg0\|d" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[15]~reg0 } "NODE_NAME" } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.858      0.115 FF  CELL  TEST\[15\]~reg0 " "Info:     20.858      0.115 FF  CELL  TEST\[15\]~reg0" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[15]~reg0 } "NODE_NAME" } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.993      2.993  R        clock network delay " "Info:      3.993      2.993  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.014      0.021     uTsu  TEST\[15\]~reg0 " "Info:      4.014      0.021     uTsu  TEST\[15\]~reg0" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST[15]~reg0 } "NODE_NAME" } } { "experiment3Test1.vhd" "" { Text "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.vhd" 24 0 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.858 " "Info: Data Arrival Time  :    20.858" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.014 " "Info: Data Required Time :     4.014" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -16.844 (VIOLATED) " "Info: Slack              :   -16.844 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X56_Y33 X67_Y43 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y33 to location X67_Y43" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.fit.smsg " "Info: Generated suppressed messages file E:/Computer Organization Experiment/Experiment3Test1/experiment3Test1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Info: Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 20:50:24 2017 " "Info: Processing ended: Wed Nov 01 20:50:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
