{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543323723242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543323723336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 13:02:03 2018 " "Processing started: Tue Nov 27 13:02:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543323723336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323723336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323723336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543323727585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543323727585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/architecture.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/architecture.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture " "Found entity 1: architecture" {  } { { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323753772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323753772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "architecture/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323753850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323753850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "architecture/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323753897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323753897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_irq_mapper " "Found entity 1: architecture_irq_mapper" {  } { { "architecture/synthesis/submodules/architecture_irq_mapper.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323753944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323753944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0 " "Found entity 1: architecture_mm_interconnect_0" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323753991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323753991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_avalon_st_adapter " "Found entity 1: architecture_mm_interconnect_0_avalon_st_adapter" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: architecture_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_rsp_mux_001 " "Found entity 1: architecture_mm_interconnect_0_rsp_mux_001" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file architecture/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "architecture/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754178 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "architecture/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_rsp_mux " "Found entity 1: architecture_mm_interconnect_0_rsp_mux" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_rsp_demux_003 " "Found entity 1: architecture_mm_interconnect_0_rsp_demux_003" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_rsp_demux " "Found entity 1: architecture_mm_interconnect_0_rsp_demux" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_cmd_mux_003 " "Found entity 1: architecture_mm_interconnect_0_cmd_mux_003" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_cmd_mux " "Found entity 1: architecture_mm_interconnect_0_cmd_mux" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_cmd_demux_001 " "Found entity 1: architecture_mm_interconnect_0_cmd_demux_001" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_cmd_demux " "Found entity 1: architecture_mm_interconnect_0_cmd_demux" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel architecture_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at architecture_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543323754491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel architecture_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at architecture_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543323754506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_router_005_default_decode " "Found entity 1: architecture_mm_interconnect_0_router_005_default_decode" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754522 ""} { "Info" "ISGN_ENTITY_NAME" "2 architecture_mm_interconnect_0_router_005 " "Found entity 2: architecture_mm_interconnect_0_router_005" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel architecture_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at architecture_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543323754553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel architecture_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at architecture_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543323754569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_router_002_default_decode " "Found entity 1: architecture_mm_interconnect_0_router_002_default_decode" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754584 ""} { "Info" "ISGN_ENTITY_NAME" "2 architecture_mm_interconnect_0_router_002 " "Found entity 2: architecture_mm_interconnect_0_router_002" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel architecture_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at architecture_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543323754616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel architecture_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at architecture_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543323754616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_router_001_default_decode " "Found entity 1: architecture_mm_interconnect_0_router_001_default_decode" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754631 ""} { "Info" "ISGN_ENTITY_NAME" "2 architecture_mm_interconnect_0_router_001 " "Found entity 2: architecture_mm_interconnect_0_router_001" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel architecture_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at architecture_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543323754678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel architecture_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at architecture_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543323754678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_mm_interconnect_0_router_default_decode " "Found entity 1: architecture_mm_interconnect_0_router_default_decode" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754694 ""} { "Info" "ISGN_ENTITY_NAME" "2 architecture_mm_interconnect_0_router " "Found entity 2: architecture_mm_interconnect_0_router" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "architecture/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "architecture/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "architecture/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "architecture/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "architecture/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323754975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323754975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "architecture/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "architecture/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_nios2_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_nios2_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_nios2_custom_instruction_master_multi_xconnect " "Found entity 1: architecture_nios2_custom_instruction_master_multi_xconnect" {  } { { "architecture/synthesis/submodules/architecture_nios2_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "architecture/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file architecture/synthesis/submodules/architecture_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_uart_tx " "Found entity 1: architecture_uart_tx" {  } { { "architecture/synthesis/submodules/architecture_uart.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755303 ""} { "Info" "ISGN_ENTITY_NAME" "2 architecture_uart_rx_stimulus_source " "Found entity 2: architecture_uart_rx_stimulus_source" {  } { { "architecture/synthesis/submodules/architecture_uart.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755303 ""} { "Info" "ISGN_ENTITY_NAME" "3 architecture_uart_rx " "Found entity 3: architecture_uart_rx" {  } { { "architecture/synthesis/submodules/architecture_uart.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755303 ""} { "Info" "ISGN_ENTITY_NAME" "4 architecture_uart_regs " "Found entity 4: architecture_uart_regs" {  } { { "architecture/synthesis/submodules/architecture_uart.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755303 ""} { "Info" "ISGN_ENTITY_NAME" "5 architecture_uart " "Found entity 5: architecture_uart" {  } { { "architecture/synthesis/submodules/architecture_uart.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_po.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_po.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_po " "Found entity 1: architecture_po" {  } { { "architecture/synthesis/submodules/architecture_po.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_po.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_pi.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_pi.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_pi " "Found entity 1: architecture_pi" {  } { { "architecture/synthesis/submodules/architecture_pi.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_pi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_nios2 " "Found entity 1: architecture_nios2" {  } { { "architecture/synthesis/submodules/architecture_nios2.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file architecture/synthesis/submodules/architecture_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_nios2_cpu_register_bank_a_module " "Found entity 1: architecture_nios2_cpu_register_bank_a_module" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "2 architecture_nios2_cpu_register_bank_b_module " "Found entity 2: architecture_nios2_cpu_register_bank_b_module" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "3 architecture_nios2_cpu_nios2_oci_debug " "Found entity 3: architecture_nios2_cpu_nios2_oci_debug" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "4 architecture_nios2_cpu_nios2_oci_break " "Found entity 4: architecture_nios2_cpu_nios2_oci_break" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "5 architecture_nios2_cpu_nios2_oci_xbrk " "Found entity 5: architecture_nios2_cpu_nios2_oci_xbrk" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "6 architecture_nios2_cpu_nios2_oci_dbrk " "Found entity 6: architecture_nios2_cpu_nios2_oci_dbrk" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "7 architecture_nios2_cpu_nios2_oci_itrace " "Found entity 7: architecture_nios2_cpu_nios2_oci_itrace" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "8 architecture_nios2_cpu_nios2_oci_td_mode " "Found entity 8: architecture_nios2_cpu_nios2_oci_td_mode" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "9 architecture_nios2_cpu_nios2_oci_dtrace " "Found entity 9: architecture_nios2_cpu_nios2_oci_dtrace" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "10 architecture_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: architecture_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "11 architecture_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: architecture_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "12 architecture_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: architecture_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "13 architecture_nios2_cpu_nios2_oci_fifo " "Found entity 13: architecture_nios2_cpu_nios2_oci_fifo" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "14 architecture_nios2_cpu_nios2_oci_pib " "Found entity 14: architecture_nios2_cpu_nios2_oci_pib" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "15 architecture_nios2_cpu_nios2_oci_im " "Found entity 15: architecture_nios2_cpu_nios2_oci_im" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "16 architecture_nios2_cpu_nios2_performance_monitors " "Found entity 16: architecture_nios2_cpu_nios2_performance_monitors" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "17 architecture_nios2_cpu_nios2_avalon_reg " "Found entity 17: architecture_nios2_cpu_nios2_avalon_reg" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "18 architecture_nios2_cpu_ociram_sp_ram_module " "Found entity 18: architecture_nios2_cpu_ociram_sp_ram_module" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "19 architecture_nios2_cpu_nios2_ocimem " "Found entity 19: architecture_nios2_cpu_nios2_ocimem" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "20 architecture_nios2_cpu_nios2_oci " "Found entity 20: architecture_nios2_cpu_nios2_oci" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""} { "Info" "ISGN_ENTITY_NAME" "21 architecture_nios2_cpu " "Found entity 21: architecture_nios2_cpu" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_nios2_cpu_debug_slave_sysclk " "Found entity 1: architecture_nios2_cpu_debug_slave_sysclk" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_nios2_cpu_debug_slave_tck " "Found entity 1: architecture_nios2_cpu_debug_slave_tck" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_nios2_cpu_debug_slave_wrapper " "Found entity 1: architecture_nios2_cpu_debug_slave_wrapper" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_nios2_cpu_test_bench " "Found entity 1: architecture_nios2_cpu_test_bench" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu_test_bench.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/architecture_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_memory " "Found entity 1: architecture_memory" {  } { { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file architecture/synthesis/submodules/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "architecture/synthesis/submodules/lcd.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323755944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323755944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architecture/synthesis/submodules/architecture_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file architecture/synthesis/submodules/architecture_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 architecture_jtag_sim_scfifo_w " "Found entity 1: architecture_jtag_sim_scfifo_w" {  } { { "architecture/synthesis/submodules/architecture_jtag.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323756053 ""} { "Info" "ISGN_ENTITY_NAME" "2 architecture_jtag_scfifo_w " "Found entity 2: architecture_jtag_scfifo_w" {  } { { "architecture/synthesis/submodules/architecture_jtag.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323756053 ""} { "Info" "ISGN_ENTITY_NAME" "3 architecture_jtag_sim_scfifo_r " "Found entity 3: architecture_jtag_sim_scfifo_r" {  } { { "architecture/synthesis/submodules/architecture_jtag.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323756053 ""} { "Info" "ISGN_ENTITY_NAME" "4 architecture_jtag_scfifo_r " "Found entity 4: architecture_jtag_scfifo_r" {  } { { "architecture/synthesis/submodules/architecture_jtag.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323756053 ""} { "Info" "ISGN_ENTITY_NAME" "5 architecture_jtag " "Found entity 5: architecture_jtag" {  } { { "architecture/synthesis/submodules/architecture_jtag.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323756053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323756053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323756131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323756131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "architecture " "Elaborating entity \"architecture\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543323756991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_jtag architecture_jtag:jtag " "Elaborating entity \"architecture_jtag\" for hierarchy \"architecture_jtag:jtag\"" {  } { { "architecture/synthesis/architecture.v" "jtag" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323757553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_jtag_scfifo_w architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w " "Elaborating entity \"architecture_jtag_scfifo_w\" for hierarchy \"architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\"" {  } { { "architecture/synthesis/submodules/architecture_jtag.v" "the_architecture_jtag_scfifo_w" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323757756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "architecture/synthesis/submodules/architecture_jtag.v" "wfifo" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323759803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "architecture/synthesis/submodules/architecture_jtag.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323759881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323759912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323759912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323759912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323759912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323759912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323759912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323759912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323759912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323759912 ""}  } { { "architecture/synthesis/submodules/architecture_jtag.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543323759912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323760350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323760350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323760366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323760475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323760475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323760522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323760631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323760631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323760662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323760850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323760850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323760897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323761350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323761350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323761381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323761694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323761694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"architecture_jtag:jtag\|architecture_jtag_scfifo_w:the_architecture_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323761709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_jtag_scfifo_r architecture_jtag:jtag\|architecture_jtag_scfifo_r:the_architecture_jtag_scfifo_r " "Elaborating entity \"architecture_jtag_scfifo_r\" for hierarchy \"architecture_jtag:jtag\|architecture_jtag_scfifo_r:the_architecture_jtag_scfifo_r\"" {  } { { "architecture/synthesis/submodules/architecture_jtag.v" "the_architecture_jtag_scfifo_r" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323761834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic architecture_jtag:jtag\|alt_jtag_atlantic:architecture_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"architecture_jtag:jtag\|alt_jtag_atlantic:architecture_jtag_alt_jtag_atlantic\"" {  } { { "architecture/synthesis/submodules/architecture_jtag.v" "architecture_jtag_alt_jtag_atlantic" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323762819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architecture_jtag:jtag\|alt_jtag_atlantic:architecture_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"architecture_jtag:jtag\|alt_jtag_atlantic:architecture_jtag_alt_jtag_atlantic\"" {  } { { "architecture/synthesis/submodules/architecture_jtag.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323762881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architecture_jtag:jtag\|alt_jtag_atlantic:architecture_jtag_alt_jtag_atlantic " "Instantiated megafunction \"architecture_jtag:jtag\|alt_jtag_atlantic:architecture_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323762881 ""}  } { { "architecture/synthesis/submodules/architecture_jtag.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543323762881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter architecture_jtag:jtag\|alt_jtag_atlantic:architecture_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"architecture_jtag:jtag\|alt_jtag_atlantic:architecture_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323765725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl architecture_jtag:jtag\|alt_jtag_atlantic:architecture_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"architecture_jtag:jtag\|alt_jtag_atlantic:architecture_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323766115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd\"" {  } { { "architecture/synthesis/architecture.v" "lcd" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323766256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_memory architecture_memory:memory " "Elaborating entity \"architecture_memory\" for hierarchy \"architecture_memory:memory\"" {  } { { "architecture/synthesis/architecture.v" "memory" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323766303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram architecture_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"architecture_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "architecture/synthesis/submodules/architecture_memory.v" "the_altsyncram" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323766740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architecture_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"architecture_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323766772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architecture_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"architecture_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file architecture_memory.hex " "Parameter \"init_file\" = \"architecture_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6144 " "Parameter \"maximum_depth\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323766772 ""}  } { { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543323766772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rog1 " "Found entity 1: altsyncram_rog1" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323766959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323766959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rog1 architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated " "Elaborating entity \"altsyncram_rog1\" for hierarchy \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323766975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2 architecture_nios2:nios2 " "Elaborating entity \"architecture_nios2\" for hierarchy \"architecture_nios2:nios2\"" {  } { { "architecture/synthesis/architecture.v" "nios2" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323768443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu architecture_nios2:nios2\|architecture_nios2_cpu:cpu " "Elaborating entity \"architecture_nios2_cpu\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\"" {  } { { "architecture/synthesis/submodules/architecture_nios2.v" "cpu" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323768506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_test_bench architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_test_bench:the_architecture_nios2_cpu_test_bench " "Elaborating entity \"architecture_nios2_cpu_test_bench\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_test_bench:the_architecture_nios2_cpu_test_bench\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_test_bench" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323768756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_register_bank_a_module architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_a_module:architecture_nios2_cpu_register_bank_a " "Elaborating entity \"architecture_nios2_cpu_register_bank_a_module\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_a_module:architecture_nios2_cpu_register_bank_a\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "architecture_nios2_cpu_register_bank_a" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323768850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_a_module:architecture_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_a_module:architecture_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323769021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_a_module:architecture_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_a_module:architecture_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323769068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_a_module:architecture_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_a_module:architecture_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323769068 ""}  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543323769068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323769318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323769318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_a_module:architecture_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_a_module:architecture_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323769334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_register_bank_b_module architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_b_module:architecture_nios2_cpu_register_bank_b " "Elaborating entity \"architecture_nios2_cpu_register_bank_b_module\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_register_bank_b_module:architecture_nios2_cpu_register_bank_b\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "architecture_nios2_cpu_register_bank_b" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323769615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci " "Elaborating entity \"architecture_nios2_cpu_nios2_oci\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323769756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_debug architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_debug:the_architecture_nios2_cpu_nios2_oci_debug " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_debug\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_debug:the_architecture_nios2_cpu_nios2_oci_debug\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_debug" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323769834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_debug:the_architecture_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_debug:the_architecture_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_debug:the_architecture_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_debug:the_architecture_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_debug:the_architecture_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_debug:the_architecture_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323770037 ""}  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543323770037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_break architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_break:the_architecture_nios2_cpu_nios2_oci_break " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_break\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_break:the_architecture_nios2_cpu_nios2_oci_break\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_break" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_xbrk architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_xbrk:the_architecture_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_xbrk:the_architecture_nios2_cpu_nios2_oci_xbrk\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_dbrk architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_dbrk:the_architecture_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_dbrk:the_architecture_nios2_cpu_nios2_oci_dbrk\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_itrace architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_itrace:the_architecture_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_itrace\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_itrace:the_architecture_nios2_cpu_nios2_oci_itrace\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_itrace" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_dtrace architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_dtrace:the_architecture_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_dtrace:the_architecture_nios2_cpu_nios2_oci_dtrace\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_td_mode architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_dtrace:the_architecture_nios2_cpu_nios2_oci_dtrace\|architecture_nios2_cpu_nios2_oci_td_mode:architecture_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_dtrace:the_architecture_nios2_cpu_nios2_oci_dtrace\|architecture_nios2_cpu_nios2_oci_td_mode:architecture_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "architecture_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_fifo architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_fifo:the_architecture_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_fifo\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_fifo:the_architecture_nios2_cpu_nios2_oci_fifo\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_fifo" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_compute_input_tm_cnt architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_fifo:the_architecture_nios2_cpu_nios2_oci_fifo\|architecture_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_architecture_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_fifo:the_architecture_nios2_cpu_nios2_oci_fifo\|architecture_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_architecture_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_fifo_wrptr_inc architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_fifo:the_architecture_nios2_cpu_nios2_oci_fifo\|architecture_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_architecture_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_fifo:the_architecture_nios2_cpu_nios2_oci_fifo\|architecture_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_architecture_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_fifo_cnt_inc architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_fifo:the_architecture_nios2_cpu_nios2_oci_fifo\|architecture_nios2_cpu_nios2_oci_fifo_cnt_inc:the_architecture_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_fifo:the_architecture_nios2_cpu_nios2_oci_fifo\|architecture_nios2_cpu_nios2_oci_fifo_cnt_inc:the_architecture_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_pib architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_pib:the_architecture_nios2_cpu_nios2_oci_pib " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_pib\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_pib:the_architecture_nios2_cpu_nios2_oci_pib\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_pib" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_oci_im architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_im:the_architecture_nios2_cpu_nios2_oci_im " "Elaborating entity \"architecture_nios2_cpu_nios2_oci_im\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_oci_im:the_architecture_nios2_cpu_nios2_oci_im\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_oci_im" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_avalon_reg architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_avalon_reg:the_architecture_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"architecture_nios2_cpu_nios2_avalon_reg\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_avalon_reg:the_architecture_nios2_cpu_nios2_avalon_reg\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_avalon_reg" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_nios2_ocimem architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem " "Elaborating entity \"architecture_nios2_cpu_nios2_ocimem\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_nios2_ocimem" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_ociram_sp_ram_module architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem\|architecture_nios2_cpu_ociram_sp_ram_module:architecture_nios2_cpu_ociram_sp_ram " "Elaborating entity \"architecture_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem\|architecture_nios2_cpu_ociram_sp_ram_module:architecture_nios2_cpu_ociram_sp_ram\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "architecture_nios2_cpu_ociram_sp_ram" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323770912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem\|architecture_nios2_cpu_ociram_sp_ram_module:architecture_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem\|architecture_nios2_cpu_ociram_sp_ram_module:architecture_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323771037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem\|architecture_nios2_cpu_ociram_sp_ram_module:architecture_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem\|architecture_nios2_cpu_ociram_sp_ram_module:architecture_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323771068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem\|architecture_nios2_cpu_ociram_sp_ram_module:architecture_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem\|architecture_nios2_cpu_ociram_sp_ram_module:architecture_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323771068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323771068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323771068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323771068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323771068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323771068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323771068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323771068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323771068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323771068 ""}  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543323771068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323771240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323771240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem\|architecture_nios2_cpu_ociram_sp_ram_module:architecture_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_nios2_ocimem:the_architecture_nios2_cpu_nios2_ocimem\|architecture_nios2_cpu_ociram_sp_ram_module:architecture_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323771271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_debug_slave_wrapper architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"architecture_nios2_cpu_debug_slave_wrapper\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "the_architecture_nios2_cpu_debug_slave_wrapper" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323771381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_debug_slave_tck architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|architecture_nios2_cpu_debug_slave_tck:the_architecture_nios2_cpu_debug_slave_tck " "Elaborating entity \"architecture_nios2_cpu_debug_slave_tck\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|architecture_nios2_cpu_debug_slave_tck:the_architecture_nios2_cpu_debug_slave_tck\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" "the_architecture_nios2_cpu_debug_slave_tck" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323771474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_cpu_debug_slave_sysclk architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|architecture_nios2_cpu_debug_slave_sysclk:the_architecture_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"architecture_nios2_cpu_debug_slave_sysclk\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|architecture_nios2_cpu_debug_slave_sysclk:the_architecture_nios2_cpu_debug_slave_sysclk\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" "the_architecture_nios2_cpu_debug_slave_sysclk" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323771662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" "architecture_nios2_cpu_debug_slave_phy" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\"" {  } { { "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323772037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323772037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323772037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323772037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323772037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323772037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323772037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323772037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323772037 ""}  } { { "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543323772037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"architecture_nios2:nios2\|architecture_nios2_cpu:cpu\|architecture_nios2_cpu_nios2_oci:the_architecture_nios2_cpu_nios2_oci\|architecture_nios2_cpu_debug_slave_wrapper:the_architecture_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:architecture_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_pi architecture_pi:pi " "Elaborating entity \"architecture_pi\" for hierarchy \"architecture_pi:pi\"" {  } { { "architecture/synthesis/architecture.v" "pi" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_po architecture_po:po " "Elaborating entity \"architecture_po\" for hierarchy \"architecture_po:po\"" {  } { { "architecture/synthesis/architecture.v" "po" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_uart architecture_uart:uart " "Elaborating entity \"architecture_uart\" for hierarchy \"architecture_uart:uart\"" {  } { { "architecture/synthesis/architecture.v" "uart" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_uart_tx architecture_uart:uart\|architecture_uart_tx:the_architecture_uart_tx " "Elaborating entity \"architecture_uart_tx\" for hierarchy \"architecture_uart:uart\|architecture_uart_tx:the_architecture_uart_tx\"" {  } { { "architecture/synthesis/submodules/architecture_uart.v" "the_architecture_uart_tx" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_uart_rx architecture_uart:uart\|architecture_uart_rx:the_architecture_uart_rx " "Elaborating entity \"architecture_uart_rx\" for hierarchy \"architecture_uart:uart\|architecture_uart_rx:the_architecture_uart_rx\"" {  } { { "architecture/synthesis/submodules/architecture_uart.v" "the_architecture_uart_rx" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_uart_rx_stimulus_source architecture_uart:uart\|architecture_uart_rx:the_architecture_uart_rx\|architecture_uart_rx_stimulus_source:the_architecture_uart_rx_stimulus_source " "Elaborating entity \"architecture_uart_rx_stimulus_source\" for hierarchy \"architecture_uart:uart\|architecture_uart_rx:the_architecture_uart_rx\|architecture_uart_rx_stimulus_source:the_architecture_uart_rx_stimulus_source\"" {  } { { "architecture/synthesis/submodules/architecture_uart.v" "the_architecture_uart_rx_stimulus_source" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_uart_regs architecture_uart:uart\|architecture_uart_regs:the_architecture_uart_regs " "Elaborating entity \"architecture_uart_regs\" for hierarchy \"architecture_uart:uart\|architecture_uart_regs:the_architecture_uart_regs\"" {  } { { "architecture/synthesis/submodules/architecture_uart.v" "the_architecture_uart_regs" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator altera_customins_master_translator:nios2_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"altera_customins_master_translator:nios2_custom_instruction_master_translator\"" {  } { { "architecture/synthesis/architecture.v" "nios2_custom_instruction_master_translator" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772724 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "architecture/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543323772724 "|architecture|altera_customins_master_translator:nios2_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_nios2_custom_instruction_master_multi_xconnect architecture_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect " "Elaborating entity \"architecture_nios2_custom_instruction_master_multi_xconnect\" for hierarchy \"architecture_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect\"" {  } { { "architecture/synthesis/architecture.v" "nios2_custom_instruction_master_multi_xconnect" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0\"" {  } { { "architecture/synthesis/architecture.v" "nios2_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "architecture/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543323772818 "|architecture|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "architecture/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543323772818 "|architecture|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "architecture/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543323772818 "|architecture|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0 architecture_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"architecture_mm_interconnect_0\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\"" {  } { { "architecture/synthesis/architecture.v" "mm_interconnect_0" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323772849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "memory_s1_translator" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pi_s1_translator\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "pi_s1_translator" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "architecture/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo architecture_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323773834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_router architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router:router " "Elaborating entity \"architecture_mm_interconnect_0_router\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router:router\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "router" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_router_default_decode architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router:router\|architecture_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"architecture_mm_interconnect_0_router_default_decode\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router:router\|architecture_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_router_001 architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"architecture_mm_interconnect_0_router_001\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_001:router_001\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "router_001" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 1943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_router_001_default_decode architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_001:router_001\|architecture_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"architecture_mm_interconnect_0_router_001_default_decode\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_001:router_001\|architecture_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_router_002 architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"architecture_mm_interconnect_0_router_002\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_002:router_002\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "router_002" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_router_002_default_decode architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_002:router_002\|architecture_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"architecture_mm_interconnect_0_router_002_default_decode\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_002:router_002\|architecture_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_router_005 architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"architecture_mm_interconnect_0_router_005\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_005:router_005\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "router_005" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_router_005_default_decode architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_005:router_005\|architecture_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"architecture_mm_interconnect_0_router_005_default_decode\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_router_005:router_005\|architecture_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_cmd_demux architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"architecture_mm_interconnect_0_cmd_demux\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_cmd_demux_001 architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"architecture_mm_interconnect_0_cmd_demux_001\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_cmd_mux architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"architecture_mm_interconnect_0_cmd_mux\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323774881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "architecture/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_cmd_mux_003 architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"architecture_mm_interconnect_0_cmd_mux_003\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_rsp_demux architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"architecture_mm_interconnect_0_rsp_demux\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_rsp_demux_003 architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"architecture_mm_interconnect_0_rsp_demux_003\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_rsp_mux architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"architecture_mm_interconnect_0_rsp_mux\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "architecture/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_rsp_mux_001 architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"architecture_mm_interconnect_0_rsp_mux_001\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "architecture/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_avalon_st_adapter architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"architecture_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0.v" 2460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_mm_interconnect_0_avalon_st_adapter_error_adapter_0 architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|architecture_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"architecture_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"architecture_mm_interconnect_0:mm_interconnect_0\|architecture_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|architecture_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "architecture/synthesis/submodules/architecture_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "architecture_irq_mapper architecture_irq_mapper:irq_mapper " "Elaborating entity \"architecture_irq_mapper\" for hierarchy \"architecture_irq_mapper:irq_mapper\"" {  } { { "architecture/synthesis/architecture.v" "irq_mapper" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "architecture/synthesis/architecture.v" "rst_controller" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "architecture/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "architecture/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323775974 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1543323778599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.27.13:03:07 Progress: Loading sld08000000/alt_sld_fab_wrapper_hw.tcl " "2018.11.27.13:03:07 Progress: Loading sld08000000/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323787802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323793661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323794099 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323798105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323798401 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323798714 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323799058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323799167 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323799167 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1543323800058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld08000000/alt_sld_fab.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/ip/sld08000000/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323800714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323800714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323800933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323800933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323800979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323800979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323801151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323801151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323801354 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323801354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323801354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323801542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323801542 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a6 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a13 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a12 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a11 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a10 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a9 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a8 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a7 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a5 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a2 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a0 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a1 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a4 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a3 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a15 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a14 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a16 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a22 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a23 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a24 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a25 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a26 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a20 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a21 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a19 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a18 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a17 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a27 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a28 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a29 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a30 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""} { "Info" "IBAL_BAL_RAM_SLICE" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a31 " "RAM block slice \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "architecture/synthesis/submodules/architecture_memory.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_memory.v" 69 0 0 } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 166 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Design Software" 0 -1 1543323810151 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Design Software" 0 -1 1543323810151 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Analysis & Synthesis" 0 -1 1543323810151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323810276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"architecture_memory:memory\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6144 " "Parameter \"NUMWORDS_A\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE architecture_memory.hex " "Parameter \"INIT_FILE\" = \"architecture_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543323810276 ""}  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_rog1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543323810276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ocd3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ocd3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ocd3 " "Found entity 1: altsyncram_ocd3" {  } { { "db/altsyncram_ocd3.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/altsyncram_ocd3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323810495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323810495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_psa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_psa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_psa " "Found entity 1: decode_psa" {  } { { "db/decode_psa.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/decode_psa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323814104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323814104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mob " "Found entity 1: mux_mob" {  } { { "db/mux_mob.tdf" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/db/mux_mob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543323814370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323814370 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543323815120 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "architecture/synthesis/submodules/architecture_uart.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 44 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "architecture/synthesis/submodules/architecture_uart.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 61 -1 0 } } { "architecture/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "architecture/synthesis/submodules/architecture_jtag.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 3553 -1 0 } } { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2912 -1 0 } } { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 3945 -1 0 } } { "architecture/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "architecture/synthesis/submodules/architecture_jtag.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_jtag.v" 398 -1 0 } } { "architecture/synthesis/submodules/architecture_nios2_cpu.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_nios2_cpu.v" 2099 -1 0 } } { "architecture/synthesis/submodules/architecture_uart.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "architecture/synthesis/submodules/architecture_uart.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/architecture_uart.v" 43 -1 0 } } { "architecture/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1543323815651 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1543323815651 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw_writeresponsevalid_n GND " "Pin \"rw_writeresponsevalid_n\" is stuck at GND" {  } { { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543323817307 "|architecture|rw_writeresponsevalid_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543323817307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323817901 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543323821401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/output_files/P1.map.smsg " "Generated suppressed messages file C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/output_files/P1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323824135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543323831010 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543323831010 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2491 " "Implemented 2491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543323833275 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543323833275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2159 " "Implemented 2159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543323833275 ""} { "Info" "ICUT_CUT_TM_RAMS" "304 " "Implemented 304 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543323833275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543323833275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543323833463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 13:03:53 2018 " "Processing ended: Tue Nov 27 13:03:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543323833463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543323833463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:20 " "Total CPU time (on all processors): 00:02:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543323833463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543323833463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543323842544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543323842559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 13:03:59 2018 " "Processing started: Tue Nov 27 13:03:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543323842559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543323842559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off P1 -c P1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543323842559 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543323843997 ""}
{ "Info" "0" "" "Project  = P1" {  } {  } 0 0 "Project  = P1" 0 0 "Fitter" 0 0 1543323843997 ""}
{ "Info" "0" "" "Revision = P1" {  } {  } 0 0 "Revision = P1" 0 0 "Fitter" 0 0 1543323843997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543323844372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543323844372 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "P1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"P1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543323844434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543323844559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543323844559 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543323845321 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543323845462 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "db_readdata\[1\] 1 " "Can't place node \"db_readdata\[1\]\" -- illegal location assignment 1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { db_readdata[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "db_readdata\[1\]" } } } } { "architecture/synthesis/architecture.v" "" { Text "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/architecture/synthesis/architecture.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/szk/Documents/GitHub/Microarquitetura-with-IOT/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1543323847571 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543323847571 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1543323851071 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543323851993 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 27 13:04:11 2018 " "Processing ended: Tue Nov 27 13:04:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543323851993 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543323851993 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543323851993 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543323851993 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543323853368 ""}
