ARM GAS  /tmp/ccILwLbs.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_MspInit:
  24              	.LFB65:
  25              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f1xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f1xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f1xx_hal_msp.c **** 
  29:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch1;
  32:Core/Src/stm32f1xx_hal_msp.c **** 
  33:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch2;
ARM GAS  /tmp/ccILwLbs.s 			page 2


  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  61:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  62:Core/Src/stm32f1xx_hal_msp.c **** 
  63:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  64:Core/Src/stm32f1xx_hal_msp.c **** 
  65:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  70:Core/Src/stm32f1xx_hal_msp.c ****                                         /**
  71:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  72:Core/Src/stm32f1xx_hal_msp.c ****   */
  73:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  74:Core/Src/stm32f1xx_hal_msp.c **** {
  26              		.loc 1 74 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 00B5     		push	{lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 16
  37              	.LBB2:
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  78:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccILwLbs.s 			page 3


  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  38              		.loc 1 79 0
  39 0004 114B     		ldr	r3, .L3
  40 0006 9A69     		ldr	r2, [r3, #24]
  41 0008 42F00102 		orr	r2, r2, #1
  42 000c 9A61     		str	r2, [r3, #24]
  43 000e 9A69     		ldr	r2, [r3, #24]
  44 0010 02F00102 		and	r2, r2, #1
  45 0014 0092     		str	r2, [sp]
  46 0016 009A     		ldr	r2, [sp]
  47              	.LBE2:
  48              	.LBB3:
  80:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  49              		.loc 1 80 0
  50 0018 DA69     		ldr	r2, [r3, #28]
  51 001a 42F08052 		orr	r2, r2, #268435456
  52 001e DA61     		str	r2, [r3, #28]
  53 0020 DB69     		ldr	r3, [r3, #28]
  54 0022 03F08053 		and	r3, r3, #268435456
  55 0026 0193     		str	r3, [sp, #4]
  56 0028 019B     		ldr	r3, [sp, #4]
  57              	.LBE3:
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  84:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  58              		.loc 1 84 0
  59 002a 0022     		movs	r2, #0
  60 002c 0F21     		movs	r1, #15
  61 002e 6FF00100 		mvn	r0, #1
  62 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  63              	.LVL0:
  64              	.LBB4:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  87:Core/Src/stm32f1xx_hal_msp.c ****   */
  88:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  65              		.loc 1 88 0
  66 0036 064A     		ldr	r2, .L3+4
  67 0038 5368     		ldr	r3, [r2, #4]
  68              	.LVL1:
  69 003a 23F0E063 		bic	r3, r3, #117440512
  70              	.LVL2:
  71 003e 43F00073 		orr	r3, r3, #33554432
  72              	.LVL3:
  73 0042 5360     		str	r3, [r2, #4]
  74              	.LBE4:
  89:Core/Src/stm32f1xx_hal_msp.c **** 
  90:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  91:Core/Src/stm32f1xx_hal_msp.c **** 
  92:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  93:Core/Src/stm32f1xx_hal_msp.c **** }
  75              		.loc 1 93 0
  76 0044 03B0     		add	sp, sp, #12
  77              	.LCFI2:
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
ARM GAS  /tmp/ccILwLbs.s 			page 4


  80 0046 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82 004a 00BF     		.align	2
  83              	.L3:
  84 004c 00100240 		.word	1073876992
  85 0050 00000140 		.word	1073807360
  86              		.cfi_endproc
  87              	.LFE65:
  89              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  90              		.align	1
  91              		.global	HAL_ADC_MspInit
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
  97              	HAL_ADC_MspInit:
  98              	.LFB66:
  94:Core/Src/stm32f1xx_hal_msp.c **** 
  95:Core/Src/stm32f1xx_hal_msp.c **** /**
  96:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  97:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  98:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  99:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 100:Core/Src/stm32f1xx_hal_msp.c **** */
 101:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 102:Core/Src/stm32f1xx_hal_msp.c **** {
  99              		.loc 1 102 0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 32
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              	.LVL4:
 104 0000 30B5     		push	{r4, r5, lr}
 105              	.LCFI3:
 106              		.cfi_def_cfa_offset 12
 107              		.cfi_offset 4, -12
 108              		.cfi_offset 5, -8
 109              		.cfi_offset 14, -4
 110 0002 89B0     		sub	sp, sp, #36
 111              	.LCFI4:
 112              		.cfi_def_cfa_offset 48
 103:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 113              		.loc 1 103 0
 114 0004 0023     		movs	r3, #0
 115 0006 0493     		str	r3, [sp, #16]
 116 0008 0593     		str	r3, [sp, #20]
 117 000a 0693     		str	r3, [sp, #24]
 118 000c 0793     		str	r3, [sp, #28]
 104:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 119              		.loc 1 104 0
 120 000e 0268     		ldr	r2, [r0]
 121 0010 264B     		ldr	r3, .L11
 122 0012 9A42     		cmp	r2, r3
 123 0014 01D0     		beq	.L9
 124              	.LVL5:
 125              	.L5:
 105:Core/Src/stm32f1xx_hal_msp.c ****   {
 106:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
ARM GAS  /tmp/ccILwLbs.s 			page 5


 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 109:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 113:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 114:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 115:Core/Src/stm32f1xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 116:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 117:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 118:Core/Src/stm32f1xx_hal_msp.c ****     */
 119:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = LV_READ_Pin;
 120:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 121:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LV_READ_GPIO_Port, &GPIO_InitStruct);
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = THROTTLE_Pin|YAW_Pin;
 124:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 125:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA Init */
 128:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 Init */
 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 134:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 135:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 136:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 137:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 138:Core/Src/stm32f1xx_hal_msp.c ****     {
 139:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 140:Core/Src/stm32f1xx_hal_msp.c ****     }
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 147:Core/Src/stm32f1xx_hal_msp.c ****   }
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** }
 126              		.loc 1 149 0
 127 0016 09B0     		add	sp, sp, #36
 128              	.LCFI5:
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 12
 131              		@ sp needed
 132 0018 30BD     		pop	{r4, r5, pc}
 133              	.LVL6:
 134              	.L9:
 135              	.LCFI6:
 136              		.cfi_restore_state
 137 001a 0446     		mov	r4, r0
 138              	.LBB5:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccILwLbs.s 			page 6


 139              		.loc 1 110 0
 140 001c 03F56C43 		add	r3, r3, #60416
 141 0020 9A69     		ldr	r2, [r3, #24]
 142 0022 42F40072 		orr	r2, r2, #512
 143 0026 9A61     		str	r2, [r3, #24]
 144 0028 9A69     		ldr	r2, [r3, #24]
 145 002a 02F40072 		and	r2, r2, #512
 146 002e 0192     		str	r2, [sp, #4]
 147 0030 019A     		ldr	r2, [sp, #4]
 148              	.LBE5:
 149              	.LBB6:
 112:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 150              		.loc 1 112 0
 151 0032 9A69     		ldr	r2, [r3, #24]
 152 0034 42F01002 		orr	r2, r2, #16
 153 0038 9A61     		str	r2, [r3, #24]
 154 003a 9A69     		ldr	r2, [r3, #24]
 155 003c 02F01002 		and	r2, r2, #16
 156 0040 0292     		str	r2, [sp, #8]
 157 0042 029A     		ldr	r2, [sp, #8]
 158              	.LBE6:
 159              	.LBB7:
 113:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 160              		.loc 1 113 0
 161 0044 9A69     		ldr	r2, [r3, #24]
 162 0046 42F00402 		orr	r2, r2, #4
 163 004a 9A61     		str	r2, [r3, #24]
 164 004c 9B69     		ldr	r3, [r3, #24]
 165 004e 03F00403 		and	r3, r3, #4
 166 0052 0393     		str	r3, [sp, #12]
 167 0054 039B     		ldr	r3, [sp, #12]
 168              	.LBE7:
 119:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 169              		.loc 1 119 0
 170 0056 0223     		movs	r3, #2
 171 0058 0493     		str	r3, [sp, #16]
 120:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LV_READ_GPIO_Port, &GPIO_InitStruct);
 172              		.loc 1 120 0
 173 005a 0325     		movs	r5, #3
 174 005c 0595     		str	r5, [sp, #20]
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 175              		.loc 1 121 0
 176 005e 04A9     		add	r1, sp, #16
 177 0060 1348     		ldr	r0, .L11+4
 178              	.LVL7:
 179 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL8:
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 181              		.loc 1 123 0
 182 0066 6023     		movs	r3, #96
 183 0068 0493     		str	r3, [sp, #16]
 124:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184              		.loc 1 124 0
 185 006a 0595     		str	r5, [sp, #20]
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 186              		.loc 1 125 0
 187 006c 04A9     		add	r1, sp, #16
ARM GAS  /tmp/ccILwLbs.s 			page 7


 188 006e 1148     		ldr	r0, .L11+8
 189 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL9:
 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 191              		.loc 1 129 0
 192 0074 1048     		ldr	r0, .L11+12
 193 0076 114B     		ldr	r3, .L11+16
 194 0078 0360     		str	r3, [r0]
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 195              		.loc 1 130 0
 196 007a 0023     		movs	r3, #0
 197 007c 4360     		str	r3, [r0, #4]
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 198              		.loc 1 131 0
 199 007e 8360     		str	r3, [r0, #8]
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 200              		.loc 1 132 0
 201 0080 8022     		movs	r2, #128
 202 0082 C260     		str	r2, [r0, #12]
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 203              		.loc 1 133 0
 204 0084 4FF40072 		mov	r2, #512
 205 0088 0261     		str	r2, [r0, #16]
 134:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 206              		.loc 1 134 0
 207 008a 4FF40062 		mov	r2, #2048
 208 008e 4261     		str	r2, [r0, #20]
 135:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 209              		.loc 1 135 0
 210 0090 2022     		movs	r2, #32
 211 0092 8261     		str	r2, [r0, #24]
 136:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 212              		.loc 1 136 0
 213 0094 C361     		str	r3, [r0, #28]
 137:Core/Src/stm32f1xx_hal_msp.c ****     {
 214              		.loc 1 137 0
 215 0096 FFF7FEFF 		bl	HAL_DMA_Init
 216              	.LVL10:
 217 009a 18B9     		cbnz	r0, .L10
 218              	.L7:
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 219              		.loc 1 142 0
 220 009c 064B     		ldr	r3, .L11+12
 221 009e 2362     		str	r3, [r4, #32]
 222 00a0 5C62     		str	r4, [r3, #36]
 223              		.loc 1 149 0
 224 00a2 B8E7     		b	.L5
 225              	.L10:
 139:Core/Src/stm32f1xx_hal_msp.c ****     }
 226              		.loc 1 139 0
 227 00a4 FFF7FEFF 		bl	Error_Handler
 228              	.LVL11:
 229 00a8 F8E7     		b	.L7
 230              	.L12:
 231 00aa 00BF     		.align	2
 232              	.L11:
 233 00ac 00240140 		.word	1073816576
ARM GAS  /tmp/ccILwLbs.s 			page 8


 234 00b0 00100140 		.word	1073811456
 235 00b4 00080140 		.word	1073809408
 236 00b8 00000000 		.word	hdma_adc1
 237 00bc 08000240 		.word	1073872904
 238              		.cfi_endproc
 239              	.LFE66:
 241              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_ADC_MspDeInit
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 247              		.fpu softvfp
 249              	HAL_ADC_MspDeInit:
 250              	.LFB67:
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c **** /**
 152:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 153:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 154:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 155:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 156:Core/Src/stm32f1xx_hal_msp.c **** */
 157:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 158:Core/Src/stm32f1xx_hal_msp.c **** {
 251              		.loc 1 158 0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              	.LVL12:
 159:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 256              		.loc 1 159 0
 257 0000 0268     		ldr	r2, [r0]
 258 0002 0B4B     		ldr	r3, .L20
 259 0004 9A42     		cmp	r2, r3
 260 0006 00D0     		beq	.L19
 261 0008 7047     		bx	lr
 262              	.L19:
 158:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 263              		.loc 1 158 0
 264 000a 10B5     		push	{r4, lr}
 265              	.LCFI7:
 266              		.cfi_def_cfa_offset 8
 267              		.cfi_offset 4, -8
 268              		.cfi_offset 14, -4
 269 000c 0446     		mov	r4, r0
 160:Core/Src/stm32f1xx_hal_msp.c ****   {
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 165:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 270              		.loc 1 165 0
 271 000e 094A     		ldr	r2, .L20+4
 272 0010 9369     		ldr	r3, [r2, #24]
 273 0012 23F40073 		bic	r3, r3, #512
 274 0016 9361     		str	r3, [r2, #24]
 166:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccILwLbs.s 			page 9


 167:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168:Core/Src/stm32f1xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 169:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 170:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 171:Core/Src/stm32f1xx_hal_msp.c ****     */
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(LV_READ_GPIO_Port, LV_READ_Pin);
 275              		.loc 1 172 0
 276 0018 0221     		movs	r1, #2
 277 001a 0748     		ldr	r0, .L20+8
 278              	.LVL13:
 279 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 280              	.LVL14:
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, THROTTLE_Pin|YAW_Pin);
 281              		.loc 1 174 0
 282 0020 6021     		movs	r1, #96
 283 0022 0648     		ldr	r0, .L20+12
 284 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 285              	.LVL15:
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 177:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 286              		.loc 1 177 0
 287 0028 206A     		ldr	r0, [r4, #32]
 288 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 289              	.LVL16:
 290 002e 10BD     		pop	{r4, pc}
 291              	.LVL17:
 292              	.L21:
 293              		.align	2
 294              	.L20:
 295 0030 00240140 		.word	1073816576
 296 0034 00100240 		.word	1073876992
 297 0038 00100140 		.word	1073811456
 298 003c 00080140 		.word	1073809408
 299              		.cfi_endproc
 300              	.LFE67:
 302              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 303              		.align	1
 304              		.global	HAL_CAN_MspInit
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 308              		.fpu softvfp
 310              	HAL_CAN_MspInit:
 311              	.LFB68:
 178:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 181:Core/Src/stm32f1xx_hal_msp.c ****   }
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c **** }
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c **** static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 187:Core/Src/stm32f1xx_hal_msp.c **** /**
 188:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP Initialization
ARM GAS  /tmp/ccILwLbs.s 			page 10


 189:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 190:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 191:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 192:Core/Src/stm32f1xx_hal_msp.c **** */
 193:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 194:Core/Src/stm32f1xx_hal_msp.c **** {
 312              		.loc 1 194 0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 40
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              	.LVL18:
 317 0000 30B5     		push	{r4, r5, lr}
 318              	.LCFI8:
 319              		.cfi_def_cfa_offset 12
 320              		.cfi_offset 4, -12
 321              		.cfi_offset 5, -8
 322              		.cfi_offset 14, -4
 323 0002 8BB0     		sub	sp, sp, #44
 324              	.LCFI9:
 325              		.cfi_def_cfa_offset 56
 195:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 326              		.loc 1 195 0
 327 0004 0023     		movs	r3, #0
 328 0006 0693     		str	r3, [sp, #24]
 329 0008 0793     		str	r3, [sp, #28]
 330 000a 0893     		str	r3, [sp, #32]
 331 000c 0993     		str	r3, [sp, #36]
 196:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 332              		.loc 1 196 0
 333 000e 0368     		ldr	r3, [r0]
 334 0010 414A     		ldr	r2, .L32
 335 0012 9342     		cmp	r3, r2
 336 0014 04D0     		beq	.L28
 197:Core/Src/stm32f1xx_hal_msp.c ****   {
 198:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 199:Core/Src/stm32f1xx_hal_msp.c **** 
 200:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 201:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 203:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 204:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 205:Core/Src/stm32f1xx_hal_msp.c ****     }
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 209:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN1_RX
 210:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN1_TX
 211:Core/Src/stm32f1xx_hal_msp.c ****     */
 212:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 213:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 214:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 216:Core/Src/stm32f1xx_hal_msp.c **** 
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 218:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 220:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccILwLbs.s 			page 11


 221:Core/Src/stm32f1xx_hal_msp.c **** 
 222:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt Init */
 223:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 224:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 225:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 228:Core/Src/stm32f1xx_hal_msp.c ****   }
 229:Core/Src/stm32f1xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 337              		.loc 1 229 0
 338 0016 414A     		ldr	r2, .L32+4
 339 0018 9342     		cmp	r3, r2
 340 001a 3AD0     		beq	.L29
 341              	.LVL19:
 342              	.L22:
 230:Core/Src/stm32f1xx_hal_msp.c ****   {
 231:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 0 */
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 233:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 0 */
 234:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 235:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_ENABLE();
 236:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 237:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 238:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 239:Core/Src/stm32f1xx_hal_msp.c ****     }
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 241:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 242:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 243:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> CAN2_RX
 244:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> CAN2_TX
 245:Core/Src/stm32f1xx_hal_msp.c ****     */
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 247:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 248:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 249:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 252:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 253:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 254:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 256:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN2 interrupt Init */
 257:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 258:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 259:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 260:Core/Src/stm32f1xx_hal_msp.c **** 
 261:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 1 */
 262:Core/Src/stm32f1xx_hal_msp.c ****   }
 263:Core/Src/stm32f1xx_hal_msp.c **** 
 264:Core/Src/stm32f1xx_hal_msp.c **** }
 343              		.loc 1 264 0
 344 001c 0BB0     		add	sp, sp, #44
 345              	.LCFI10:
 346              		.cfi_remember_state
 347              		.cfi_def_cfa_offset 12
 348              		@ sp needed
 349 001e 30BD     		pop	{r4, r5, pc}
ARM GAS  /tmp/ccILwLbs.s 			page 12


 350              	.LVL20:
 351              	.L28:
 352              	.LCFI11:
 353              		.cfi_restore_state
 202:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 354              		.loc 1 202 0
 355 0020 3F4A     		ldr	r2, .L32+8
 356 0022 1368     		ldr	r3, [r2]
 357 0024 0133     		adds	r3, r3, #1
 358 0026 1360     		str	r3, [r2]
 203:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 359              		.loc 1 203 0
 360 0028 012B     		cmp	r3, #1
 361 002a 27D0     		beq	.L30
 362              	.L24:
 363              	.LBB8:
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 364              		.loc 1 207 0
 365 002c 3D4B     		ldr	r3, .L32+12
 366 002e 9A69     		ldr	r2, [r3, #24]
 367 0030 42F00402 		orr	r2, r2, #4
 368 0034 9A61     		str	r2, [r3, #24]
 369 0036 9B69     		ldr	r3, [r3, #24]
 370 0038 03F00403 		and	r3, r3, #4
 371 003c 0293     		str	r3, [sp, #8]
 372 003e 029B     		ldr	r3, [sp, #8]
 373              	.LBE8:
 212:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 374              		.loc 1 212 0
 375 0040 0AAC     		add	r4, sp, #40
 376 0042 4FF40063 		mov	r3, #2048
 377 0046 44F8103D 		str	r3, [r4, #-16]!
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 378              		.loc 1 215 0
 379 004a 374D     		ldr	r5, .L32+16
 380 004c 2146     		mov	r1, r4
 381 004e 2846     		mov	r0, r5
 382              	.LVL21:
 383 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 384              	.LVL22:
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 385              		.loc 1 217 0
 386 0054 4FF48053 		mov	r3, #4096
 387 0058 0693     		str	r3, [sp, #24]
 218:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 388              		.loc 1 218 0
 389 005a 0223     		movs	r3, #2
 390 005c 0793     		str	r3, [sp, #28]
 219:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 391              		.loc 1 219 0
 392 005e 0323     		movs	r3, #3
 393 0060 0993     		str	r3, [sp, #36]
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 394              		.loc 1 220 0
 395 0062 2146     		mov	r1, r4
 396 0064 2846     		mov	r0, r5
 397 0066 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccILwLbs.s 			page 13


 398              	.LVL23:
 223:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 399              		.loc 1 223 0
 400 006a 0022     		movs	r2, #0
 401 006c 0521     		movs	r1, #5
 402 006e 1420     		movs	r0, #20
 403 0070 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 404              	.LVL24:
 224:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 405              		.loc 1 224 0
 406 0074 1420     		movs	r0, #20
 407 0076 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 408              	.LVL25:
 409 007a CFE7     		b	.L22
 410              	.LVL26:
 411              	.L30:
 412              	.LBB9:
 204:Core/Src/stm32f1xx_hal_msp.c ****     }
 413              		.loc 1 204 0
 414 007c 294B     		ldr	r3, .L32+12
 415 007e DA69     		ldr	r2, [r3, #28]
 416 0080 42F00072 		orr	r2, r2, #33554432
 417 0084 DA61     		str	r2, [r3, #28]
 418 0086 DB69     		ldr	r3, [r3, #28]
 419 0088 03F00073 		and	r3, r3, #33554432
 420 008c 0193     		str	r3, [sp, #4]
 421 008e 019B     		ldr	r3, [sp, #4]
 422 0090 CCE7     		b	.L24
 423              	.L29:
 424              	.LBE9:
 425              	.LBB10:
 235:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 426              		.loc 1 235 0
 427 0092 244B     		ldr	r3, .L32+12
 428 0094 DA69     		ldr	r2, [r3, #28]
 429 0096 42F08062 		orr	r2, r2, #67108864
 430 009a DA61     		str	r2, [r3, #28]
 431 009c DB69     		ldr	r3, [r3, #28]
 432 009e 03F08063 		and	r3, r3, #67108864
 433 00a2 0393     		str	r3, [sp, #12]
 434 00a4 039B     		ldr	r3, [sp, #12]
 435              	.LBE10:
 236:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 436              		.loc 1 236 0
 437 00a6 1E4A     		ldr	r2, .L32+8
 438 00a8 1368     		ldr	r3, [r2]
 439 00aa 0133     		adds	r3, r3, #1
 440 00ac 1360     		str	r3, [r2]
 237:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 441              		.loc 1 237 0
 442 00ae 012B     		cmp	r3, #1
 443 00b0 27D0     		beq	.L31
 444              	.L26:
 445              	.LBB11:
 241:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 446              		.loc 1 241 0
 447 00b2 1C4B     		ldr	r3, .L32+12
ARM GAS  /tmp/ccILwLbs.s 			page 14


 448 00b4 9A69     		ldr	r2, [r3, #24]
 449 00b6 42F00802 		orr	r2, r2, #8
 450 00ba 9A61     		str	r2, [r3, #24]
 451 00bc 9B69     		ldr	r3, [r3, #24]
 452 00be 03F00803 		and	r3, r3, #8
 453 00c2 0593     		str	r3, [sp, #20]
 454 00c4 059B     		ldr	r3, [sp, #20]
 455              	.LBE11:
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 456              		.loc 1 246 0
 457 00c6 0AAC     		add	r4, sp, #40
 458 00c8 4FF48053 		mov	r3, #4096
 459 00cc 44F8103D 		str	r3, [r4, #-16]!
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 460              		.loc 1 249 0
 461 00d0 164D     		ldr	r5, .L32+20
 462 00d2 2146     		mov	r1, r4
 463 00d4 2846     		mov	r0, r5
 464              	.LVL27:
 465 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 466              	.LVL28:
 251:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467              		.loc 1 251 0
 468 00da 4FF40053 		mov	r3, #8192
 469 00de 0693     		str	r3, [sp, #24]
 252:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 470              		.loc 1 252 0
 471 00e0 0223     		movs	r3, #2
 472 00e2 0793     		str	r3, [sp, #28]
 253:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 473              		.loc 1 253 0
 474 00e4 0323     		movs	r3, #3
 475 00e6 0993     		str	r3, [sp, #36]
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 476              		.loc 1 254 0
 477 00e8 2146     		mov	r1, r4
 478 00ea 2846     		mov	r0, r5
 479 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 480              	.LVL29:
 257:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 481              		.loc 1 257 0
 482 00f0 0022     		movs	r2, #0
 483 00f2 0521     		movs	r1, #5
 484 00f4 4120     		movs	r0, #65
 485 00f6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 486              	.LVL30:
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 487              		.loc 1 258 0
 488 00fa 4120     		movs	r0, #65
 489 00fc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 490              	.LVL31:
 491              		.loc 1 264 0
 492 0100 8CE7     		b	.L22
 493              	.LVL32:
 494              	.L31:
 495              	.LBB12:
 238:Core/Src/stm32f1xx_hal_msp.c ****     }
ARM GAS  /tmp/ccILwLbs.s 			page 15


 496              		.loc 1 238 0
 497 0102 084B     		ldr	r3, .L32+12
 498 0104 DA69     		ldr	r2, [r3, #28]
 499 0106 42F00072 		orr	r2, r2, #33554432
 500 010a DA61     		str	r2, [r3, #28]
 501 010c DB69     		ldr	r3, [r3, #28]
 502 010e 03F00073 		and	r3, r3, #33554432
 503 0112 0493     		str	r3, [sp, #16]
 504 0114 049B     		ldr	r3, [sp, #16]
 505 0116 CCE7     		b	.L26
 506              	.L33:
 507              		.align	2
 508              	.L32:
 509 0118 00640040 		.word	1073767424
 510 011c 00680040 		.word	1073768448
 511 0120 00000000 		.word	.LANCHOR0
 512 0124 00100240 		.word	1073876992
 513 0128 00080140 		.word	1073809408
 514 012c 000C0140 		.word	1073810432
 515              	.LBE12:
 516              		.cfi_endproc
 517              	.LFE68:
 519              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 520              		.align	1
 521              		.global	HAL_CAN_MspDeInit
 522              		.syntax unified
 523              		.thumb
 524              		.thumb_func
 525              		.fpu softvfp
 527              	HAL_CAN_MspDeInit:
 528              	.LFB69:
 265:Core/Src/stm32f1xx_hal_msp.c **** 
 266:Core/Src/stm32f1xx_hal_msp.c **** /**
 267:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 268:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 269:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 270:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 271:Core/Src/stm32f1xx_hal_msp.c **** */
 272:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 273:Core/Src/stm32f1xx_hal_msp.c **** {
 529              		.loc 1 273 0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 0
 532              		@ frame_needed = 0, uses_anonymous_args = 0
 533              	.LVL33:
 534 0000 08B5     		push	{r3, lr}
 535              	.LCFI12:
 536              		.cfi_def_cfa_offset 8
 537              		.cfi_offset 3, -8
 538              		.cfi_offset 14, -4
 274:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 539              		.loc 1 274 0
 540 0002 0368     		ldr	r3, [r0]
 541 0004 194A     		ldr	r2, .L42
 542 0006 9342     		cmp	r3, r2
 543 0008 03D0     		beq	.L40
 275:Core/Src/stm32f1xx_hal_msp.c ****   {
ARM GAS  /tmp/ccILwLbs.s 			page 16


 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 278:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 279:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 280:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 281:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 282:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 283:Core/Src/stm32f1xx_hal_msp.c ****     }
 284:Core/Src/stm32f1xx_hal_msp.c **** 
 285:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 286:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN1_RX
 287:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN1_TX
 288:Core/Src/stm32f1xx_hal_msp.c ****     */
 289:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 290:Core/Src/stm32f1xx_hal_msp.c **** 
 291:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 292:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 295:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 296:Core/Src/stm32f1xx_hal_msp.c ****   }
 297:Core/Src/stm32f1xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 544              		.loc 1 297 0
 545 000a 194A     		ldr	r2, .L42+4
 546 000c 9342     		cmp	r3, r2
 547 000e 13D0     		beq	.L41
 548              	.LVL34:
 549              	.L34:
 550 0010 08BD     		pop	{r3, pc}
 551              	.LVL35:
 552              	.L40:
 280:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 553              		.loc 1 280 0
 554 0012 184A     		ldr	r2, .L42+8
 555 0014 1368     		ldr	r3, [r2]
 556 0016 013B     		subs	r3, r3, #1
 557 0018 1360     		str	r3, [r2]
 281:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 558              		.loc 1 281 0
 559 001a 23B9     		cbnz	r3, .L36
 282:Core/Src/stm32f1xx_hal_msp.c ****     }
 560              		.loc 1 282 0
 561 001c 164A     		ldr	r2, .L42+12
 562 001e D369     		ldr	r3, [r2, #28]
 563 0020 23F00073 		bic	r3, r3, #33554432
 564 0024 D361     		str	r3, [r2, #28]
 565              	.L36:
 289:Core/Src/stm32f1xx_hal_msp.c **** 
 566              		.loc 1 289 0
 567 0026 4FF4C051 		mov	r1, #6144
 568 002a 1448     		ldr	r0, .L42+16
 569              	.LVL36:
 570 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 571              	.LVL37:
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 572              		.loc 1 292 0
 573 0030 1420     		movs	r0, #20
ARM GAS  /tmp/ccILwLbs.s 			page 17


 574 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 575              	.LVL38:
 576 0036 08BD     		pop	{r3, pc}
 577              	.LVL39:
 578              	.L41:
 298:Core/Src/stm32f1xx_hal_msp.c ****   {
 299:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 0 */
 300:Core/Src/stm32f1xx_hal_msp.c **** 
 301:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 0 */
 302:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 303:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_DISABLE();
 579              		.loc 1 303 0
 580 0038 02F5D432 		add	r2, r2, #108544
 581 003c D369     		ldr	r3, [r2, #28]
 582 003e 23F08063 		bic	r3, r3, #67108864
 583 0042 D361     		str	r3, [r2, #28]
 304:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 584              		.loc 1 304 0
 585 0044 0B4A     		ldr	r2, .L42+8
 586 0046 1368     		ldr	r3, [r2]
 587 0048 013B     		subs	r3, r3, #1
 588 004a 1360     		str	r3, [r2]
 305:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 589              		.loc 1 305 0
 590 004c 23B9     		cbnz	r3, .L38
 306:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 591              		.loc 1 306 0
 592 004e 0A4A     		ldr	r2, .L42+12
 593 0050 D369     		ldr	r3, [r2, #28]
 594 0052 23F00073 		bic	r3, r3, #33554432
 595 0056 D361     		str	r3, [r2, #28]
 596              	.L38:
 307:Core/Src/stm32f1xx_hal_msp.c ****     }
 308:Core/Src/stm32f1xx_hal_msp.c **** 
 309:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 310:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> CAN2_RX
 311:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> CAN2_TX
 312:Core/Src/stm32f1xx_hal_msp.c ****     */
 313:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 597              		.loc 1 313 0
 598 0058 4FF44051 		mov	r1, #12288
 599 005c 0848     		ldr	r0, .L42+20
 600              	.LVL40:
 601 005e FFF7FEFF 		bl	HAL_GPIO_DeInit
 602              	.LVL41:
 314:Core/Src/stm32f1xx_hal_msp.c **** 
 315:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN2 interrupt DeInit */
 316:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN2_RX1_IRQn);
 603              		.loc 1 316 0
 604 0062 4120     		movs	r0, #65
 605 0064 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 606              	.LVL42:
 317:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 318:Core/Src/stm32f1xx_hal_msp.c **** 
 319:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 1 */
 320:Core/Src/stm32f1xx_hal_msp.c ****   }
 321:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccILwLbs.s 			page 18


 322:Core/Src/stm32f1xx_hal_msp.c **** }
 607              		.loc 1 322 0
 608 0068 D2E7     		b	.L34
 609              	.L43:
 610 006a 00BF     		.align	2
 611              	.L42:
 612 006c 00640040 		.word	1073767424
 613 0070 00680040 		.word	1073768448
 614 0074 00000000 		.word	.LANCHOR0
 615 0078 00100240 		.word	1073876992
 616 007c 00080140 		.word	1073809408
 617 0080 000C0140 		.word	1073810432
 618              		.cfi_endproc
 619              	.LFE69:
 621              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 622              		.align	1
 623              		.global	HAL_TIM_PWM_MspInit
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 627              		.fpu softvfp
 629              	HAL_TIM_PWM_MspInit:
 630              	.LFB70:
 323:Core/Src/stm32f1xx_hal_msp.c **** 
 324:Core/Src/stm32f1xx_hal_msp.c **** /**
 325:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 326:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 327:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 328:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 329:Core/Src/stm32f1xx_hal_msp.c **** */
 330:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 331:Core/Src/stm32f1xx_hal_msp.c **** {
 631              		.loc 1 331 0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 8
 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635              		@ link register save eliminated.
 636              	.LVL43:
 332:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 637              		.loc 1 332 0
 638 0000 0268     		ldr	r2, [r0]
 639 0002 094B     		ldr	r3, .L52
 640 0004 9A42     		cmp	r2, r3
 641 0006 00D0     		beq	.L51
 642              	.L50:
 333:Core/Src/stm32f1xx_hal_msp.c ****   {
 334:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 335:Core/Src/stm32f1xx_hal_msp.c **** 
 336:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 337:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 338:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 339:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 341:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 342:Core/Src/stm32f1xx_hal_msp.c ****   }
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 344:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  /tmp/ccILwLbs.s 			page 19


 643              		.loc 1 344 0
 644 0008 7047     		bx	lr
 645              	.L51:
 331:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 646              		.loc 1 331 0
 647 000a 82B0     		sub	sp, sp, #8
 648              	.LCFI13:
 649              		.cfi_def_cfa_offset 8
 650              	.LBB13:
 338:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 651              		.loc 1 338 0
 652 000c 03F56443 		add	r3, r3, #58368
 653 0010 9A69     		ldr	r2, [r3, #24]
 654 0012 42F40062 		orr	r2, r2, #2048
 655 0016 9A61     		str	r2, [r3, #24]
 656 0018 9B69     		ldr	r3, [r3, #24]
 657 001a 03F40063 		and	r3, r3, #2048
 658 001e 0193     		str	r3, [sp, #4]
 659 0020 019B     		ldr	r3, [sp, #4]
 660              	.LBE13:
 661              		.loc 1 344 0
 662 0022 02B0     		add	sp, sp, #8
 663              	.LCFI14:
 664              		.cfi_def_cfa_offset 0
 665              		@ sp needed
 666 0024 F0E7     		b	.L50
 667              	.L53:
 668 0026 00BF     		.align	2
 669              	.L52:
 670 0028 002C0140 		.word	1073818624
 671              		.cfi_endproc
 672              	.LFE70:
 674              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 675              		.align	1
 676              		.global	HAL_TIM_OC_MspInit
 677              		.syntax unified
 678              		.thumb
 679              		.thumb_func
 680              		.fpu softvfp
 682              	HAL_TIM_OC_MspInit:
 683              	.LFB71:
 345:Core/Src/stm32f1xx_hal_msp.c **** 
 346:Core/Src/stm32f1xx_hal_msp.c **** /**
 347:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP Initialization
 348:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 349:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 350:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 351:Core/Src/stm32f1xx_hal_msp.c **** */
 352:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
 353:Core/Src/stm32f1xx_hal_msp.c **** {
 684              		.loc 1 353 0
 685              		.cfi_startproc
 686              		@ args = 0, pretend = 0, frame = 8
 687              		@ frame_needed = 0, uses_anonymous_args = 0
 688              	.LVL44:
 689 0000 10B5     		push	{r4, lr}
 690              	.LCFI15:
ARM GAS  /tmp/ccILwLbs.s 			page 20


 691              		.cfi_def_cfa_offset 8
 692              		.cfi_offset 4, -8
 693              		.cfi_offset 14, -4
 694 0002 82B0     		sub	sp, sp, #8
 695              	.LCFI16:
 696              		.cfi_def_cfa_offset 16
 697 0004 0446     		mov	r4, r0
 354:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 698              		.loc 1 354 0
 699 0006 0368     		ldr	r3, [r0]
 700 0008 B3F1804F 		cmp	r3, #1073741824
 701 000c 04D0     		beq	.L61
 355:Core/Src/stm32f1xx_hal_msp.c ****   {
 356:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 357:Core/Src/stm32f1xx_hal_msp.c **** 
 358:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 359:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 360:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 361:Core/Src/stm32f1xx_hal_msp.c **** 
 362:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 DMA Init */
 363:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2_CH1 Init */
 364:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Instance = DMA1_Channel5;
 365:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 366:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 367:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 368:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 369:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 370:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 371:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 372:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 373:Core/Src/stm32f1xx_hal_msp.c ****     {
 374:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 375:Core/Src/stm32f1xx_hal_msp.c ****     }
 376:Core/Src/stm32f1xx_hal_msp.c **** 
 377:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 378:Core/Src/stm32f1xx_hal_msp.c **** 
 379:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 380:Core/Src/stm32f1xx_hal_msp.c **** 
 381:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 382:Core/Src/stm32f1xx_hal_msp.c ****   }
 383:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_oc->Instance==TIM5)
 702              		.loc 1 383 0
 703 000e 384A     		ldr	r2, .L66
 704 0010 9342     		cmp	r3, r2
 705 0012 28D0     		beq	.L62
 706              	.LVL45:
 707              	.L54:
 384:Core/Src/stm32f1xx_hal_msp.c ****   {
 385:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 386:Core/Src/stm32f1xx_hal_msp.c **** 
 387:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 388:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 389:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 390:Core/Src/stm32f1xx_hal_msp.c **** 
 391:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 DMA Init */
 392:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH1 Init */
 393:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Instance = DMA2_Channel5;
ARM GAS  /tmp/ccILwLbs.s 			page 21


 394:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 395:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 396:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 397:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 398:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 399:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 400:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 401:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 402:Core/Src/stm32f1xx_hal_msp.c ****     {
 403:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 404:Core/Src/stm32f1xx_hal_msp.c ****     }
 405:Core/Src/stm32f1xx_hal_msp.c **** 
 406:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 407:Core/Src/stm32f1xx_hal_msp.c **** 
 408:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH2 Init */
 409:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Instance = DMA2_Channel4;
 410:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 411:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 412:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 413:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 414:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 415:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 416:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 417:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 418:Core/Src/stm32f1xx_hal_msp.c ****     {
 419:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 420:Core/Src/stm32f1xx_hal_msp.c ****     }
 421:Core/Src/stm32f1xx_hal_msp.c **** 
 422:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 423:Core/Src/stm32f1xx_hal_msp.c **** 
 424:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 425:Core/Src/stm32f1xx_hal_msp.c **** 
 426:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 427:Core/Src/stm32f1xx_hal_msp.c ****   }
 428:Core/Src/stm32f1xx_hal_msp.c **** 
 429:Core/Src/stm32f1xx_hal_msp.c **** }
 708              		.loc 1 429 0
 709 0014 02B0     		add	sp, sp, #8
 710              	.LCFI17:
 711              		.cfi_remember_state
 712              		.cfi_def_cfa_offset 8
 713              		@ sp needed
 714 0016 10BD     		pop	{r4, pc}
 715              	.LVL46:
 716              	.L61:
 717              	.LCFI18:
 718              		.cfi_restore_state
 719              	.LBB14:
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 720              		.loc 1 360 0
 721 0018 03F50433 		add	r3, r3, #135168
 722 001c DA69     		ldr	r2, [r3, #28]
 723 001e 42F00102 		orr	r2, r2, #1
 724 0022 DA61     		str	r2, [r3, #28]
 725 0024 DB69     		ldr	r3, [r3, #28]
 726 0026 03F00103 		and	r3, r3, #1
 727 002a 0093     		str	r3, [sp]
ARM GAS  /tmp/ccILwLbs.s 			page 22


 728 002c 009B     		ldr	r3, [sp]
 729              	.LBE14:
 364:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 730              		.loc 1 364 0
 731 002e 3148     		ldr	r0, .L66+4
 732              	.LVL47:
 733 0030 314B     		ldr	r3, .L66+8
 734 0032 0360     		str	r3, [r0]
 365:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 735              		.loc 1 365 0
 736 0034 1023     		movs	r3, #16
 737 0036 4360     		str	r3, [r0, #4]
 366:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 738              		.loc 1 366 0
 739 0038 0023     		movs	r3, #0
 740 003a 8360     		str	r3, [r0, #8]
 367:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 741              		.loc 1 367 0
 742 003c 8022     		movs	r2, #128
 743 003e C260     		str	r2, [r0, #12]
 368:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 744              		.loc 1 368 0
 745 0040 4FF40072 		mov	r2, #512
 746 0044 0261     		str	r2, [r0, #16]
 369:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 747              		.loc 1 369 0
 748 0046 4FF40062 		mov	r2, #2048
 749 004a 4261     		str	r2, [r0, #20]
 370:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 750              		.loc 1 370 0
 751 004c 2022     		movs	r2, #32
 752 004e 8261     		str	r2, [r0, #24]
 371:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 753              		.loc 1 371 0
 754 0050 C361     		str	r3, [r0, #28]
 372:Core/Src/stm32f1xx_hal_msp.c ****     {
 755              		.loc 1 372 0
 756 0052 FFF7FEFF 		bl	HAL_DMA_Init
 757              	.LVL48:
 758 0056 18B9     		cbnz	r0, .L63
 759              	.L56:
 377:Core/Src/stm32f1xx_hal_msp.c **** 
 760              		.loc 1 377 0
 761 0058 264B     		ldr	r3, .L66+4
 762 005a 6362     		str	r3, [r4, #36]
 763 005c 5C62     		str	r4, [r3, #36]
 764 005e D9E7     		b	.L54
 765              	.L63:
 374:Core/Src/stm32f1xx_hal_msp.c ****     }
 766              		.loc 1 374 0
 767 0060 FFF7FEFF 		bl	Error_Handler
 768              	.LVL49:
 769 0064 F8E7     		b	.L56
 770              	.LVL50:
 771              	.L62:
 772              	.LBB15:
 389:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccILwLbs.s 			page 23


 773              		.loc 1 389 0
 774 0066 254B     		ldr	r3, .L66+12
 775 0068 DA69     		ldr	r2, [r3, #28]
 776 006a 42F00802 		orr	r2, r2, #8
 777 006e DA61     		str	r2, [r3, #28]
 778 0070 DB69     		ldr	r3, [r3, #28]
 779 0072 03F00803 		and	r3, r3, #8
 780 0076 0193     		str	r3, [sp, #4]
 781 0078 019B     		ldr	r3, [sp, #4]
 782              	.LBE15:
 393:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 783              		.loc 1 393 0
 784 007a 2148     		ldr	r0, .L66+16
 785              	.LVL51:
 786 007c 214B     		ldr	r3, .L66+20
 787 007e 0360     		str	r3, [r0]
 394:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 788              		.loc 1 394 0
 789 0080 1023     		movs	r3, #16
 790 0082 4360     		str	r3, [r0, #4]
 395:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 791              		.loc 1 395 0
 792 0084 0023     		movs	r3, #0
 793 0086 8360     		str	r3, [r0, #8]
 396:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 794              		.loc 1 396 0
 795 0088 8023     		movs	r3, #128
 796 008a C360     		str	r3, [r0, #12]
 397:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 797              		.loc 1 397 0
 798 008c 4FF40073 		mov	r3, #512
 799 0090 0361     		str	r3, [r0, #16]
 398:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 800              		.loc 1 398 0
 801 0092 4FF40063 		mov	r3, #2048
 802 0096 4361     		str	r3, [r0, #20]
 399:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 803              		.loc 1 399 0
 804 0098 2023     		movs	r3, #32
 805 009a 8361     		str	r3, [r0, #24]
 400:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 806              		.loc 1 400 0
 807 009c 4FF44053 		mov	r3, #12288
 808 00a0 C361     		str	r3, [r0, #28]
 401:Core/Src/stm32f1xx_hal_msp.c ****     {
 809              		.loc 1 401 0
 810 00a2 FFF7FEFF 		bl	HAL_DMA_Init
 811              	.LVL52:
 812 00a6 E8B9     		cbnz	r0, .L64
 813              	.L58:
 406:Core/Src/stm32f1xx_hal_msp.c **** 
 814              		.loc 1 406 0
 815 00a8 154B     		ldr	r3, .L66+16
 816 00aa 6362     		str	r3, [r4, #36]
 817 00ac 5C62     		str	r4, [r3, #36]
 409:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 818              		.loc 1 409 0
ARM GAS  /tmp/ccILwLbs.s 			page 24


 819 00ae 1648     		ldr	r0, .L66+24
 820 00b0 164B     		ldr	r3, .L66+28
 821 00b2 0360     		str	r3, [r0]
 410:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 822              		.loc 1 410 0
 823 00b4 1023     		movs	r3, #16
 824 00b6 4360     		str	r3, [r0, #4]
 411:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 825              		.loc 1 411 0
 826 00b8 0023     		movs	r3, #0
 827 00ba 8360     		str	r3, [r0, #8]
 412:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 828              		.loc 1 412 0
 829 00bc 8023     		movs	r3, #128
 830 00be C360     		str	r3, [r0, #12]
 413:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 831              		.loc 1 413 0
 832 00c0 4FF40073 		mov	r3, #512
 833 00c4 0361     		str	r3, [r0, #16]
 414:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 834              		.loc 1 414 0
 835 00c6 4FF40063 		mov	r3, #2048
 836 00ca 4361     		str	r3, [r0, #20]
 415:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 837              		.loc 1 415 0
 838 00cc 2023     		movs	r3, #32
 839 00ce 8361     		str	r3, [r0, #24]
 416:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 840              		.loc 1 416 0
 841 00d0 4FF44053 		mov	r3, #12288
 842 00d4 C361     		str	r3, [r0, #28]
 417:Core/Src/stm32f1xx_hal_msp.c ****     {
 843              		.loc 1 417 0
 844 00d6 FFF7FEFF 		bl	HAL_DMA_Init
 845              	.LVL53:
 846 00da 30B9     		cbnz	r0, .L65
 847              	.L59:
 422:Core/Src/stm32f1xx_hal_msp.c **** 
 848              		.loc 1 422 0
 849 00dc 0A4B     		ldr	r3, .L66+24
 850 00de A362     		str	r3, [r4, #40]
 851 00e0 5C62     		str	r4, [r3, #36]
 852              		.loc 1 429 0
 853 00e2 97E7     		b	.L54
 854              	.L64:
 403:Core/Src/stm32f1xx_hal_msp.c ****     }
 855              		.loc 1 403 0
 856 00e4 FFF7FEFF 		bl	Error_Handler
 857              	.LVL54:
 858 00e8 DEE7     		b	.L58
 859              	.L65:
 419:Core/Src/stm32f1xx_hal_msp.c ****     }
 860              		.loc 1 419 0
 861 00ea FFF7FEFF 		bl	Error_Handler
 862              	.LVL55:
 863 00ee F5E7     		b	.L59
 864              	.L67:
ARM GAS  /tmp/ccILwLbs.s 			page 25


 865              		.align	2
 866              	.L66:
 867 00f0 000C0040 		.word	1073744896
 868 00f4 00000000 		.word	hdma_tim2_ch1
 869 00f8 58000240 		.word	1073872984
 870 00fc 00100240 		.word	1073876992
 871 0100 00000000 		.word	hdma_tim5_ch1
 872 0104 58040240 		.word	1073874008
 873 0108 00000000 		.word	hdma_tim5_ch2
 874 010c 44040240 		.word	1073873988
 875              		.cfi_endproc
 876              	.LFE71:
 878              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 879              		.align	1
 880              		.global	HAL_TIM_Base_MspInit
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 884              		.fpu softvfp
 886              	HAL_TIM_Base_MspInit:
 887              	.LFB72:
 430:Core/Src/stm32f1xx_hal_msp.c **** 
 431:Core/Src/stm32f1xx_hal_msp.c **** /**
 432:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 433:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 434:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 435:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 436:Core/Src/stm32f1xx_hal_msp.c **** */
 437:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 438:Core/Src/stm32f1xx_hal_msp.c **** {
 888              		.loc 1 438 0
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 8
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 892              		@ link register save eliminated.
 893              	.LVL56:
 439:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 894              		.loc 1 439 0
 895 0000 0268     		ldr	r2, [r0]
 896 0002 094B     		ldr	r3, .L76
 897 0004 9A42     		cmp	r2, r3
 898 0006 00D0     		beq	.L75
 899              	.L74:
 440:Core/Src/stm32f1xx_hal_msp.c ****   {
 441:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 442:Core/Src/stm32f1xx_hal_msp.c **** 
 443:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 444:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 445:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 446:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 447:Core/Src/stm32f1xx_hal_msp.c **** 
 448:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 449:Core/Src/stm32f1xx_hal_msp.c ****   }
 450:Core/Src/stm32f1xx_hal_msp.c **** 
 451:Core/Src/stm32f1xx_hal_msp.c **** }
 900              		.loc 1 451 0
 901 0008 7047     		bx	lr
ARM GAS  /tmp/ccILwLbs.s 			page 26


 902              	.L75:
 438:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 903              		.loc 1 438 0
 904 000a 82B0     		sub	sp, sp, #8
 905              	.LCFI19:
 906              		.cfi_def_cfa_offset 8
 907              	.LBB16:
 445:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 908              		.loc 1 445 0
 909 000c 03F50333 		add	r3, r3, #134144
 910 0010 DA69     		ldr	r2, [r3, #28]
 911 0012 42F00202 		orr	r2, r2, #2
 912 0016 DA61     		str	r2, [r3, #28]
 913 0018 DB69     		ldr	r3, [r3, #28]
 914 001a 03F00203 		and	r3, r3, #2
 915 001e 0193     		str	r3, [sp, #4]
 916 0020 019B     		ldr	r3, [sp, #4]
 917              	.LBE16:
 918              		.loc 1 451 0
 919 0022 02B0     		add	sp, sp, #8
 920              	.LCFI20:
 921              		.cfi_def_cfa_offset 0
 922              		@ sp needed
 923 0024 F0E7     		b	.L74
 924              	.L77:
 925 0026 00BF     		.align	2
 926              	.L76:
 927 0028 00040040 		.word	1073742848
 928              		.cfi_endproc
 929              	.LFE72:
 931              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 932              		.align	1
 933              		.global	HAL_TIM_MspPostInit
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 937              		.fpu softvfp
 939              	HAL_TIM_MspPostInit:
 940              	.LFB73:
 452:Core/Src/stm32f1xx_hal_msp.c **** 
 453:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 454:Core/Src/stm32f1xx_hal_msp.c **** {
 941              		.loc 1 454 0
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 24
 944              		@ frame_needed = 0, uses_anonymous_args = 0
 945              	.LVL57:
 946 0000 00B5     		push	{lr}
 947              	.LCFI21:
 948              		.cfi_def_cfa_offset 4
 949              		.cfi_offset 14, -4
 950 0002 87B0     		sub	sp, sp, #28
 951              	.LCFI22:
 952              		.cfi_def_cfa_offset 32
 455:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 953              		.loc 1 455 0
 954 0004 0023     		movs	r3, #0
ARM GAS  /tmp/ccILwLbs.s 			page 27


 955 0006 0293     		str	r3, [sp, #8]
 956 0008 0393     		str	r3, [sp, #12]
 957 000a 0493     		str	r3, [sp, #16]
 958 000c 0593     		str	r3, [sp, #20]
 456:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 959              		.loc 1 456 0
 960 000e 0368     		ldr	r3, [r0]
 961 0010 1C4A     		ldr	r2, .L84
 962 0012 9342     		cmp	r3, r2
 963 0014 05D0     		beq	.L82
 457:Core/Src/stm32f1xx_hal_msp.c ****   {
 458:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 459:Core/Src/stm32f1xx_hal_msp.c **** 
 460:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 461:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 462:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 463:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 464:Core/Src/stm32f1xx_hal_msp.c ****     */
 465:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = TACH_Pin;
 466:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 468:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(TACH_GPIO_Port, &GPIO_InitStruct);
 469:Core/Src/stm32f1xx_hal_msp.c **** 
 470:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 471:Core/Src/stm32f1xx_hal_msp.c **** 
 472:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 473:Core/Src/stm32f1xx_hal_msp.c ****   }
 474:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 964              		.loc 1 474 0
 965 0016 1C4A     		ldr	r2, .L84+4
 966 0018 9342     		cmp	r3, r2
 967 001a 17D0     		beq	.L83
 968              	.LVL58:
 969              	.L78:
 475:Core/Src/stm32f1xx_hal_msp.c ****   {
 476:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 477:Core/Src/stm32f1xx_hal_msp.c **** 
 478:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 479:Core/Src/stm32f1xx_hal_msp.c **** 
 480:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 481:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 482:Core/Src/stm32f1xx_hal_msp.c ****     PC8     ------> TIM3_CH3
 483:Core/Src/stm32f1xx_hal_msp.c ****     */
 484:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPEEDO_Pin;
 485:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 487:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(SPEEDO_GPIO_Port, &GPIO_InitStruct);
 488:Core/Src/stm32f1xx_hal_msp.c **** 
 489:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_TIM3_ENABLE();
 490:Core/Src/stm32f1xx_hal_msp.c **** 
 491:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 492:Core/Src/stm32f1xx_hal_msp.c **** 
 493:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 494:Core/Src/stm32f1xx_hal_msp.c ****   }
 495:Core/Src/stm32f1xx_hal_msp.c **** 
 496:Core/Src/stm32f1xx_hal_msp.c **** }
 970              		.loc 1 496 0
ARM GAS  /tmp/ccILwLbs.s 			page 28


 971 001c 07B0     		add	sp, sp, #28
 972              	.LCFI23:
 973              		.cfi_remember_state
 974              		.cfi_def_cfa_offset 4
 975              		@ sp needed
 976 001e 5DF804FB 		ldr	pc, [sp], #4
 977              	.LVL59:
 978              	.L82:
 979              	.LCFI24:
 980              		.cfi_restore_state
 981              	.LBB17:
 461:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 982              		.loc 1 461 0
 983 0022 1A4B     		ldr	r3, .L84+8
 984 0024 9A69     		ldr	r2, [r3, #24]
 985 0026 42F00402 		orr	r2, r2, #4
 986 002a 9A61     		str	r2, [r3, #24]
 987 002c 9B69     		ldr	r3, [r3, #24]
 988 002e 03F00403 		and	r3, r3, #4
 989 0032 0093     		str	r3, [sp]
 990 0034 009B     		ldr	r3, [sp]
 991              	.LBE17:
 465:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 992              		.loc 1 465 0
 993 0036 4FF48073 		mov	r3, #256
 994 003a 0293     		str	r3, [sp, #8]
 466:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 995              		.loc 1 466 0
 996 003c 0223     		movs	r3, #2
 997 003e 0393     		str	r3, [sp, #12]
 467:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(TACH_GPIO_Port, &GPIO_InitStruct);
 998              		.loc 1 467 0
 999 0040 0593     		str	r3, [sp, #20]
 468:Core/Src/stm32f1xx_hal_msp.c **** 
 1000              		.loc 1 468 0
 1001 0042 02A9     		add	r1, sp, #8
 1002 0044 1248     		ldr	r0, .L84+12
 1003              	.LVL60:
 1004 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 1005              	.LVL61:
 1006 004a E7E7     		b	.L78
 1007              	.LVL62:
 1008              	.L83:
 1009              	.LBB18:
 480:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1010              		.loc 1 480 0
 1011 004c 0F4B     		ldr	r3, .L84+8
 1012 004e 9A69     		ldr	r2, [r3, #24]
 1013 0050 42F01002 		orr	r2, r2, #16
 1014 0054 9A61     		str	r2, [r3, #24]
 1015 0056 9B69     		ldr	r3, [r3, #24]
 1016 0058 03F01003 		and	r3, r3, #16
 1017 005c 0193     		str	r3, [sp, #4]
 1018 005e 019B     		ldr	r3, [sp, #4]
 1019              	.LBE18:
 484:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1020              		.loc 1 484 0
ARM GAS  /tmp/ccILwLbs.s 			page 29


 1021 0060 4FF48073 		mov	r3, #256
 1022 0064 0293     		str	r3, [sp, #8]
 485:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1023              		.loc 1 485 0
 1024 0066 0223     		movs	r3, #2
 1025 0068 0393     		str	r3, [sp, #12]
 486:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(SPEEDO_GPIO_Port, &GPIO_InitStruct);
 1026              		.loc 1 486 0
 1027 006a 0593     		str	r3, [sp, #20]
 487:Core/Src/stm32f1xx_hal_msp.c **** 
 1028              		.loc 1 487 0
 1029 006c 02A9     		add	r1, sp, #8
 1030 006e 0948     		ldr	r0, .L84+16
 1031              	.LVL63:
 1032 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 1033              	.LVL64:
 1034              	.LBB19:
 489:Core/Src/stm32f1xx_hal_msp.c **** 
 1035              		.loc 1 489 0
 1036 0074 084A     		ldr	r2, .L84+20
 1037 0076 5368     		ldr	r3, [r2, #4]
 1038              	.LVL65:
 1039 0078 43F0E063 		orr	r3, r3, #117440512
 1040              	.LVL66:
 1041 007c 43F44063 		orr	r3, r3, #3072
 1042              	.LVL67:
 1043 0080 5360     		str	r3, [r2, #4]
 1044              	.LBE19:
 1045              		.loc 1 496 0
 1046 0082 CBE7     		b	.L78
 1047              	.L85:
 1048              		.align	2
 1049              	.L84:
 1050 0084 002C0140 		.word	1073818624
 1051 0088 00040040 		.word	1073742848
 1052 008c 00100240 		.word	1073876992
 1053 0090 00080140 		.word	1073809408
 1054 0094 00100140 		.word	1073811456
 1055 0098 00000140 		.word	1073807360
 1056              		.cfi_endproc
 1057              	.LFE73:
 1059              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1060              		.align	1
 1061              		.global	HAL_TIM_PWM_MspDeInit
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1065              		.fpu softvfp
 1067              	HAL_TIM_PWM_MspDeInit:
 1068              	.LFB74:
 497:Core/Src/stm32f1xx_hal_msp.c **** /**
 498:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 499:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 500:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 501:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 502:Core/Src/stm32f1xx_hal_msp.c **** */
 503:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
ARM GAS  /tmp/ccILwLbs.s 			page 30


 504:Core/Src/stm32f1xx_hal_msp.c **** {
 1069              		.loc 1 504 0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 1073              		@ link register save eliminated.
 1074              	.LVL68:
 505:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 1075              		.loc 1 505 0
 1076 0000 0268     		ldr	r2, [r0]
 1077 0002 054B     		ldr	r3, .L89
 1078 0004 9A42     		cmp	r2, r3
 1079 0006 00D0     		beq	.L88
 1080              	.L86:
 1081 0008 7047     		bx	lr
 1082              	.L88:
 506:Core/Src/stm32f1xx_hal_msp.c ****   {
 507:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 508:Core/Src/stm32f1xx_hal_msp.c **** 
 509:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 510:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 511:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 1083              		.loc 1 511 0
 1084 000a 044A     		ldr	r2, .L89+4
 1085 000c 9369     		ldr	r3, [r2, #24]
 1086 000e 23F40063 		bic	r3, r3, #2048
 1087 0012 9361     		str	r3, [r2, #24]
 512:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 513:Core/Src/stm32f1xx_hal_msp.c **** 
 514:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 515:Core/Src/stm32f1xx_hal_msp.c ****   }
 516:Core/Src/stm32f1xx_hal_msp.c **** 
 517:Core/Src/stm32f1xx_hal_msp.c **** }
 1088              		.loc 1 517 0
 1089 0014 F8E7     		b	.L86
 1090              	.L90:
 1091 0016 00BF     		.align	2
 1092              	.L89:
 1093 0018 002C0140 		.word	1073818624
 1094 001c 00100240 		.word	1073876992
 1095              		.cfi_endproc
 1096              	.LFE74:
 1098              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 1099              		.align	1
 1100              		.global	HAL_TIM_OC_MspDeInit
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
 1104              		.fpu softvfp
 1106              	HAL_TIM_OC_MspDeInit:
 1107              	.LFB75:
 518:Core/Src/stm32f1xx_hal_msp.c **** 
 519:Core/Src/stm32f1xx_hal_msp.c **** /**
 520:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP De-Initialization
 521:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 522:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 523:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccILwLbs.s 			page 31


 524:Core/Src/stm32f1xx_hal_msp.c **** */
 525:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* htim_oc)
 526:Core/Src/stm32f1xx_hal_msp.c **** {
 1108              		.loc 1 526 0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 0
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
 1112              	.LVL69:
 1113 0000 10B5     		push	{r4, lr}
 1114              	.LCFI25:
 1115              		.cfi_def_cfa_offset 8
 1116              		.cfi_offset 4, -8
 1117              		.cfi_offset 14, -4
 1118 0002 0446     		mov	r4, r0
 527:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 1119              		.loc 1 527 0
 1120 0004 0368     		ldr	r3, [r0]
 1121 0006 B3F1804F 		cmp	r3, #1073741824
 1122 000a 03D0     		beq	.L95
 528:Core/Src/stm32f1xx_hal_msp.c ****   {
 529:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 530:Core/Src/stm32f1xx_hal_msp.c **** 
 531:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 532:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 533:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 534:Core/Src/stm32f1xx_hal_msp.c **** 
 535:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 DMA DeInit */
 536:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC1]);
 537:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 538:Core/Src/stm32f1xx_hal_msp.c **** 
 539:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 540:Core/Src/stm32f1xx_hal_msp.c ****   }
 541:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_oc->Instance==TIM5)
 1123              		.loc 1 541 0
 1124 000c 0C4A     		ldr	r2, .L97
 1125 000e 9342     		cmp	r3, r2
 1126 0010 09D0     		beq	.L96
 1127              	.LVL70:
 1128              	.L91:
 1129 0012 10BD     		pop	{r4, pc}
 1130              	.LVL71:
 1131              	.L95:
 533:Core/Src/stm32f1xx_hal_msp.c **** 
 1132              		.loc 1 533 0
 1133 0014 0B4A     		ldr	r2, .L97+4
 1134 0016 D369     		ldr	r3, [r2, #28]
 1135 0018 23F00103 		bic	r3, r3, #1
 1136 001c D361     		str	r3, [r2, #28]
 536:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1137              		.loc 1 536 0
 1138 001e 406A     		ldr	r0, [r0, #36]
 1139              	.LVL72:
 1140 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 1141              	.LVL73:
 1142 0024 10BD     		pop	{r4, pc}
 1143              	.LVL74:
 1144              	.L96:
ARM GAS  /tmp/ccILwLbs.s 			page 32


 542:Core/Src/stm32f1xx_hal_msp.c ****   {
 543:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 544:Core/Src/stm32f1xx_hal_msp.c **** 
 545:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 546:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 547:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 1145              		.loc 1 547 0
 1146 0026 02F50132 		add	r2, r2, #132096
 1147 002a D369     		ldr	r3, [r2, #28]
 1148 002c 23F00803 		bic	r3, r3, #8
 1149 0030 D361     		str	r3, [r2, #28]
 548:Core/Src/stm32f1xx_hal_msp.c **** 
 549:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 DMA DeInit */
 550:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC1]);
 1150              		.loc 1 550 0
 1151 0032 406A     		ldr	r0, [r0, #36]
 1152              	.LVL75:
 1153 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 1154              	.LVL76:
 551:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC2]);
 1155              		.loc 1 551 0
 1156 0038 A06A     		ldr	r0, [r4, #40]
 1157 003a FFF7FEFF 		bl	HAL_DMA_DeInit
 1158              	.LVL77:
 552:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 553:Core/Src/stm32f1xx_hal_msp.c **** 
 554:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 555:Core/Src/stm32f1xx_hal_msp.c ****   }
 556:Core/Src/stm32f1xx_hal_msp.c **** 
 557:Core/Src/stm32f1xx_hal_msp.c **** }
 1159              		.loc 1 557 0
 1160 003e E8E7     		b	.L91
 1161              	.L98:
 1162              		.align	2
 1163              	.L97:
 1164 0040 000C0040 		.word	1073744896
 1165 0044 00100240 		.word	1073876992
 1166              		.cfi_endproc
 1167              	.LFE75:
 1169              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1170              		.align	1
 1171              		.global	HAL_TIM_Base_MspDeInit
 1172              		.syntax unified
 1173              		.thumb
 1174              		.thumb_func
 1175              		.fpu softvfp
 1177              	HAL_TIM_Base_MspDeInit:
 1178              	.LFB76:
 558:Core/Src/stm32f1xx_hal_msp.c **** 
 559:Core/Src/stm32f1xx_hal_msp.c **** /**
 560:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 561:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 562:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 563:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 564:Core/Src/stm32f1xx_hal_msp.c **** */
 565:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 566:Core/Src/stm32f1xx_hal_msp.c **** {
ARM GAS  /tmp/ccILwLbs.s 			page 33


 1179              		.loc 1 566 0
 1180              		.cfi_startproc
 1181              		@ args = 0, pretend = 0, frame = 0
 1182              		@ frame_needed = 0, uses_anonymous_args = 0
 1183              		@ link register save eliminated.
 1184              	.LVL78:
 567:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1185              		.loc 1 567 0
 1186 0000 0268     		ldr	r2, [r0]
 1187 0002 054B     		ldr	r3, .L102
 1188 0004 9A42     		cmp	r2, r3
 1189 0006 00D0     		beq	.L101
 1190              	.L99:
 1191 0008 7047     		bx	lr
 1192              	.L101:
 568:Core/Src/stm32f1xx_hal_msp.c ****   {
 569:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 570:Core/Src/stm32f1xx_hal_msp.c **** 
 571:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 572:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 573:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 1193              		.loc 1 573 0
 1194 000a 044A     		ldr	r2, .L102+4
 1195 000c D369     		ldr	r3, [r2, #28]
 1196 000e 23F00203 		bic	r3, r3, #2
 1197 0012 D361     		str	r3, [r2, #28]
 574:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 575:Core/Src/stm32f1xx_hal_msp.c **** 
 576:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 577:Core/Src/stm32f1xx_hal_msp.c ****   }
 578:Core/Src/stm32f1xx_hal_msp.c **** 
 579:Core/Src/stm32f1xx_hal_msp.c **** }
 1198              		.loc 1 579 0
 1199 0014 F8E7     		b	.L99
 1200              	.L103:
 1201 0016 00BF     		.align	2
 1202              	.L102:
 1203 0018 00040040 		.word	1073742848
 1204 001c 00100240 		.word	1073876992
 1205              		.cfi_endproc
 1206              	.LFE76:
 1208              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1209              		.align	1
 1210              		.global	HAL_UART_MspInit
 1211              		.syntax unified
 1212              		.thumb
 1213              		.thumb_func
 1214              		.fpu softvfp
 1216              	HAL_UART_MspInit:
 1217              	.LFB77:
 580:Core/Src/stm32f1xx_hal_msp.c **** 
 581:Core/Src/stm32f1xx_hal_msp.c **** /**
 582:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 583:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 584:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 585:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 586:Core/Src/stm32f1xx_hal_msp.c **** */
ARM GAS  /tmp/ccILwLbs.s 			page 34


 587:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 588:Core/Src/stm32f1xx_hal_msp.c **** {
 1218              		.loc 1 588 0
 1219              		.cfi_startproc
 1220              		@ args = 0, pretend = 0, frame = 32
 1221              		@ frame_needed = 0, uses_anonymous_args = 0
 1222              	.LVL79:
 1223 0000 10B5     		push	{r4, lr}
 1224              	.LCFI26:
 1225              		.cfi_def_cfa_offset 8
 1226              		.cfi_offset 4, -8
 1227              		.cfi_offset 14, -4
 1228 0002 88B0     		sub	sp, sp, #32
 1229              	.LCFI27:
 1230              		.cfi_def_cfa_offset 40
 589:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1231              		.loc 1 589 0
 1232 0004 0023     		movs	r3, #0
 1233 0006 0493     		str	r3, [sp, #16]
 1234 0008 0593     		str	r3, [sp, #20]
 1235 000a 0693     		str	r3, [sp, #24]
 1236 000c 0793     		str	r3, [sp, #28]
 590:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==UART4)
 1237              		.loc 1 590 0
 1238 000e 0368     		ldr	r3, [r0]
 1239 0010 2D4A     		ldr	r2, .L110
 1240 0012 9342     		cmp	r3, r2
 1241 0014 04D0     		beq	.L108
 591:Core/Src/stm32f1xx_hal_msp.c ****   {
 592:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 593:Core/Src/stm32f1xx_hal_msp.c **** 
 594:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 595:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 596:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 597:Core/Src/stm32f1xx_hal_msp.c **** 
 598:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 599:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 600:Core/Src/stm32f1xx_hal_msp.c ****     PC10     ------> UART4_TX
 601:Core/Src/stm32f1xx_hal_msp.c ****     PC11     ------> UART4_RX
 602:Core/Src/stm32f1xx_hal_msp.c ****     */
 603:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 604:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 605:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 606:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 607:Core/Src/stm32f1xx_hal_msp.c **** 
 608:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 609:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 610:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 611:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 612:Core/Src/stm32f1xx_hal_msp.c **** 
 613:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 614:Core/Src/stm32f1xx_hal_msp.c **** 
 615:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 616:Core/Src/stm32f1xx_hal_msp.c ****   }
 617:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART1)
 1242              		.loc 1 617 0
 1243 0016 2D4A     		ldr	r2, .L110+4
ARM GAS  /tmp/ccILwLbs.s 			page 35


 1244 0018 9342     		cmp	r3, r2
 1245 001a 2BD0     		beq	.L109
 1246              	.LVL80:
 1247              	.L104:
 618:Core/Src/stm32f1xx_hal_msp.c ****   {
 619:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 620:Core/Src/stm32f1xx_hal_msp.c **** 
 621:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 622:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 623:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 624:Core/Src/stm32f1xx_hal_msp.c **** 
 625:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 626:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 627:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 628:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 629:Core/Src/stm32f1xx_hal_msp.c ****     */
 630:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 631:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 632:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 633:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 634:Core/Src/stm32f1xx_hal_msp.c **** 
 635:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 636:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 637:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 638:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 639:Core/Src/stm32f1xx_hal_msp.c **** 
 640:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 641:Core/Src/stm32f1xx_hal_msp.c **** 
 642:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 643:Core/Src/stm32f1xx_hal_msp.c ****   }
 644:Core/Src/stm32f1xx_hal_msp.c **** 
 645:Core/Src/stm32f1xx_hal_msp.c **** }
 1248              		.loc 1 645 0
 1249 001c 08B0     		add	sp, sp, #32
 1250              	.LCFI28:
 1251              		.cfi_remember_state
 1252              		.cfi_def_cfa_offset 8
 1253              		@ sp needed
 1254 001e 10BD     		pop	{r4, pc}
 1255              	.LVL81:
 1256              	.L108:
 1257              	.LCFI29:
 1258              		.cfi_restore_state
 1259              	.LBB20:
 596:Core/Src/stm32f1xx_hal_msp.c **** 
 1260              		.loc 1 596 0
 1261 0020 2B4B     		ldr	r3, .L110+8
 1262 0022 DA69     		ldr	r2, [r3, #28]
 1263 0024 42F40022 		orr	r2, r2, #524288
 1264 0028 DA61     		str	r2, [r3, #28]
 1265 002a DA69     		ldr	r2, [r3, #28]
 1266 002c 02F40022 		and	r2, r2, #524288
 1267 0030 0092     		str	r2, [sp]
 1268 0032 009A     		ldr	r2, [sp]
 1269              	.LBE20:
 1270              	.LBB21:
 598:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
ARM GAS  /tmp/ccILwLbs.s 			page 36


 1271              		.loc 1 598 0
 1272 0034 9A69     		ldr	r2, [r3, #24]
 1273 0036 42F01002 		orr	r2, r2, #16
 1274 003a 9A61     		str	r2, [r3, #24]
 1275 003c 9B69     		ldr	r3, [r3, #24]
 1276 003e 03F01003 		and	r3, r3, #16
 1277 0042 0193     		str	r3, [sp, #4]
 1278 0044 019B     		ldr	r3, [sp, #4]
 1279              	.LBE21:
 603:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1280              		.loc 1 603 0
 1281 0046 4FF48063 		mov	r3, #1024
 1282 004a 0493     		str	r3, [sp, #16]
 604:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1283              		.loc 1 604 0
 1284 004c 0223     		movs	r3, #2
 1285 004e 0593     		str	r3, [sp, #20]
 605:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1286              		.loc 1 605 0
 1287 0050 0323     		movs	r3, #3
 1288 0052 0793     		str	r3, [sp, #28]
 606:Core/Src/stm32f1xx_hal_msp.c **** 
 1289              		.loc 1 606 0
 1290 0054 1F4C     		ldr	r4, .L110+12
 1291 0056 04A9     		add	r1, sp, #16
 1292 0058 2046     		mov	r0, r4
 1293              	.LVL82:
 1294 005a FFF7FEFF 		bl	HAL_GPIO_Init
 1295              	.LVL83:
 608:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1296              		.loc 1 608 0
 1297 005e 4FF40063 		mov	r3, #2048
 1298 0062 0493     		str	r3, [sp, #16]
 609:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1299              		.loc 1 609 0
 1300 0064 0023     		movs	r3, #0
 1301 0066 0593     		str	r3, [sp, #20]
 610:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1302              		.loc 1 610 0
 1303 0068 0693     		str	r3, [sp, #24]
 611:Core/Src/stm32f1xx_hal_msp.c **** 
 1304              		.loc 1 611 0
 1305 006a 04A9     		add	r1, sp, #16
 1306 006c 2046     		mov	r0, r4
 1307 006e FFF7FEFF 		bl	HAL_GPIO_Init
 1308              	.LVL84:
 1309 0072 D3E7     		b	.L104
 1310              	.LVL85:
 1311              	.L109:
 1312              	.LBB22:
 623:Core/Src/stm32f1xx_hal_msp.c **** 
 1313              		.loc 1 623 0
 1314 0074 164B     		ldr	r3, .L110+8
 1315 0076 9A69     		ldr	r2, [r3, #24]
 1316 0078 42F48042 		orr	r2, r2, #16384
 1317 007c 9A61     		str	r2, [r3, #24]
 1318 007e 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/ccILwLbs.s 			page 37


 1319 0080 02F48042 		and	r2, r2, #16384
 1320 0084 0292     		str	r2, [sp, #8]
 1321 0086 029A     		ldr	r2, [sp, #8]
 1322              	.LBE22:
 1323              	.LBB23:
 625:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1324              		.loc 1 625 0
 1325 0088 9A69     		ldr	r2, [r3, #24]
 1326 008a 42F00402 		orr	r2, r2, #4
 1327 008e 9A61     		str	r2, [r3, #24]
 1328 0090 9B69     		ldr	r3, [r3, #24]
 1329 0092 03F00403 		and	r3, r3, #4
 1330 0096 0393     		str	r3, [sp, #12]
 1331 0098 039B     		ldr	r3, [sp, #12]
 1332              	.LBE23:
 630:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1333              		.loc 1 630 0
 1334 009a 4FF40073 		mov	r3, #512
 1335 009e 0493     		str	r3, [sp, #16]
 631:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1336              		.loc 1 631 0
 1337 00a0 0223     		movs	r3, #2
 1338 00a2 0593     		str	r3, [sp, #20]
 632:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1339              		.loc 1 632 0
 1340 00a4 0323     		movs	r3, #3
 1341 00a6 0793     		str	r3, [sp, #28]
 633:Core/Src/stm32f1xx_hal_msp.c **** 
 1342              		.loc 1 633 0
 1343 00a8 0B4C     		ldr	r4, .L110+16
 1344 00aa 04A9     		add	r1, sp, #16
 1345 00ac 2046     		mov	r0, r4
 1346              	.LVL86:
 1347 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 1348              	.LVL87:
 635:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1349              		.loc 1 635 0
 1350 00b2 4FF48063 		mov	r3, #1024
 1351 00b6 0493     		str	r3, [sp, #16]
 636:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1352              		.loc 1 636 0
 1353 00b8 0023     		movs	r3, #0
 1354 00ba 0593     		str	r3, [sp, #20]
 637:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1355              		.loc 1 637 0
 1356 00bc 0693     		str	r3, [sp, #24]
 638:Core/Src/stm32f1xx_hal_msp.c **** 
 1357              		.loc 1 638 0
 1358 00be 04A9     		add	r1, sp, #16
 1359 00c0 2046     		mov	r0, r4
 1360 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 1361              	.LVL88:
 1362              		.loc 1 645 0
 1363 00c6 A9E7     		b	.L104
 1364              	.L111:
 1365              		.align	2
 1366              	.L110:
ARM GAS  /tmp/ccILwLbs.s 			page 38


 1367 00c8 004C0040 		.word	1073761280
 1368 00cc 00380140 		.word	1073821696
 1369 00d0 00100240 		.word	1073876992
 1370 00d4 00100140 		.word	1073811456
 1371 00d8 00080140 		.word	1073809408
 1372              		.cfi_endproc
 1373              	.LFE77:
 1375              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1376              		.align	1
 1377              		.global	HAL_UART_MspDeInit
 1378              		.syntax unified
 1379              		.thumb
 1380              		.thumb_func
 1381              		.fpu softvfp
 1383              	HAL_UART_MspDeInit:
 1384              	.LFB78:
 646:Core/Src/stm32f1xx_hal_msp.c **** 
 647:Core/Src/stm32f1xx_hal_msp.c **** /**
 648:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 649:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 650:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 651:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 652:Core/Src/stm32f1xx_hal_msp.c **** */
 653:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 654:Core/Src/stm32f1xx_hal_msp.c **** {
 1385              		.loc 1 654 0
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 0
 1388              		@ frame_needed = 0, uses_anonymous_args = 0
 1389              	.LVL89:
 1390 0000 08B5     		push	{r3, lr}
 1391              	.LCFI30:
 1392              		.cfi_def_cfa_offset 8
 1393              		.cfi_offset 3, -8
 1394              		.cfi_offset 14, -4
 655:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==UART4)
 1395              		.loc 1 655 0
 1396 0002 0368     		ldr	r3, [r0]
 1397 0004 0F4A     		ldr	r2, .L118
 1398 0006 9342     		cmp	r3, r2
 1399 0008 03D0     		beq	.L116
 656:Core/Src/stm32f1xx_hal_msp.c ****   {
 657:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 658:Core/Src/stm32f1xx_hal_msp.c **** 
 659:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 660:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 661:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 662:Core/Src/stm32f1xx_hal_msp.c **** 
 663:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 664:Core/Src/stm32f1xx_hal_msp.c ****     PC10     ------> UART4_TX
 665:Core/Src/stm32f1xx_hal_msp.c ****     PC11     ------> UART4_RX
 666:Core/Src/stm32f1xx_hal_msp.c ****     */
 667:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 668:Core/Src/stm32f1xx_hal_msp.c **** 
 669:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 670:Core/Src/stm32f1xx_hal_msp.c **** 
 671:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
ARM GAS  /tmp/ccILwLbs.s 			page 39


 672:Core/Src/stm32f1xx_hal_msp.c ****   }
 673:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART1)
 1400              		.loc 1 673 0
 1401 000a 0F4A     		ldr	r2, .L118+4
 1402 000c 9342     		cmp	r3, r2
 1403 000e 0CD0     		beq	.L117
 1404              	.LVL90:
 1405              	.L112:
 1406 0010 08BD     		pop	{r3, pc}
 1407              	.LVL91:
 1408              	.L116:
 661:Core/Src/stm32f1xx_hal_msp.c **** 
 1409              		.loc 1 661 0
 1410 0012 02F5E232 		add	r2, r2, #115712
 1411 0016 D369     		ldr	r3, [r2, #28]
 1412 0018 23F40023 		bic	r3, r3, #524288
 1413 001c D361     		str	r3, [r2, #28]
 667:Core/Src/stm32f1xx_hal_msp.c **** 
 1414              		.loc 1 667 0
 1415 001e 4FF44061 		mov	r1, #3072
 1416 0022 0A48     		ldr	r0, .L118+8
 1417              	.LVL92:
 1418 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1419              	.LVL93:
 1420 0028 08BD     		pop	{r3, pc}
 1421              	.LVL94:
 1422              	.L117:
 674:Core/Src/stm32f1xx_hal_msp.c ****   {
 675:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 676:Core/Src/stm32f1xx_hal_msp.c **** 
 677:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 678:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 679:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 1423              		.loc 1 679 0
 1424 002a 02F55842 		add	r2, r2, #55296
 1425 002e 9369     		ldr	r3, [r2, #24]
 1426 0030 23F48043 		bic	r3, r3, #16384
 1427 0034 9361     		str	r3, [r2, #24]
 680:Core/Src/stm32f1xx_hal_msp.c **** 
 681:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 682:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 683:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 684:Core/Src/stm32f1xx_hal_msp.c ****     */
 685:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 1428              		.loc 1 685 0
 1429 0036 4FF4C061 		mov	r1, #1536
 1430 003a 0548     		ldr	r0, .L118+12
 1431              	.LVL95:
 1432 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1433              	.LVL96:
 686:Core/Src/stm32f1xx_hal_msp.c **** 
 687:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 688:Core/Src/stm32f1xx_hal_msp.c **** 
 689:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 690:Core/Src/stm32f1xx_hal_msp.c ****   }
 691:Core/Src/stm32f1xx_hal_msp.c **** 
 692:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  /tmp/ccILwLbs.s 			page 40


 1434              		.loc 1 692 0
 1435 0040 E6E7     		b	.L112
 1436              	.L119:
 1437 0042 00BF     		.align	2
 1438              	.L118:
 1439 0044 004C0040 		.word	1073761280
 1440 0048 00380140 		.word	1073821696
 1441 004c 00100140 		.word	1073811456
 1442 0050 00080140 		.word	1073809408
 1443              		.cfi_endproc
 1444              	.LFE78:
 1446              		.section	.bss.HAL_RCC_CAN1_CLK_ENABLED,"aw",%nobits
 1447              		.align	2
 1448              		.set	.LANCHOR0,. + 0
 1451              	HAL_RCC_CAN1_CLK_ENABLED:
 1452 0000 00000000 		.space	4
 1453              		.text
 1454              	.Letext0:
 1455              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1456              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 1457              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 1458              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1459              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f105xc.h"
 1460              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1461              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1462              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1463              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1464              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 1465              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 1466              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1467              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1468              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1469              		.file 16 "Core/Inc/main.h"
 1470              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccILwLbs.s 			page 41


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccILwLbs.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccILwLbs.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccILwLbs.s:84     .text.HAL_MspInit:000000000000004c $d
     /tmp/ccILwLbs.s:90     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccILwLbs.s:97     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccILwLbs.s:233    .text.HAL_ADC_MspInit:00000000000000ac $d
     /tmp/ccILwLbs.s:242    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccILwLbs.s:249    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccILwLbs.s:295    .text.HAL_ADC_MspDeInit:0000000000000030 $d
     /tmp/ccILwLbs.s:303    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccILwLbs.s:310    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccILwLbs.s:509    .text.HAL_CAN_MspInit:0000000000000118 $d
     /tmp/ccILwLbs.s:520    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccILwLbs.s:527    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccILwLbs.s:612    .text.HAL_CAN_MspDeInit:000000000000006c $d
     /tmp/ccILwLbs.s:622    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccILwLbs.s:629    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccILwLbs.s:670    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
     /tmp/ccILwLbs.s:675    .text.HAL_TIM_OC_MspInit:0000000000000000 $t
     /tmp/ccILwLbs.s:682    .text.HAL_TIM_OC_MspInit:0000000000000000 HAL_TIM_OC_MspInit
     /tmp/ccILwLbs.s:867    .text.HAL_TIM_OC_MspInit:00000000000000f0 $d
     /tmp/ccILwLbs.s:879    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccILwLbs.s:886    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccILwLbs.s:927    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/ccILwLbs.s:932    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccILwLbs.s:939    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccILwLbs.s:1050   .text.HAL_TIM_MspPostInit:0000000000000084 $d
     /tmp/ccILwLbs.s:1060   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccILwLbs.s:1067   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccILwLbs.s:1093   .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
     /tmp/ccILwLbs.s:1099   .text.HAL_TIM_OC_MspDeInit:0000000000000000 $t
     /tmp/ccILwLbs.s:1106   .text.HAL_TIM_OC_MspDeInit:0000000000000000 HAL_TIM_OC_MspDeInit
     /tmp/ccILwLbs.s:1164   .text.HAL_TIM_OC_MspDeInit:0000000000000040 $d
     /tmp/ccILwLbs.s:1170   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccILwLbs.s:1177   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccILwLbs.s:1203   .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/ccILwLbs.s:1209   .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccILwLbs.s:1216   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccILwLbs.s:1367   .text.HAL_UART_MspInit:00000000000000c8 $d
     /tmp/ccILwLbs.s:1376   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccILwLbs.s:1383   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccILwLbs.s:1439   .text.HAL_UART_MspDeInit:0000000000000044 $d
     /tmp/ccILwLbs.s:1447   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 $d
     /tmp/ccILwLbs.s:1451   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 HAL_RCC_CAN1_CLK_ENABLED
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccILwLbs.s 			page 42


HAL_NVIC_DisableIRQ
hdma_tim2_ch1
hdma_tim5_ch1
hdma_tim5_ch2
