
---------- Begin Simulation Statistics ----------
simSeconds                                   0.009107                       # Number of seconds simulated (Second)
simTicks                                   9107478000                       # Number of ticks simulated (Tick)
finalTick                                419229418000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     17.29                       # Real time elapsed on the host (Second)
hostTickRate                                526623293                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     790472                       # Number of bytes of host memory used (Byte)
simInsts                                     11006712                       # Number of instructions simulated (Count)
simOps                                       11079099                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   636441                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     640627                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         18214956                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.654895                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.604268                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch        24176      1.34%      1.34% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        525810     29.12%     30.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       541995     30.02%     60.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           11      0.00%     60.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       515201     28.54%     89.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       153866      8.52%     97.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        44333      2.46%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1805392                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch        10952      4.30%      4.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        53091     20.84%     25.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        69266     27.19%     52.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            9      0.00%     52.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        77741     30.51%     82.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        32288     12.67%     95.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        11433      4.49%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        254780                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch        13224      5.58%      5.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        37745     15.93%     21.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        83858     35.39%     56.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            2      0.00%     56.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        65615     27.69%     84.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        32848     13.86%     98.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         3634      1.53%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       236926                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch        13224      0.85%      0.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       472719     30.49%     31.34% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       472729     30.49%     61.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            2      0.00%     61.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       437460     28.21%     90.04% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       121578      7.84%     97.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        32900      2.12%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1550612                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch        13224      5.58%      5.58% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        37745     15.93%     21.51% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        83858     35.39%     56.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            2      0.00%     56.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        65615     27.69%     84.60% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        32848     13.86%     98.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         3634      1.53%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       236926                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       400130     22.16%     22.16% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       859058     47.58%     69.75% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       525810     29.12%     98.87% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        20394      1.13%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1805392                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        40028     59.06%     59.06% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        27730     40.91%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           22      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        67780                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            539377                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       248736                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            236926                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          20589                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       206313                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         30613                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1805392                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               152184                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1049863                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.581515                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           20768                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           44344                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              20394                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            23950                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        24176      1.34%      1.34% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       525810     29.12%     30.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       541995     30.02%     60.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           11      0.00%     60.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       515201     28.54%     89.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       153866      8.52%     97.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        44333      2.46%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1805392                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch        24176      3.20%      3.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       519446     68.75%     71.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        22466      2.97%     74.93% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           11      0.00%     74.93% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       118896     15.74%     90.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        26201      3.47%     94.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        44333      5.87%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        755529                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        83858     55.10%     55.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     55.10% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        42414     27.87%     82.97% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        25912     17.03%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       152184                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        83858     55.10%     55.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     55.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        42414     27.87%     82.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        25912     17.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       152184                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        44344                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        20394                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        23950                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         3160                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        47980                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               595097                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 595085                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             122366                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 472719                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              434974                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             37745                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             11006712                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               11079099                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.654895                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.604268                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        13224      0.12%      0.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      5827275     52.60%     52.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        28744      0.26%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           16      0.00%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1645      0.01%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        18604      0.17%     53.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          775      0.01%     53.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          775      0.01%     53.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         4613      0.04%     53.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       121340      1.10%     54.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         3826      0.03%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd        16535      0.15%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2937549     26.51%     81.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1933961     17.46%     98.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         3290      0.03%     98.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1645      0.01%     98.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     98.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     98.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        63155      0.57%     99.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        10463      0.09%     99.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        11968      0.11%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad        17224      0.16%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        62470      0.56%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     11079099                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        4595326                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4595326                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4595326                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4595326                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        25459                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           25459                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        25459                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          25459                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    953206000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    953206000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    953206000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    953206000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4620785                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4620785                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4620785                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4620785                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005510                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005510                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005510                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005510                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 37440.826427                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 37440.826427                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 37440.826427                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 37440.826427                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        16151                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             16151                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2269                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2269                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2269                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2269                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        23190                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        23190                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        23190                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        23190                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    797444000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    797444000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    797444000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    797444000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34387.408366                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34387.408366                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34387.408366                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34387.408366                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  23190                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2648524                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2648524                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        19535                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         19535                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    610872500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    610872500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2668059                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2668059                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007322                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007322                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 31270.668032                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 31270.668032                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           48                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           48                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        19487                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        19487                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    590106500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    590106500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.007304                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.007304                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 30282.059835                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 30282.059835                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1946802                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1946802                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5924                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5924                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    342333500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    342333500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1952726                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1952726                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003034                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003034                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 57787.559082                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 57787.559082                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2221                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2221                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         3703                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         3703                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    207337500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    207337500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001896                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001896                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 55991.763435                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 55991.763435                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              9175979                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              23190                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             395.686891                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          196                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          280                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            9264760                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           9264760                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       331649                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             6655987                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 1645                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              250942                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            3442868                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           2194506                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        4016598                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4016598                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4016598                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4016598                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        65912                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           65912                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        65912                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          65912                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    882175000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    882175000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    882175000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    882175000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4082510                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4082510                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4082510                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4082510                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.016145                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.016145                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.016145                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.016145                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13384.133390                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13384.133390                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13384.133390                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13384.133390                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        65912                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             65912                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        65912                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        65912                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        65912                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        65912                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    816262000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    816262000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    816262000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    816262000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.016145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.016145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.016145                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.016145                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12384.118218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12384.118218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12384.118218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12384.118218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  65912                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4016598                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4016598                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        65912                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         65912                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    882175000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    882175000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4082510                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4082510                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.016145                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.016145                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13384.133390                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13384.133390                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        65912                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        65912                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    816262000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    816262000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.016145                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.016145                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12384.118218                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12384.118218                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.999987                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             44195388                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              65912                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             670.521119                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.999987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          108                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          281                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            8230933                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           8230933                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 11006712                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   11079099                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 13224                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  65553                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  16054                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     81607                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 65553                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 16054                       # number of overall hits (Count)
system.l2.overallHits::total                    81607                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  359                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 6855                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    7214                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 359                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                6855                       # number of overall misses (Count)
system.l2.overallMisses::total                   7214                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        28807500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       585826500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          614634000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       28807500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      585826500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         614634000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              65912                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              22909                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 88821                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             65912                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             22909                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                88821                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.005447                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.299227                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.081220                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.005447                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.299227                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.081220                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80243.732591                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85459.737418                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85200.166343                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80243.732591                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85459.737418                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85200.166343                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 3687                       # number of writebacks (Count)
system.l2.writebacks::total                      3687                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              359                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             6855                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                7214                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             359                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            6855                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               7214                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     25217500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    517276500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      542494000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     25217500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    517276500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     542494000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.005447                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.299227                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.081220                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.005447                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.299227                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.081220                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70243.732591                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 75459.737418                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75200.166343                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70243.732591                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 75459.737418                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75200.166343                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           7800                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           18                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             18                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          281                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             281                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          281                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           281                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          281                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          281                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      5335500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      5335500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18987.544484                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18987.544484                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           65553                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              65553                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           359                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              359                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     28807500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     28807500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        65912                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          65912                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.005447                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.005447                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80243.732591                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80243.732591                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          359                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          359                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     25217500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     25217500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.005447                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.005447                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70243.732591                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70243.732591                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1282                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1282                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2145                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2145                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    180202500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      180202500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           3427                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3427                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.625912                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.625912                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 84010.489510                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 84010.489510                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2145                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2145                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    158752500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    158752500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.625912                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.625912                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 74010.489510                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 74010.489510                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          14772                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             14772                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         4710                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            4710                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    405624000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    405624000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        19482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         19482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.241762                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.241762                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86119.745223                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86119.745223                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         4710                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         4710                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    358524000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    358524000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.241762                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.241762                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76119.745223                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76119.745223                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        65912                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            65912                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        65912                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        65912                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        16151                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            16151                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        16151                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        16151                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9330408                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       7800                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                    1196.206154                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     448.497575                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       301.869391                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3345.633034                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.109496                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.073699                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.816805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  195                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  174                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  961                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2717                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   49                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1433432                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1433432                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      3687.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       359.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      6818.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000804700500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          213                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          213                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               20240                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3479                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        7214                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       3687                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      7214                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3687                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     37                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  7214                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 3687                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    7139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    219                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    219                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          213                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      33.652582                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.653719                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     19.861109                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11             11      5.16%      5.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            19      8.92%     14.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            25     11.74%     25.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            33     15.49%     41.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            17      7.98%     49.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            15      7.04%     56.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            20      9.39%     65.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             9      4.23%     69.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            13      6.10%     76.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             7      3.29%     79.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51             9      4.23%     83.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55             5      2.35%     85.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             6      2.82%     88.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63             1      0.47%     89.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             3      1.41%     90.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             2      0.94%     91.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             8      3.76%     95.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             3      1.41%     96.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             3      1.41%     98.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95             3      1.41%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::100-103            1      0.47%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           213                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          213                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.295775                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.264426                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.037882                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               79     37.09%     37.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                3      1.41%     38.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              122     57.28%     95.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                7      3.29%     99.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.94%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           213                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  461696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               235968                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              50694165.82724658                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              25909258.30400030                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    9107371000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     835461.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        22976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       436352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       235776                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2522762.064316817559                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 47911397.644880391657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 25888176.726861156523                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          359                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         6855                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3687                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     10486750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    235162500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 214451034250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29211.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34305.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  58164099.34                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        22976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       438720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         461696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        22976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        22976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       235968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       235968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          359                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         6855                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            7214                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         3687                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           3687                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2522762                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       48171404                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          50694166                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2522762                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2522762                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     25909258                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         25909258                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     25909258                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2522762                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      48171404                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         76603424                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 7177                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                3684                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          533                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          497                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          429                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               111080500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              35885000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          245649250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15477.29                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34227.29                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2421                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1245                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            33.73                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           33.79                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         7191                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    96.449451                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    82.267583                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    87.160252                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5264     73.20%     73.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1625     22.60%     95.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          176      2.45%     98.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           43      0.60%     98.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           32      0.45%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           15      0.21%     99.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           15      0.21%     99.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           12      0.17%     99.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            9      0.13%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         7191                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            459328                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         235776                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               50.434160                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               25.888177                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.60                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.39                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               33.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        26382300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        14011140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       25739700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       8305020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 719128800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2647368420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1268634240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4709569620                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   517.110184                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3270944750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    304200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5534222250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        25018560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        13282500                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       25532640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      10925460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 719128800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2140274760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1694935200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4629097920                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   508.274400                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4389266750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    304200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4418331250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5069                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3687                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3689                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2145                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2145                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5069                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            281                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        22085                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   22085                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       697664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   697664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               7495                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     7495    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 7495                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            31611000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           39192250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          14871                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         7376                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              85395                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        19838                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        65912                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            11152                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              3427                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             3427                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          65912                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         19482                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           281                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          281                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       197737                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        69570                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 267307                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      8436800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2499840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                10936640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            7800                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    235968                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             96902                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004561                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.067384                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   96460     99.54%     99.54% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     442      0.46%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               96902                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 419229418000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          171165000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          98869500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          34504000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        178204                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        89102                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             442                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         2670320                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        15544636                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.022331                       # Number of seconds simulated (Second)
simTicks                                  22331376000                       # Number of ticks simulated (Tick)
finalTick                                432453316000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     34.57                       # Real time elapsed on the host (Second)
hostTickRate                                645968672                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     791496                       # Number of bytes of host memory used (Byte)
simInsts                                     20345399                       # Number of instructions simulated (Count)
simOps                                       20417786                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   588521                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     590614                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         44662752                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.195226                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.455534                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch        24180      0.67%      0.67% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1087486     29.93%     30.60% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1103744     30.38%     60.98% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           42      0.00%     60.98% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1019583     28.07%     89.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       353519      9.73%     98.78% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.78% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        44353      1.22%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3632907                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch        10952      2.94%      2.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        76161     20.47%     23.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        92423     24.84%     48.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           27      0.01%     48.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       138845     37.32%     85.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        42235     11.35%     96.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        11443      3.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        372086                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch        13227      4.72%      4.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        37749     13.47%     18.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        84037     29.99%     48.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           15      0.01%     48.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       108658     38.78%     86.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        32888     11.74%     98.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         3644      1.30%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       280218                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch        13227      0.41%      0.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1011326     31.01%     31.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1011320     31.01%     62.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           15      0.00%     62.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       880737     27.01%     89.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       311282      9.55%     98.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        32910      1.01%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      3260817                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch        13227      4.72%      4.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        37749     13.47%     18.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        84037     29.99%     48.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           15      0.01%     48.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       108658     38.78%     86.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        32888     11.74%     98.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         3644      1.30%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       280218                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       625057     17.21%     17.21% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1899970     52.30%     69.50% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1087486     29.93%     99.44% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        20394      0.56%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3632907                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        53800     48.45%     48.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        57205     51.52%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           26      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       111031                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1043763                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       529776                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            280218                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          20793                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       220134                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         60084                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              3632907                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               165975                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2266263                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.623815                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           20990                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           44395                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              20394                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            24001                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        24180      0.67%      0.67% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1087486     29.93%     30.60% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1103744     30.38%     60.98% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           42      0.00%     60.98% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1019583     28.07%     89.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       353519      9.73%     98.78% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.78% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        44353      1.22%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3632907                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch        24180      1.77%      1.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1081122     79.11%     80.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        22869      1.67%     82.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           36      0.00%     82.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       167792     12.28%     94.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        26292      1.92%     96.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        44353      3.25%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1366644                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        84037     50.63%     50.63% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     50.63% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        55986     33.73%     84.36% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        25952     15.64%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       165975                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        84037     50.63%     50.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     50.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        55986     33.73%     84.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        25952     15.64%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       165975                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        44395                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        20394                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        24001                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         3183                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        48054                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1179947                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1179936                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             168611                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1011326                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              973577                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             37749                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             20345399                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               20417786                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.195226                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.455534                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        13228      0.06%      0.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     10863130     53.20%     53.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        48750      0.24%     53.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           16      0.00%     53.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     53.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     53.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1645      0.01%     53.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        18604      0.09%     53.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          775      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          775      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         4613      0.02%     53.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       121340      0.59%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         3826      0.02%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd        16535      0.08%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      5392947     26.41%     80.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3761385     18.42%     99.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         3290      0.02%     99.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1645      0.01%     99.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        63155      0.31%     99.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        10463      0.05%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        11968      0.06%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad        17224      0.08%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        62470      0.31%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     20417786                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        8242357                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8242357                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8242357                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8242357                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       202230                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          202230                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       202230                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         202230                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9948346000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9948346000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9948346000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9948346000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8444587                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8444587                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8444587                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8444587                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.023948                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.023948                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.023948                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.023948                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 49193.225535                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 49193.225535                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 49193.225535                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 49193.225535                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       140522                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            140522                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         3528                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          3528                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         3528                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         3528                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       198702                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       198702                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       198702                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       198702                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   9579574000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   9579574000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   9579574000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   9579574000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.023530                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.023530                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.023530                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.023530                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 48210.757818                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 48210.757818                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 48210.757818                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 48210.757818                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 198702                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4501034                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4501034                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       163403                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        163403                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7930643500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7930643500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4664437                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4664437                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.035032                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.035032                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 48534.258857                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 48534.258857                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1199                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1199                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       162204                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       162204                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7732178000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7732178000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.034775                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.034775                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 47669.465611                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 47669.465611                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3741323                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3741323                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        38827                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        38827                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2017702500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2017702500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3780150                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3780150                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.010271                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.010271                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 51966.479512                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 51966.479512                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2329                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2329                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        36498                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        36498                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1847396000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1847396000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.009655                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.009655                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 50616.362540                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 50616.362540                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             14235417                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             199214                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              71.457915                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          312                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          143                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           17087876                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          17087876                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       460851                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            12023069                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 1645                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              250942                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            6060591                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           4115974                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        7952591                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           7952591                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       7952591                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          7952591                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        66138                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           66138                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        66138                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          66138                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    897619000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    897619000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    897619000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    897619000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8018729                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8018729                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8018729                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8018729                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.008248                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.008248                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.008248                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.008248                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13571.910248                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13571.910248                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13571.910248                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13571.910248                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        66138                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             66138                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        66138                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        66138                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        66138                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        66138                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    831480000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    831480000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    831480000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    831480000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.008248                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.008248                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.008248                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.008248                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12571.895128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12571.895128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12571.895128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12571.895128                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  66138                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      7952591                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         7952591                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        66138                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         66138                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    897619000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    897619000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8018729                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8018729                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.008248                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.008248                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13571.910248                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13571.910248                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        66138                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        66138                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    831480000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    831480000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.008248                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.008248                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12571.895128                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12571.895128                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.999995                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             65849580                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              66650                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             987.990698                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.999995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           65                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          435                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16103597                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16103597                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 20345399                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   20417786                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 13228                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  65600                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 100189                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    165789                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 65600                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                100189                       # number of overall hits (Count)
system.l2.overallHits::total                   165789                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  538                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                98232                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   98770                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 538                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               98232                       # number of overall misses (Count)
system.l2.overallMisses::total                  98770                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        43192500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      8212074000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8255266500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       43192500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     8212074000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8255266500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              66138                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             198421                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                264559                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             66138                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            198421                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               264559                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.008135                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.495069                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.373338                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.008135                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.495069                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.373338                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80283.457249                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83598.766186                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83580.707705                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80283.457249                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83598.766186                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83580.707705                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                47232                       # number of writebacks (Count)
system.l2.writebacks::total                     47232                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              538                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            98232                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               98770                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             538                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           98232                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              98770                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     37812500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7229754000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7267566500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     37812500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7229754000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7267566500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.008135                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.495069                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.373338                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.008135                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.495069                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.373338                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70283.457249                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73598.766186                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73580.707705                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70283.457249                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73598.766186                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73580.707705                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          99566                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           41                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             41                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          281                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             281                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          281                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           281                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          281                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          281                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      5335500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      5335500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18987.544484                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18987.544484                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           65600                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              65600                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           538                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              538                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     43192500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     43192500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        66138                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          66138                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.008135                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.008135                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80283.457249                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80283.457249                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          538                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          538                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     37812500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     37812500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.008135                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.008135                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70283.457249                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70283.457249                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              19783                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 19783                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            16439                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               16439                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1572189500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1572189500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          36222                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             36222                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.453840                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.453840                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 95637.782104                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 95637.782104                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        16439                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           16439                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1407799500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1407799500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.453840                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.453840                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 85637.782104                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 85637.782104                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          80406                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             80406                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        81793                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           81793                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6639884500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6639884500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       162199                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        162199                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.504276                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.504276                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81179.129021                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81179.129021                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        81793                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        81793                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5821954500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5821954500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.504276                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.504276                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71179.129021                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71179.129021                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        66138                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            66138                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        66138                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        66138                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       140522                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           140522                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       140522                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       140522                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10006928                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     103662                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      96.534198                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     196.816552                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       129.507349                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3769.676099                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.048051                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.031618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.920331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  186                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  338                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2442                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1127                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4337006                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4337006                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     47231.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       538.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     97939.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001269700750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2784                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2784                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              246042                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              44519                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       98770                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      47231                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     98770                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    47231                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    293                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 98770                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                47231                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   93276                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5198                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1324                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2705                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2814                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2805                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2785                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2784                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2784                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2784                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.370690                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.354958                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     85.786370                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2758     99.07%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            4      0.14%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            5      0.18%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            6      0.22%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            3      0.11%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            2      0.07%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.04%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2784                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2784                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.964080                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.932480                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.040745                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1455     52.26%     52.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               74      2.66%     54.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1159     41.63%     96.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               92      3.30%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                4      0.14%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2784                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   18752                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6321280                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3022784                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              283067196.57579541                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              135360400.54137281                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   22331287000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     152952.97                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        34432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6268096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3022592                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1541866.475223022513                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 280685614.715367317200                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 135351802.772923618555                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          538                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        98232                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        47231                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     15735250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3187186500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 535316482500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29247.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32445.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  11334006.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        34432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6286848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6321280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        34432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        34432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3022784                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3022784                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          538                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        98232                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           98770                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        47231                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          47231                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1541866                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      281525330                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         283067197                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1541866                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1541866                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    135360401                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        135360401                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    135360401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1541866                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     281525330                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        418427597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                98477                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               47228                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6030                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5747                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3014                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1356478000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             492385000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3202921750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13774.57                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32524.57                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               57524                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              11143                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            58.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           23.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        77032                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   121.044345                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.792065                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   134.622836                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        50267     65.25%     65.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        18716     24.30%     89.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5591      7.26%     96.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          903      1.17%     97.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          245      0.32%     98.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          169      0.22%     98.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           66      0.09%     98.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           70      0.09%     98.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1005      1.30%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        77032                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6302528                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3022592                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              282.227481                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              135.351803                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.26                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       280359240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       148995495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      352987320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     124324740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1762787520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   8014616100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1826823360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   12510893775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   560.238374                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4671893000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    745680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16915692000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       269720640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       143344740                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      350167020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     122205420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1762787520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   7567069770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2202979200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   12418274310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   556.090870                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5659164750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    745680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15930851250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               82331                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         47231                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             51593                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              16439                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             16439                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          82331                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            281                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       296645                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  296645                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9344064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9344064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              99051                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    99051    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                99051                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           413491000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          531722750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         197875                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        98824                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             228338                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       187754                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        66138                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           110514                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             36222                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            36222                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          66138                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        162199                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           281                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          281                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       198415                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       596106                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 794521                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      8465728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     21692352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                30158080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           99566                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3022848                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            364406                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002146                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.046275                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  363624     99.79%     99.79% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     782      0.21%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              364406                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 432453316000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          471500000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          99208500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         297772000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        529680                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       264840                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             782                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          782                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        15885471                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        28777281                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
