#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1720500 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16faba0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1721800 .functor NOT 1, L_0x174b990, C4<0>, C4<0>, C4<0>;
L_0x174b720 .functor XOR 1, L_0x174b5e0, L_0x174b680, C4<0>, C4<0>;
L_0x174b880 .functor XOR 1, L_0x174b720, L_0x174b7e0, C4<0>, C4<0>;
v0x1747590_0 .net *"_ivl_10", 0 0, L_0x174b7e0;  1 drivers
v0x1747690_0 .net *"_ivl_12", 0 0, L_0x174b880;  1 drivers
v0x1747770_0 .net *"_ivl_2", 0 0, L_0x1749450;  1 drivers
v0x1747830_0 .net *"_ivl_4", 0 0, L_0x174b5e0;  1 drivers
v0x1747910_0 .net *"_ivl_6", 0 0, L_0x174b680;  1 drivers
v0x1747a40_0 .net *"_ivl_8", 0 0, L_0x174b720;  1 drivers
v0x1747b20_0 .net "a", 0 0, v0x17441b0_0;  1 drivers
v0x1747bc0_0 .net "b", 0 0, v0x1744250_0;  1 drivers
v0x1747c60_0 .net "c", 0 0, v0x17442f0_0;  1 drivers
v0x1747d00_0 .var "clk", 0 0;
v0x1747da0_0 .net "d", 0 0, v0x1744430_0;  1 drivers
v0x1747e40_0 .net "q_dut", 0 0, L_0x174b480;  1 drivers
v0x1747ee0_0 .net "q_ref", 0 0, L_0x1721870;  1 drivers
v0x1747f80_0 .var/2u "stats1", 159 0;
v0x1748020_0 .var/2u "strobe", 0 0;
v0x17480c0_0 .net "tb_match", 0 0, L_0x174b990;  1 drivers
v0x1748180_0 .net "tb_mismatch", 0 0, L_0x1721800;  1 drivers
v0x1748240_0 .net "wavedrom_enable", 0 0, v0x1744520_0;  1 drivers
v0x17482e0_0 .net "wavedrom_title", 511 0, v0x17445c0_0;  1 drivers
L_0x1749450 .concat [ 1 0 0 0], L_0x1721870;
L_0x174b5e0 .concat [ 1 0 0 0], L_0x1721870;
L_0x174b680 .concat [ 1 0 0 0], L_0x174b480;
L_0x174b7e0 .concat [ 1 0 0 0], L_0x1721870;
L_0x174b990 .cmp/eeq 1, L_0x1749450, L_0x174b880;
S_0x16fe6f0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x16faba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16ffc30 .functor OR 1, v0x17441b0_0, v0x1744250_0, C4<0>, C4<0>;
L_0x1714f60 .functor OR 1, v0x17442f0_0, v0x1744430_0, C4<0>, C4<0>;
L_0x1721870 .functor AND 1, L_0x16ffc30, L_0x1714f60, C4<1>, C4<1>;
v0x1721a70_0 .net *"_ivl_0", 0 0, L_0x16ffc30;  1 drivers
v0x1721b10_0 .net *"_ivl_2", 0 0, L_0x1714f60;  1 drivers
v0x16ffd80_0 .net "a", 0 0, v0x17441b0_0;  alias, 1 drivers
v0x16ffe20_0 .net "b", 0 0, v0x1744250_0;  alias, 1 drivers
v0x1743630_0 .net "c", 0 0, v0x17442f0_0;  alias, 1 drivers
v0x1743740_0 .net "d", 0 0, v0x1744430_0;  alias, 1 drivers
v0x1743800_0 .net "q", 0 0, L_0x1721870;  alias, 1 drivers
S_0x1743960 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x16faba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17441b0_0 .var "a", 0 0;
v0x1744250_0 .var "b", 0 0;
v0x17442f0_0 .var "c", 0 0;
v0x1744390_0 .net "clk", 0 0, v0x1747d00_0;  1 drivers
v0x1744430_0 .var "d", 0 0;
v0x1744520_0 .var "wavedrom_enable", 0 0;
v0x17445c0_0 .var "wavedrom_title", 511 0;
E_0x170f2d0/0 .event negedge, v0x1744390_0;
E_0x170f2d0/1 .event posedge, v0x1744390_0;
E_0x170f2d0 .event/or E_0x170f2d0/0, E_0x170f2d0/1;
E_0x170f520 .event posedge, v0x1744390_0;
E_0x16f79f0 .event negedge, v0x1744390_0;
S_0x1743cb0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1743960;
 .timescale -12 -12;
v0x1743eb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1743fb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1743960;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1744720 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x16faba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1748610 .functor NOT 1, v0x17441b0_0, C4<0>, C4<0>, C4<0>;
L_0x17486a0 .functor NOT 1, v0x1744250_0, C4<0>, C4<0>, C4<0>;
L_0x1748730 .functor AND 1, L_0x1748610, L_0x17486a0, C4<1>, C4<1>;
L_0x17487a0 .functor NOT 1, v0x17442f0_0, C4<0>, C4<0>, C4<0>;
L_0x1748840 .functor AND 1, L_0x1748730, L_0x17487a0, C4<1>, C4<1>;
L_0x1748950 .functor NOT 1, v0x1744430_0, C4<0>, C4<0>, C4<0>;
L_0x1748a00 .functor AND 1, L_0x1748840, L_0x1748950, C4<1>, C4<1>;
L_0x1748b10 .functor NOT 1, v0x17441b0_0, C4<0>, C4<0>, C4<0>;
L_0x1748bd0 .functor NOT 1, v0x1744250_0, C4<0>, C4<0>, C4<0>;
L_0x1748c40 .functor AND 1, L_0x1748b10, L_0x1748bd0, C4<1>, C4<1>;
L_0x1748db0 .functor AND 1, L_0x1748c40, v0x17442f0_0, C4<1>, C4<1>;
L_0x1748e20 .functor NOT 1, v0x1744430_0, C4<0>, C4<0>, C4<0>;
L_0x1748f00 .functor AND 1, L_0x1748db0, L_0x1748e20, C4<1>, C4<1>;
L_0x1749010 .functor NOT 1, v0x17441b0_0, C4<0>, C4<0>, C4<0>;
L_0x1748e90 .functor NOT 1, v0x1744250_0, C4<0>, C4<0>, C4<0>;
L_0x1749100 .functor AND 1, L_0x1749010, L_0x1748e90, C4<1>, C4<1>;
L_0x17492d0 .functor AND 1, L_0x1749100, v0x17442f0_0, C4<1>, C4<1>;
L_0x1749390 .functor AND 1, L_0x17492d0, v0x1744430_0, C4<1>, C4<1>;
L_0x17494f0 .functor NOT 1, v0x17441b0_0, C4<0>, C4<0>, C4<0>;
L_0x1749670 .functor AND 1, L_0x17494f0, v0x1744250_0, C4<1>, C4<1>;
L_0x17498f0 .functor NOT 1, v0x17442f0_0, C4<0>, C4<0>, C4<0>;
L_0x1749a70 .functor AND 1, L_0x1749670, L_0x17498f0, C4<1>, C4<1>;
L_0x1749c70 .functor NOT 1, v0x1744430_0, C4<0>, C4<0>, C4<0>;
L_0x1749df0 .functor AND 1, L_0x1749a70, L_0x1749c70, C4<1>, C4<1>;
L_0x1749fd0 .functor AND 1, v0x17441b0_0, v0x1744250_0, C4<1>, C4<1>;
L_0x174a040 .functor NOT 1, v0x17442f0_0, C4<0>, C4<0>, C4<0>;
L_0x174a190 .functor AND 1, L_0x1749fd0, L_0x174a040, C4<1>, C4<1>;
L_0x174a2d0 .functor AND 1, L_0x174a190, v0x1744430_0, C4<1>, C4<1>;
L_0x174a480 .functor AND 1, v0x17441b0_0, v0x1744250_0, C4<1>, C4<1>;
L_0x174a4f0 .functor AND 1, L_0x174a480, v0x17442f0_0, C4<1>, C4<1>;
L_0x174a6b0 .functor NOT 1, v0x1744430_0, C4<0>, C4<0>, C4<0>;
L_0x174a720 .functor AND 1, L_0x174a4f0, L_0x174a6b0, C4<1>, C4<1>;
L_0x174a970 .functor AND 1, v0x17441b0_0, v0x1744250_0, C4<1>, C4<1>;
L_0x174a9e0 .functor AND 1, L_0x174a970, v0x17442f0_0, C4<1>, C4<1>;
L_0x174abc0 .functor AND 1, L_0x174a9e0, v0x1744430_0, C4<1>, C4<1>;
L_0x174ac80 .functor OR 1, L_0x1748a00, L_0x1748f00, C4<0>, C4<0>;
L_0x174aec0 .functor OR 1, L_0x174ac80, L_0x1749390, C4<0>, C4<0>;
L_0x174afd0 .functor OR 1, L_0x174aec0, L_0x1749df0, C4<0>, C4<0>;
L_0x174ad90 .functor OR 1, L_0x174afd0, L_0x174a2d0, C4<0>, C4<0>;
L_0x174b220 .functor OR 1, L_0x174ad90, L_0x174a720, C4<0>, C4<0>;
L_0x174b480 .functor OR 1, L_0x174b220, L_0x174abc0, C4<0>, C4<0>;
v0x1744a10_0 .net *"_ivl_0", 0 0, L_0x1748610;  1 drivers
v0x1744af0_0 .net *"_ivl_10", 0 0, L_0x1748950;  1 drivers
v0x1744bd0_0 .net *"_ivl_14", 0 0, L_0x1748b10;  1 drivers
v0x1744cc0_0 .net *"_ivl_16", 0 0, L_0x1748bd0;  1 drivers
v0x1744da0_0 .net *"_ivl_18", 0 0, L_0x1748c40;  1 drivers
v0x1744ed0_0 .net *"_ivl_2", 0 0, L_0x17486a0;  1 drivers
v0x1744fb0_0 .net *"_ivl_20", 0 0, L_0x1748db0;  1 drivers
v0x1745090_0 .net *"_ivl_22", 0 0, L_0x1748e20;  1 drivers
v0x1745170_0 .net *"_ivl_26", 0 0, L_0x1749010;  1 drivers
v0x1745250_0 .net *"_ivl_28", 0 0, L_0x1748e90;  1 drivers
v0x1745330_0 .net *"_ivl_30", 0 0, L_0x1749100;  1 drivers
v0x1745410_0 .net *"_ivl_32", 0 0, L_0x17492d0;  1 drivers
v0x17454f0_0 .net *"_ivl_36", 0 0, L_0x17494f0;  1 drivers
v0x17455d0_0 .net *"_ivl_38", 0 0, L_0x1749670;  1 drivers
v0x17456b0_0 .net *"_ivl_4", 0 0, L_0x1748730;  1 drivers
v0x1745790_0 .net *"_ivl_40", 0 0, L_0x17498f0;  1 drivers
v0x1745870_0 .net *"_ivl_42", 0 0, L_0x1749a70;  1 drivers
v0x1745950_0 .net *"_ivl_44", 0 0, L_0x1749c70;  1 drivers
v0x1745a30_0 .net *"_ivl_48", 0 0, L_0x1749fd0;  1 drivers
v0x1745b10_0 .net *"_ivl_50", 0 0, L_0x174a040;  1 drivers
v0x1745bf0_0 .net *"_ivl_52", 0 0, L_0x174a190;  1 drivers
v0x1745cd0_0 .net *"_ivl_56", 0 0, L_0x174a480;  1 drivers
v0x1745db0_0 .net *"_ivl_58", 0 0, L_0x174a4f0;  1 drivers
v0x1745e90_0 .net *"_ivl_6", 0 0, L_0x17487a0;  1 drivers
v0x1745f70_0 .net *"_ivl_60", 0 0, L_0x174a6b0;  1 drivers
v0x1746050_0 .net *"_ivl_64", 0 0, L_0x174a970;  1 drivers
v0x1746130_0 .net *"_ivl_66", 0 0, L_0x174a9e0;  1 drivers
v0x1746210_0 .net *"_ivl_70", 0 0, L_0x174ac80;  1 drivers
v0x17462f0_0 .net *"_ivl_72", 0 0, L_0x174aec0;  1 drivers
v0x17463d0_0 .net *"_ivl_74", 0 0, L_0x174afd0;  1 drivers
v0x17464b0_0 .net *"_ivl_76", 0 0, L_0x174ad90;  1 drivers
v0x1746590_0 .net *"_ivl_78", 0 0, L_0x174b220;  1 drivers
v0x1746670_0 .net *"_ivl_8", 0 0, L_0x1748840;  1 drivers
v0x1746960_0 .net "a", 0 0, v0x17441b0_0;  alias, 1 drivers
v0x1746a00_0 .net "b", 0 0, v0x1744250_0;  alias, 1 drivers
v0x1746af0_0 .net "c", 0 0, v0x17442f0_0;  alias, 1 drivers
v0x1746be0_0 .net "d", 0 0, v0x1744430_0;  alias, 1 drivers
v0x1746cd0_0 .net "q", 0 0, L_0x174b480;  alias, 1 drivers
v0x1746d90_0 .net "w1", 0 0, L_0x1748a00;  1 drivers
v0x1746e50_0 .net "w2", 0 0, L_0x1748f00;  1 drivers
v0x1746f10_0 .net "w3", 0 0, L_0x1749390;  1 drivers
v0x1746fd0_0 .net "w4", 0 0, L_0x1749df0;  1 drivers
v0x1747090_0 .net "w5", 0 0, L_0x174a2d0;  1 drivers
v0x1747150_0 .net "w6", 0 0, L_0x174a720;  1 drivers
v0x1747210_0 .net "w7", 0 0, L_0x174abc0;  1 drivers
S_0x1747370 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x16faba0;
 .timescale -12 -12;
E_0x170f070 .event anyedge, v0x1748020_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1748020_0;
    %nor/r;
    %assign/vec4 v0x1748020_0, 0;
    %wait E_0x170f070;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1743960;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1744430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17442f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1744250_0, 0;
    %assign/vec4 v0x17441b0_0, 0;
    %wait E_0x16f79f0;
    %wait E_0x170f520;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1744430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17442f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1744250_0, 0;
    %assign/vec4 v0x17441b0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x170f2d0;
    %load/vec4 v0x17441b0_0;
    %load/vec4 v0x1744250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17442f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1744430_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1744430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17442f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1744250_0, 0;
    %assign/vec4 v0x17441b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1743fb0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x170f2d0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1744430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17442f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1744250_0, 0;
    %assign/vec4 v0x17441b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16faba0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1747d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1748020_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16faba0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1747d00_0;
    %inv;
    %store/vec4 v0x1747d00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16faba0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1744390_0, v0x1748180_0, v0x1747b20_0, v0x1747bc0_0, v0x1747c60_0, v0x1747da0_0, v0x1747ee0_0, v0x1747e40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16faba0;
T_7 ;
    %load/vec4 v0x1747f80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1747f80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1747f80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1747f80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1747f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1747f80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1747f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16faba0;
T_8 ;
    %wait E_0x170f2d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1747f80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1747f80_0, 4, 32;
    %load/vec4 v0x17480c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1747f80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1747f80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1747f80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1747f80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1747ee0_0;
    %load/vec4 v0x1747ee0_0;
    %load/vec4 v0x1747e40_0;
    %xor;
    %load/vec4 v0x1747ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1747f80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1747f80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1747f80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1747f80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth1/human/circuit3/iter1/response0/top_module.sv";
