library ieee;
use ieee.std_logic_1164.all;
use work.lab6_package.all;

entity lab6 is
	port ( a, b : in std_logic(7 downto 0);
			seg : out std_logic(13 downto 0);
			cout : out std_logic);
end;

architecture func of lab6 is
	signal s : std_logic(7 downto 0);
	signal cin : std_logic(8 downto 0);
begin
	cin(0) <= '1';
	g1:for i=0 to 7 generate
		f1:fulladder port map(a(i), not b(i), cin(i), s(i), cin(i+1));
	end generate;
	cout <= cin(8);
	g2:hex port map(s(3 downto 0), seg(6 downto 0));
	g3:hex port map(s(7 downto 4), seg(13 downto 7));
end;