read -sv run_verilog_mid/adder_32b_10_72_562dfdea996ce00539062418b1a14109.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_562dfdea996ce00539062418b1a14109_yosys.v
