{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648596892155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 00:34:52 2022 " "Processing started: Wed Mar 30 00:34:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648596892159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596892159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on mk2blit " "Command: quartus_map --read_settings_files=on mk2blit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596892169 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596892599 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../simulation/sim_tb/sim_t65_elk.qsf " "Tcl Script File ../../simulation/sim_tb/sim_t65_elk.qsf not found" {  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1648596892601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648596892928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mk2blit_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mk2blit_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mk2blit_pack " "Found design unit 1: mk2blit_pack" {  } { { "mk2blit_pack.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit_pack.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904902 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mk2blit_pack-body " "Found design unit 2: mk2blit_pack-body" {  } { { "mk2blit_pack.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit_pack.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mk2blit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mk2blit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mk2blit-rtl " "Found design unit 1: mk2blit-rtl" {  } { { "mk2blit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904912 ""} { "Info" "ISGN_ENTITY_NAME" "1 mk2blit " "Found entity 1: mk2blit" {  } { { "mk2blit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version.vhd 2 1 " "Found 2 design units, including 1 entities, in source file version.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 version_rom-rtl " "Found design unit 1: version_rom-rtl" {  } { { "version.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/version.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904918 ""} { "Info" "ISGN_ENTITY_NAME" "1 version_rom " "Found entity 1: version_rom" {  } { { "version.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/version.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fishbone_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fishbone_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fishbone " "Found design unit 1: fishbone" {  } { { "../../../library/fishbone/fishbone_pack.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fishbone_pack.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904924 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fishbone-body " "Found design unit 2: fishbone-body" {  } { { "../../../library/fishbone/fishbone_pack.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fishbone_pack.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_syscon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_syscon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_syscon-rtl " "Found design unit 1: fb_syscon-rtl" {  } { { "../../../library/fishbone/fb_syscon.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_syscon.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904932 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_syscon " "Found entity 1: fb_syscon" {  } { { "../../../library/fishbone/fb_syscon.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_syscon.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_many_to_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_many_to_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_intcon_many_to_one-rtl " "Found design unit 1: fb_intcon_many_to_one-rtl" {  } { { "../../../library/fishbone/fb_intcon_many_to_one.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_many_to_one.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904937 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_intcon_many_to_one " "Found entity 1: fb_intcon_many_to_one" {  } { { "../../../library/fishbone/fb_intcon_many_to_one.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_many_to_one.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_one_to_many.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_one_to_many.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_intcon_one_to_many-rtl " "Found design unit 1: fb_intcon_one_to_many-rtl" {  } { { "../../../library/fishbone/fb_intcon_one_to_many.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_one_to_many.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904943 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_intcon_one_to_many " "Found entity 1: fb_intcon_one_to_many" {  } { { "../../../library/fishbone/fb_intcon_one_to_many.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_one_to_many.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_prior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_prior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_arbiter_prior-rtl " "Found design unit 1: fb_arbiter_prior-rtl" {  } { { "../../../library/fishbone/fb_arbiter_prior.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_prior.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904949 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_arbiter_prior " "Found entity 1: fb_arbiter_prior" {  } { { "../../../library/fishbone/fb_arbiter_prior.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_prior.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_roundrobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_roundrobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_arbiter_roundrobin-rtl " "Found design unit 1: fb_arbiter_roundrobin-rtl" {  } { { "../../../library/fishbone/fb_arbiter_roundrobin.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_roundrobin.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904954 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_arbiter_roundrobin " "Found entity 1: fb_arbiter_roundrobin" {  } { { "../../../library/fishbone/fb_arbiter_roundrobin.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_roundrobin.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_shared.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_shared.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_intcon_shared-rtl " "Found design unit 1: fb_intcon_shared-rtl" {  } { { "../../../library/fishbone/fb_intcon_shared.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_shared.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904961 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_intcon_shared " "Found entity 1: fb_intcon_shared" {  } { { "../../../library/fishbone/fb_intcon_shared.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_shared.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "../../../library/common.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/common.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904967 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common-body " "Found design unit 2: common-body" {  } { { "../../../library/common.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/common.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/clockreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/clockreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockreg-arch " "Found design unit 1: clockreg-arch" {  } { { "../../../library/clockreg.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/clockreg.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904972 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockreg " "Found entity 1: clockreg" {  } { { "../../../library/clockreg.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/clockreg.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/bbc/bbc_slow_cyc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/bbc/bbc_slow_cyc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bbc_slow_cyc-rtl " "Found design unit 1: bbc_slow_cyc-rtl" {  } { { "../../../library/bbc/bbc_slow_cyc.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/bbc/bbc_slow_cyc.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904979 ""} { "Info" "ISGN_ENTITY_NAME" "1 bbc_slow_cyc " "Found entity 1: bbc_slow_cyc" {  } { { "../../../library/bbc/bbc_slow_cyc.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/bbc/bbc_slow_cyc.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../../../library/3rdparty/T6502/T65_Pack.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904984 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "../../../library/3rdparty/T6502/T65_Pack.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../../../library/3rdparty/T6502/T65_MCode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_MCode.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904992 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../../../library/3rdparty/T6502/T65_MCode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../../../library/3rdparty/T6502/T65_ALU.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_ALU.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904998 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../../../library/3rdparty/T6502/T65_ALU.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596904998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596904998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../../../library/3rdparty/T6502/T65.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65.vhd" 164 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905005 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../../../library/3rdparty/T6502/T65.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/shared/address_decode_chipset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/address_decode_chipset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_decode_chipset-rtl " "Found design unit 1: address_decode_chipset-rtl" {  } { { "../../../shared/address_decode_chipset.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode_chipset.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905013 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_decode_chipset " "Found entity 1: address_decode_chipset" {  } { { "../../../shared/address_decode_chipset.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode_chipset.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_SYS_pack " "Found design unit 1: fb_SYS_pack" {  } { { "../../../shared/fb_SYS_pack.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_pack.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905018 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fb_SYS_pack-body " "Found design unit 2: fb_SYS_pack-body" {  } { { "../../../shared/fb_SYS_pack.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_sys-rtl " "Found design unit 1: fb_sys-rtl" {  } { { "../../../shared/fb_SYS.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905024 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_sys " "Found entity 1: fb_sys" {  } { { "../../../shared/fb_SYS.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_phigen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_phigen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_sys_phigen-rtl " "Found design unit 1: fb_sys_phigen-rtl" {  } { { "../../../shared/fb_SYS_phigen.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_phigen.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905029 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_sys_phigen " "Found entity 1: fb_sys_phigen" {  } { { "../../../shared/fb_SYS_phigen.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_phigen.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_via_blocker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_via_blocker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_sys_via_blocker-rtl " "Found design unit 1: fb_sys_via_blocker-rtl" {  } { { "../../../shared/fb_SYS_VIA_blocker.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_VIA_blocker.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905034 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_sys_via_blocker " "Found entity 1: fb_sys_via_blocker" {  } { { "../../../shared/fb_SYS_VIA_blocker.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_VIA_blocker.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_clock_dll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_clock_dll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_sys_clock_dll-rtl " "Found design unit 1: fb_sys_clock_dll-rtl" {  } { { "../../../shared/fb_SYS_clock_dll.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_clock_dll.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905042 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_sys_clock_dll " "Found entity 1: fb_sys_clock_dll" {  } { { "../../../shared/fb_SYS_clock_dll.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_clock_dll.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_version.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_version.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_version-rtl " "Found design unit 1: fb_version-rtl" {  } { { "../../../shared/fb_VERSION.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_VERSION.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905047 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_version " "Found entity 1: fb_version" {  } { { "../../../shared/fb_VERSION.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_VERSION.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_CPU_pack " "Found design unit 1: fb_CPU_pack" {  } { { "../../shared/fb_CPU_pack.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905052 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fb_CPU_pack-body " "Found design unit 2: fb_CPU_pack-body" {  } { { "../../shared/fb_CPU_pack.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_pack.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_cpu_t65-rtl " "Found design unit 1: fb_cpu_t65-rtl" {  } { { "../../shared/fb_CPU_t65.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_t65.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905060 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_cpu_t65 " "Found entity 1: fb_cpu_t65" {  } { { "../../shared/fb_CPU_t65.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_t65.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_6x09.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_6x09.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_cpu_6x09-rtl " "Found design unit 1: fb_cpu_6x09-rtl" {  } { { "../../shared/fb_CPU_6x09.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_6x09.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905066 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_cpu_6x09 " "Found entity 1: fb_cpu_6x09" {  } { { "../../shared/fb_CPU_6x09.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_6x09.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_65816.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_65816.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_cpu_65816-rtl " "Found design unit 1: fb_cpu_65816-rtl" {  } { { "../../shared/fb_CPU_65816.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_65816.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905073 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_cpu_65816 " "Found entity 1: fb_cpu_65816" {  } { { "../../shared/fb_CPU_65816.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_65816.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_65c02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_65c02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_cpu_65c02-rtl " "Found design unit 1: fb_cpu_65c02-rtl" {  } { { "../../shared/fb_CPU_65C02.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_65C02.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905079 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_cpu_65c02 " "Found entity 1: fb_cpu_65c02" {  } { { "../../shared/fb_CPU_65C02.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_65C02.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_z80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_z80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_cpu_z80-rtl " "Found design unit 1: fb_cpu_z80-rtl" {  } { { "../../shared/fb_CPU_Z80.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_Z80.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905084 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_cpu_z80 " "Found entity 1: fb_cpu_z80" {  } { { "../../shared/fb_CPU_Z80.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_Z80.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_68k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_68k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_cpu_68k-rtl " "Found design unit 1: fb_cpu_68k-rtl" {  } { { "../../shared/fb_CPU_68K.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_68K.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905092 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_cpu_68k " "Found entity 1: fb_cpu_68k" {  } { { "../../shared/fb_CPU_68K.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_68K.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_decode-rtl " "Found design unit 1: address_decode-rtl" {  } { { "../../../shared/address_decode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905097 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_decode " "Found entity 1: address_decode" {  } { { "../../../shared/address_decode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/clocks_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/clocks_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clocks_pll-rtl " "Found design unit 1: clocks_pll-rtl" {  } { { "../../shared/clocks_pll.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/clocks_pll.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905101 ""} { "Info" "ISGN_ENTITY_NAME" "1 clocks_pll " "Found entity 1: clocks_pll" {  } { { "../../shared/clocks_pll.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/clocks_pll.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/log2phys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/log2phys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log2phys-rtl " "Found design unit 1: log2phys-rtl" {  } { { "../../shared/log2phys.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/log2phys.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905110 ""} { "Info" "ISGN_ENTITY_NAME" "1 log2phys " "Found entity 1: log2phys" {  } { { "../../shared/log2phys.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/log2phys.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_i2c-rtl " "Found design unit 1: fb_i2c-rtl" {  } { { "../../shared/fb_i2c.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_i2c.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905123 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_i2c " "Found entity 1: fb_i2c" {  } { { "../../shared/fb_i2c.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_i2c.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_cpu-rtl " "Found design unit 1: fb_cpu-rtl" {  } { { "../../shared/fb_CPU.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905135 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_cpu " "Found entity 1: fb_cpu" {  } { { "../../shared/fb_CPU.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_mem-rtl " "Found design unit 1: fb_mem-rtl" {  } { { "../../shared/fb_MEM.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_MEM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905142 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_mem " "Found entity 1: fb_mem" {  } { { "../../shared/fb_MEM.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_MEM.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_memctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_memctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_memctl-rtl " "Found design unit 1: fb_memctl-rtl" {  } { { "../../shared/fb_memctl.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_memctl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905148 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_memctl " "Found entity 1: fb_memctl" {  } { { "../../shared/fb_memctl.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_memctl.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/blit_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/blit_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blit_types " "Found design unit 1: blit_types" {  } { { "../../../chipset/blit_types.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/blit_types.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/blit_int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/blit_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_dmac_blit-Behavioral " "Found design unit 1: fb_dmac_blit-Behavioral" {  } { { "../../../chipset/blit_int.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/blit_int.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905163 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_dmac_blit " "Found entity 1: fb_dmac_blit" {  } { { "../../../chipset/blit_int.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/blit_int.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/blit_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/blit_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blit_addr-Behavioral " "Found design unit 1: blit_addr-Behavioral" {  } { { "../../../chipset/blit_addr.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/blit_addr.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905171 ""} { "Info" "ISGN_ENTITY_NAME" "1 blit_addr " "Found entity 1: blit_addr" {  } { { "../../../chipset/blit_addr.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/blit_addr.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/aeris.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/aeris.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_dmac_aeris-Behavioral " "Found design unit 1: fb_dmac_aeris-Behavioral" {  } { { "../../../chipset/aeris.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/aeris.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905177 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_dmac_aeris " "Found entity 1: fb_dmac_aeris" {  } { { "../../../chipset/aeris.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/aeris.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_DMAC_int_sound-Behavioral " "Found design unit 1: fb_DMAC_int_sound-Behavioral" {  } { { "../../../chipset/dmac_int_sound.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905183 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_DMAC_int_sound " "Found entity 1: fb_DMAC_int_sound" {  } { { "../../../chipset/dmac_int_sound.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound_cha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound_cha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_DMAC_int_sound_cha-Behavioral " "Found design unit 1: fb_DMAC_int_sound_cha-Behavioral" {  } { { "../../../chipset/dmac_int_sound_cha.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound_cha.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905190 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_DMAC_int_sound_cha " "Found entity 1: fb_DMAC_int_sound_cha" {  } { { "../../../chipset/dmac_int_sound_cha.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound_cha.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dac_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dac_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_1bit-dac_1bit_arc " "Found design unit 1: dac_1bit-dac_1bit_arc" {  } { { "../../../chipset/dac_1bit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dac_1bit.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905195 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_1bit " "Found entity 1: dac_1bit" {  } { { "../../../chipset/dac_1bit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dac_1bit.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_DMAC_int_dma-Behavioral " "Found design unit 1: fb_DMAC_int_dma-Behavioral" {  } { { "../../../chipset/dmac_int_dma.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905202 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_DMAC_int_dma " "Found entity 1: fb_DMAC_int_dma" {  } { { "../../../chipset/dmac_int_dma.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma_cha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma_cha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fb_DMAC_int_dma_cha-Behavioral " "Found design unit 1: fb_DMAC_int_dma_cha-Behavioral" {  } { { "../../../chipset/dmac_int_dma_cha.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma_cha.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905208 ""} { "Info" "ISGN_ENTITY_NAME" "1 fb_DMAC_int_dma_cha " "Found entity 1: fb_DMAC_int_dma_cha" {  } { { "../../../chipset/dmac_int_dma_cha.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma_cha.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllmain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllmain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllmain-SYN " "Found design unit 1: pllmain-SYN" {  } { { "pllmain.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/pllmain.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905213 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllmain " "Found entity 1: pllmain" {  } { { "pllmain.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/pllmain.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648596905213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905213 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "mk3blit_pack work address_decode.vhd(51) " "VHDL Use Clause error at address_decode.vhd(51): design library \"work\" does not contain primary unit \"mk3blit_pack\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../../../shared/address_decode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd" 51 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1648596905218 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "address_decode.vhd(51) " "VHDL error at address_decode.vhd(51): selected name in use clause is not an expanded name" {  } { { "../../../shared/address_decode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd" 51 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1648596905219 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "SIM mk2blit.vhd(398) " "VHDL Association List error at mk2blit.vhd(398): formal \"SIM\" does not exist" {  } { { "mk2blit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd" 398 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1648596905221 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "G_PERIPHERAL_COUNT mk2blit.vhd(396) " "VHDL error at mk2blit.vhd(396): formal port or parameter \"G_PERIPHERAL_COUNT\" must have actual or default value" {  } { { "mk2blit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd" 396 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1648596905222 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "G_PERIPHERAL_COUNT address_decode.vhd(56) " "HDL error at address_decode.vhd(56): see declaration for object \"G_PERIPHERAL_COUNT\"" {  } { { "../../../shared/address_decode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd" 56 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648596905223 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "G_INCL_CHIPSET mk2blit.vhd(396) " "VHDL error at mk2blit.vhd(396): formal port or parameter \"G_INCL_CHIPSET\" must have actual or default value" {  } { { "mk2blit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd" 396 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1648596905224 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "G_INCL_CHIPSET address_decode.vhd(57) " "HDL error at address_decode.vhd(57): see declaration for object \"G_INCL_CHIPSET\"" {  } { { "../../../shared/address_decode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd" 57 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648596905225 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "G_INCL_HDMI mk2blit.vhd(396) " "VHDL error at mk2blit.vhd(396): formal port or parameter \"G_INCL_HDMI\" must have actual or default value" {  } { { "mk2blit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd" 396 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1648596905225 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "G_INCL_HDMI address_decode.vhd(58) " "HDL error at address_decode.vhd(58): see declaration for object \"G_INCL_HDMI\"" {  } { { "../../../shared/address_decode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd" 58 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648596905226 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "addr_i mk2blit.vhd(404) " "VHDL Association List error at mk2blit.vhd(404): formal \"addr_i\" does not exist" {  } { { "mk2blit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd" 404 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1648596905227 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "addr_i mk2blit.vhd(396) " "VHDL error at mk2blit.vhd(396): formal port or parameter \"addr_i\" must have actual or default value" {  } { { "mk2blit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd" 396 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1648596905231 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "addr_i address_decode.vhd(61) " "HDL error at address_decode.vhd(61): see declaration for object \"addr_i\"" {  } { { "../../../shared/address_decode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd" 61 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648596905232 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "peripheral_sel_o mk2blit.vhd(396) " "VHDL error at mk2blit.vhd(396): formal port or parameter \"peripheral_sel_o\" must have actual or default value" {  } { { "mk2blit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd" 396 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1648596905233 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "peripheral_sel_o address_decode.vhd(62) " "HDL error at address_decode.vhd(62): see declaration for object \"peripheral_sel_o\"" {  } { { "../../../shared/address_decode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd" 62 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648596905234 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "peripheral_sel_oh_o mk2blit.vhd(396) " "VHDL error at mk2blit.vhd(396): formal port or parameter \"peripheral_sel_oh_o\" must have actual or default value" {  } { { "mk2blit.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd" 396 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1648596905235 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "peripheral_sel_oh_o address_decode.vhd(63) " "HDL error at address_decode.vhd(63): see declaration for object \"peripheral_sel_oh_o\"" {  } { { "../../../shared/address_decode.vhd" "" { Text "E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd" 63 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648596905236 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648596905397 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 30 00:35:05 2022 " "Processing ended: Wed Mar 30 00:35:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648596905397 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648596905397 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648596905397 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648596905397 ""}
