\section{controller.sv}
\label{app:controller}

\lstinputlisting[language=verilog]{appendices/pipeline_shell_controller_cv32e40s.sv}