{
  "module_name": "hdmi5_core.h",
  "hash_id": "a57fa1ff60332dc86f279632c223d6401a3f6e36b82b751e9c9b6b0b64975ffa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/omapdrm/dss/hdmi5_core.h",
  "human_readable_source": " \n \n\n#ifndef _HDMI5_CORE_H_\n#define _HDMI5_CORE_H_\n\n#include \"hdmi.h\"\n\n \n\n \n#define HDMI_CORE_DESIGN_ID\t\t\t0x00000\n#define HDMI_CORE_REVISION_ID\t\t\t0x00004\n#define HDMI_CORE_PRODUCT_ID0\t\t\t0x00008\n#define HDMI_CORE_PRODUCT_ID1\t\t\t0x0000C\n#define HDMI_CORE_CONFIG0_ID\t\t\t0x00010\n#define HDMI_CORE_CONFIG1_ID\t\t\t0x00014\n#define HDMI_CORE_CONFIG2_ID\t\t\t0x00018\n#define HDMI_CORE_CONFIG3_ID\t\t\t0x0001C\n\n \n#define HDMI_CORE_IH_FC_STAT0\t\t\t0x00400\n#define HDMI_CORE_IH_FC_STAT1\t\t\t0x00404\n#define HDMI_CORE_IH_FC_STAT2\t\t\t0x00408\n#define HDMI_CORE_IH_AS_STAT0\t\t\t0x0040C\n#define HDMI_CORE_IH_PHY_STAT0\t\t\t0x00410\n#define HDMI_CORE_IH_I2CM_STAT0\t\t\t0x00414\n#define HDMI_CORE_IH_CEC_STAT0\t\t\t0x00418\n#define HDMI_CORE_IH_VP_STAT0\t\t\t0x0041C\n#define HDMI_CORE_IH_I2CMPHY_STAT0\t\t0x00420\n#define HDMI_CORE_IH_MUTE\t\t\t0x007FC\n\n \n#define HDMI_CORE_TX_INVID0\t\t\t0x00800\n#define HDMI_CORE_TX_INSTUFFING\t\t\t0x00804\n#define HDMI_CORE_TX_RGYDATA0\t\t\t0x00808\n#define HDMI_CORE_TX_RGYDATA1\t\t\t0x0080C\n#define HDMI_CORE_TX_RCRDATA0\t\t\t0x00810\n#define HDMI_CORE_TX_RCRDATA1\t\t\t0x00814\n#define HDMI_CORE_TX_BCBDATA0\t\t\t0x00818\n#define HDMI_CORE_TX_BCBDATA1\t\t\t0x0081C\n\n \n#define HDMI_CORE_VP_STATUS\t\t\t0x02000\n#define HDMI_CORE_VP_PR_CD\t\t\t0x02004\n#define HDMI_CORE_VP_STUFF\t\t\t0x02008\n#define HDMI_CORE_VP_REMAP\t\t\t0x0200C\n#define HDMI_CORE_VP_CONF\t\t\t0x02010\n#define HDMI_CORE_VP_STAT\t\t\t0x02014\n#define HDMI_CORE_VP_INT\t\t\t0x02018\n#define HDMI_CORE_VP_MASK\t\t\t0x0201C\n#define HDMI_CORE_VP_POL\t\t\t0x02020\n\n \n#define HDMI_CORE_FC_INVIDCONF\t\t\t0x04000\n#define HDMI_CORE_FC_INHACTIV0\t\t\t0x04004\n#define HDMI_CORE_FC_INHACTIV1\t\t\t0x04008\n#define HDMI_CORE_FC_INHBLANK0\t\t\t0x0400C\n#define HDMI_CORE_FC_INHBLANK1\t\t\t0x04010\n#define HDMI_CORE_FC_INVACTIV0\t\t\t0x04014\n#define HDMI_CORE_FC_INVACTIV1\t\t\t0x04018\n#define HDMI_CORE_FC_INVBLANK\t\t\t0x0401C\n#define HDMI_CORE_FC_HSYNCINDELAY0\t\t0x04020\n#define HDMI_CORE_FC_HSYNCINDELAY1\t\t0x04024\n#define HDMI_CORE_FC_HSYNCINWIDTH0\t\t0x04028\n#define HDMI_CORE_FC_HSYNCINWIDTH1\t\t0x0402C\n#define HDMI_CORE_FC_VSYNCINDELAY\t\t0x04030\n#define HDMI_CORE_FC_VSYNCINWIDTH\t\t0x04034\n#define HDMI_CORE_FC_INFREQ0\t\t\t0x04038\n#define HDMI_CORE_FC_INFREQ1\t\t\t0x0403C\n#define HDMI_CORE_FC_INFREQ2\t\t\t0x04040\n#define HDMI_CORE_FC_CTRLDUR\t\t\t0x04044\n#define HDMI_CORE_FC_EXCTRLDUR\t\t\t0x04048\n#define HDMI_CORE_FC_EXCTRLSPAC\t\t\t0x0404C\n#define HDMI_CORE_FC_CH0PREAM\t\t\t0x04050\n#define HDMI_CORE_FC_CH1PREAM\t\t\t0x04054\n#define HDMI_CORE_FC_CH2PREAM\t\t\t0x04058\n#define HDMI_CORE_FC_AVICONF3\t\t\t0x0405C\n#define HDMI_CORE_FC_GCP\t\t\t0x04060\n#define HDMI_CORE_FC_AVICONF0\t\t\t0x04064\n#define HDMI_CORE_FC_AVICONF1\t\t\t0x04068\n#define HDMI_CORE_FC_AVICONF2\t\t\t0x0406C\n#define HDMI_CORE_FC_AVIVID\t\t\t0x04070\n#define HDMI_CORE_FC_AVIETB0\t\t\t0x04074\n#define HDMI_CORE_FC_AVIETB1\t\t\t0x04078\n#define HDMI_CORE_FC_AVISBB0\t\t\t0x0407C\n#define HDMI_CORE_FC_AVISBB1\t\t\t0x04080\n#define HDMI_CORE_FC_AVIELB0\t\t\t0x04084\n#define HDMI_CORE_FC_AVIELB1\t\t\t0x04088\n#define HDMI_CORE_FC_AVISRB0\t\t\t0x0408C\n#define HDMI_CORE_FC_AVISRB1\t\t\t0x04090\n#define HDMI_CORE_FC_AUDICONF0\t\t\t0x04094\n#define HDMI_CORE_FC_AUDICONF1\t\t\t0x04098\n#define HDMI_CORE_FC_AUDICONF2\t\t\t0x0409C\n#define HDMI_CORE_FC_AUDICONF3\t\t\t0x040A0\n#define HDMI_CORE_FC_VSDIEEEID0\t\t\t0x040A4\n#define HDMI_CORE_FC_VSDSIZE\t\t\t0x040A8\n#define HDMI_CORE_FC_VSDIEEEID1\t\t\t0x040C0\n#define HDMI_CORE_FC_VSDIEEEID2\t\t\t0x040C4\n#define HDMI_CORE_FC_VSDPAYLOAD(n)\t\t(n * 4 + 0x040C8)\n#define HDMI_CORE_FC_SPDVENDORNAME(n)\t\t(n * 4 + 0x04128)\n#define HDMI_CORE_FC_SPDPRODUCTNAME(n)\t\t(n * 4 + 0x04148)\n#define HDMI_CORE_FC_SPDDEVICEINF\t\t0x04188\n#define HDMI_CORE_FC_AUDSCONF\t\t\t0x0418C\n#define HDMI_CORE_FC_AUDSSTAT\t\t\t0x04190\n#define HDMI_CORE_FC_AUDSV\t\t\t0x04194\n#define HDMI_CORE_FC_AUDSU\t\t\t0x04198\n#define HDMI_CORE_FC_AUDSCHNLS(n)\t\t(n * 4 + 0x0419C)\n#define HDMI_CORE_FC_CTRLQHIGH\t\t\t0x041CC\n#define HDMI_CORE_FC_CTRLQLOW\t\t\t0x041D0\n#define HDMI_CORE_FC_ACP0\t\t\t0x041D4\n#define HDMI_CORE_FC_ACP(n)\t\t\t((16-n) * 4 + 0x04208)\n#define HDMI_CORE_FC_ISCR1_0\t\t\t0x04248\n#define HDMI_CORE_FC_ISCR1(n)\t\t\t((16-n) * 4 + 0x0424C)\n#define HDMI_CORE_FC_ISCR2(n)\t\t\t((15-n) * 4 + 0x0428C)\n#define HDMI_CORE_FC_DATAUTO0\t\t\t0x042CC\n#define HDMI_CORE_FC_DATAUTO1\t\t\t0x042D0\n#define HDMI_CORE_FC_DATAUTO2\t\t\t0x042D4\n#define HDMI_CORE_FC_DATMAN\t\t\t0x042D8\n#define HDMI_CORE_FC_DATAUTO3\t\t\t0x042DC\n#define HDMI_CORE_FC_RDRB(n)\t\t\t(n * 4 + 0x042E0)\n#define HDMI_CORE_FC_STAT0\t\t\t0x04340\n#define HDMI_CORE_FC_INT0\t\t\t0x04344\n#define HDMI_CORE_FC_MASK0\t\t\t0x04348\n#define HDMI_CORE_FC_POL0\t\t\t0x0434C\n#define HDMI_CORE_FC_STAT1\t\t\t0x04350\n#define HDMI_CORE_FC_INT1\t\t\t0x04354\n#define HDMI_CORE_FC_MASK1\t\t\t0x04358\n#define HDMI_CORE_FC_POL1\t\t\t0x0435C\n#define HDMI_CORE_FC_STAT2\t\t\t0x04360\n#define HDMI_CORE_FC_INT2\t\t\t0x04364\n#define HDMI_CORE_FC_MASK2\t\t\t0x04368\n#define HDMI_CORE_FC_POL2\t\t\t0x0436C\n#define HDMI_CORE_FC_PRCONF\t\t\t0x04380\n#define HDMI_CORE_FC_GMD_STAT\t\t\t0x04400\n#define HDMI_CORE_FC_GMD_EN\t\t\t0x04404\n#define HDMI_CORE_FC_GMD_UP\t\t\t0x04408\n#define HDMI_CORE_FC_GMD_CONF\t\t\t0x0440C\n#define HDMI_CORE_FC_GMD_HB\t\t\t0x04410\n#define HDMI_CORE_FC_GMD_PB(n)\t\t\t(n * 4 + 0x04414)\n#define HDMI_CORE_FC_DBGFORCE\t\t\t0x04800\n#define HDMI_CORE_FC_DBGAUD0CH0\t\t\t0x04804\n#define HDMI_CORE_FC_DBGAUD1CH0\t\t\t0x04808\n#define HDMI_CORE_FC_DBGAUD2CH0\t\t\t0x0480C\n#define HDMI_CORE_FC_DBGAUD0CH1\t\t\t0x04810\n#define HDMI_CORE_FC_DBGAUD1CH1\t\t\t0x04814\n#define HDMI_CORE_FC_DBGAUD2CH1\t\t\t0x04818\n#define HDMI_CORE_FC_DBGAUD0CH2\t\t\t0x0481C\n#define HDMI_CORE_FC_DBGAUD1CH2\t\t\t0x04820\n#define HDMI_CORE_FC_DBGAUD2CH2\t\t\t0x04824\n#define HDMI_CORE_FC_DBGAUD0CH3\t\t\t0x04828\n#define HDMI_CORE_FC_DBGAUD1CH3\t\t\t0x0482C\n#define HDMI_CORE_FC_DBGAUD2CH3\t\t\t0x04830\n#define HDMI_CORE_FC_DBGAUD0CH4\t\t\t0x04834\n#define HDMI_CORE_FC_DBGAUD1CH4\t\t\t0x04838\n#define HDMI_CORE_FC_DBGAUD2CH4\t\t\t0x0483C\n#define HDMI_CORE_FC_DBGAUD0CH5\t\t\t0x04840\n#define HDMI_CORE_FC_DBGAUD1CH5\t\t\t0x04844\n#define HDMI_CORE_FC_DBGAUD2CH5\t\t\t0x04848\n#define HDMI_CORE_FC_DBGAUD0CH6\t\t\t0x0484C\n#define HDMI_CORE_FC_DBGAUD1CH6\t\t\t0x04850\n#define HDMI_CORE_FC_DBGAUD2CH6\t\t\t0x04854\n#define HDMI_CORE_FC_DBGAUD0CH7\t\t\t0x04858\n#define HDMI_CORE_FC_DBGAUD1CH7\t\t\t0x0485C\n#define HDMI_CORE_FC_DBGAUD2CH7\t\t\t0x04860\n#define HDMI_CORE_FC_DBGTMDS0\t\t\t0x04864\n#define HDMI_CORE_FC_DBGTMDS1\t\t\t0x04868\n#define HDMI_CORE_FC_DBGTMDS2\t\t\t0x0486C\n#define HDMI_CORE_PHY_MASK0\t\t\t0x0C018\n#define HDMI_CORE_PHY_I2CM_INT_ADDR\t\t0x0C09C\n#define HDMI_CORE_PHY_I2CM_CTLINT_ADDR\t\t0x0C0A0\n\n \n#define HDMI_CORE_AUD_CONF0\t\t\t0x0C400\n#define HDMI_CORE_AUD_CONF1\t\t\t0x0C404\n#define HDMI_CORE_AUD_INT\t\t\t0x0C408\n#define HDMI_CORE_AUD_N1\t\t\t0x0C800\n#define HDMI_CORE_AUD_N2\t\t\t0x0C804\n#define HDMI_CORE_AUD_N3\t\t\t0x0C808\n#define HDMI_CORE_AUD_CTS1\t\t\t0x0C80C\n#define HDMI_CORE_AUD_CTS2\t\t\t0x0C810\n#define HDMI_CORE_AUD_CTS3\t\t\t0x0C814\n#define HDMI_CORE_AUD_INCLKFS\t\t\t0x0C818\n#define HDMI_CORE_AUD_CC08\t\t\t0x0CC08\n#define HDMI_CORE_AUD_GP_CONF0\t\t\t0x0D400\n#define HDMI_CORE_AUD_GP_CONF1\t\t\t0x0D404\n#define HDMI_CORE_AUD_GP_CONF2\t\t\t0x0D408\n#define HDMI_CORE_AUD_D010\t\t\t0x0D010\n#define HDMI_CORE_AUD_GP_STAT\t\t\t0x0D40C\n#define HDMI_CORE_AUD_GP_INT\t\t\t0x0D410\n#define HDMI_CORE_AUD_GP_POL\t\t\t0x0D414\n#define HDMI_CORE_AUD_GP_MASK\t\t\t0x0D418\n\n \n#define HDMI_CORE_MC_CLKDIS\t\t\t0x10004\n#define HDMI_CORE_MC_SWRSTZREQ\t\t\t0x10008\n#define HDMI_CORE_MC_FLOWCTRL\t\t\t0x10010\n#define HDMI_CORE_MC_PHYRSTZ\t\t\t0x10014\n#define HDMI_CORE_MC_LOCKONCLOCK\t\t0x10018\n\n \n#define HDMI_CORE_CSC_CFG\t\t\t0x10400\n#define HDMI_CORE_CSC_SCALE\t\t\t0x10404\n#define HDMI_CORE_CSC_COEF_A1_MSB\t\t0x10408\n#define HDMI_CORE_CSC_COEF_A1_LSB\t\t0x1040C\n#define HDMI_CORE_CSC_COEF_A2_MSB\t\t0x10410\n#define HDMI_CORE_CSC_COEF_A2_LSB\t\t0x10414\n#define HDMI_CORE_CSC_COEF_A3_MSB\t\t0x10418\n#define HDMI_CORE_CSC_COEF_A3_LSB\t\t0x1041C\n#define HDMI_CORE_CSC_COEF_A4_MSB\t\t0x10420\n#define HDMI_CORE_CSC_COEF_A4_LSB\t\t0x10424\n#define HDMI_CORE_CSC_COEF_B1_MSB\t\t0x10428\n#define HDMI_CORE_CSC_COEF_B1_LSB\t\t0x1042C\n#define HDMI_CORE_CSC_COEF_B2_MSB\t\t0x10430\n#define HDMI_CORE_CSC_COEF_B2_LSB\t\t0x10434\n#define HDMI_CORE_CSC_COEF_B3_MSB\t\t0x10438\n#define HDMI_CORE_CSC_COEF_B3_LSB\t\t0x1043C\n#define HDMI_CORE_CSC_COEF_B4_MSB\t\t0x10440\n#define HDMI_CORE_CSC_COEF_B4_LSB\t\t0x10444\n#define HDMI_CORE_CSC_COEF_C1_MSB\t\t0x10448\n#define HDMI_CORE_CSC_COEF_C1_LSB\t\t0x1044C\n#define HDMI_CORE_CSC_COEF_C2_MSB\t\t0x10450\n#define HDMI_CORE_CSC_COEF_C2_LSB\t\t0x10454\n#define HDMI_CORE_CSC_COEF_C3_MSB\t\t0x10458\n#define HDMI_CORE_CSC_COEF_C3_LSB\t\t0x1045C\n#define HDMI_CORE_CSC_COEF_C4_MSB\t\t0x10460\n#define HDMI_CORE_CSC_COEF_C4_LSB\t\t0x10464\n\n \n#define HDMI_CORE_HDCP_MASK\t\t\t0x14020\n\n \n#define HDMI_CORE_CEC_MASK\t\t\t0x17408\n\n \n#define HDMI_CORE_I2CM_SLAVE\t\t\t0x157C8\n#define HDMI_CORE_I2CM_ADDRESS\t\t\t0x157CC\n#define HDMI_CORE_I2CM_DATAO\t\t\t0x157D0\n#define HDMI_CORE_I2CM_DATAI\t\t\t0X157D4\n#define HDMI_CORE_I2CM_OPERATION\t\t0x157D8\n#define HDMI_CORE_I2CM_INT\t\t\t0x157DC\n#define HDMI_CORE_I2CM_CTLINT\t\t\t0x157E0\n#define HDMI_CORE_I2CM_DIV\t\t\t0x157E4\n#define HDMI_CORE_I2CM_SEGADDR\t\t\t0x157E8\n#define HDMI_CORE_I2CM_SOFTRSTZ\t\t\t0x157EC\n#define HDMI_CORE_I2CM_SEGPTR\t\t\t0x157F0\n#define HDMI_CORE_I2CM_SS_SCL_HCNT_1_ADDR\t0x157F4\n#define HDMI_CORE_I2CM_SS_SCL_HCNT_0_ADDR\t0x157F8\n#define HDMI_CORE_I2CM_SS_SCL_LCNT_1_ADDR\t0x157FC\n#define HDMI_CORE_I2CM_SS_SCL_LCNT_0_ADDR\t0x15800\n#define HDMI_CORE_I2CM_FS_SCL_HCNT_1_ADDR\t0x15804\n#define HDMI_CORE_I2CM_FS_SCL_HCNT_0_ADDR\t0x15808\n#define HDMI_CORE_I2CM_FS_SCL_LCNT_1_ADDR\t0x1580C\n#define HDMI_CORE_I2CM_FS_SCL_LCNT_0_ADDR\t0x15810\n#define HDMI_CORE_I2CM_SDA_HOLD_ADDR\t\t0x15814\n\nenum hdmi_core_packet_mode {\n\tHDMI_PACKETMODERESERVEDVALUE = 0,\n\tHDMI_PACKETMODE24BITPERPIXEL = 4,\n\tHDMI_PACKETMODE30BITPERPIXEL = 5,\n\tHDMI_PACKETMODE36BITPERPIXEL = 6,\n\tHDMI_PACKETMODE48BITPERPIXEL = 7,\n};\n\nstruct hdmi_core_vid_config {\n\tstruct hdmi_config v_fc_config;\n\tenum hdmi_core_packet_mode packet_mode;\n\tint data_enable_pol;\n\tint vblank_osc;\n\tint hblank;\n\tint vblank;\n};\n\nstruct csc_table {\n\tu16 a1, a2, a3, a4;\n\tu16 b1, b2, b3, b4;\n\tu16 c1, c2, c3, c4;\n};\n\nvoid hdmi5_core_ddc_init(struct hdmi_core_data *core);\nint hdmi5_core_ddc_read(void *data, u8 *buf, unsigned int block, size_t len);\nvoid hdmi5_core_ddc_uninit(struct hdmi_core_data *core);\n\nvoid hdmi5_core_dump(struct hdmi_core_data *core, struct seq_file *s);\nint hdmi5_core_handle_irqs(struct hdmi_core_data *core);\nvoid hdmi5_configure(struct hdmi_core_data *core, struct hdmi_wp_data *wp,\n\t\t\tstruct hdmi_config *cfg);\nint hdmi5_core_init(struct platform_device *pdev, struct hdmi_core_data *core);\n\nint hdmi5_audio_config(struct hdmi_core_data *core, struct hdmi_wp_data *wp,\n\t\t\tstruct omap_dss_audio *audio, u32 pclk);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}