// Copyright 2025 ETH Zurich and University of Bologna.
// Solderpad Hardware License, Version 0.51, see LICENSE for details.
// SPDX-License-Identifier: SHL-0.51

// AUTOMATICALLY GENERATED! DO NOT EDIT!

`include "cheshire_external.rdl"
`include "cheshire_tile.rdl"
`include "fhg_spu_tile.rdl"
`include "snitch_tile.rdl"


addrmap picobello_addrmap {

  cheshire_tile cheshire_internal_sam_idx @0x0;
  snitch_tile cluster_x0_y0_sam_idx @0x20000000;
  snitch_tile cluster_x0_y1_sam_idx @0x20040000;
  snitch_tile cluster_x0_y2_sam_idx @0x20080000;
  snitch_tile cluster_x0_y3_sam_idx @0x200C0000;
  snitch_tile cluster_x1_y0_sam_idx @0x20100000;
  snitch_tile cluster_x1_y1_sam_idx @0x20140000;
  snitch_tile cluster_x1_y2_sam_idx @0x20180000;
  snitch_tile cluster_x1_y3_sam_idx @0x201C0000;
  snitch_tile cluster_x2_y0_sam_idx @0x20200000;
  snitch_tile cluster_x2_y1_sam_idx @0x20240000;
  snitch_tile cluster_x2_y2_sam_idx @0x20280000;
  snitch_tile cluster_x2_y3_sam_idx @0x202C0000;
  snitch_tile cluster_x3_y0_sam_idx @0x20300000;
  snitch_tile cluster_x3_y1_sam_idx @0x20340000;
  snitch_tile cluster_x3_y2_sam_idx @0x20380000;
  snitch_tile cluster_x3_y3_sam_idx @0x203C0000;
  fhg_spu_tile fhg_spu_sam_idx @0x40000000;
  external mem { mementries = 0x100000; memwidth = 8; } l2_spm_0_sam_idx @0x70000000;
  external mem { mementries = 0x100000; memwidth = 8; } l2_spm_1_sam_idx @0x70100000;
  external mem { mementries = 0x100000; memwidth = 8; } l2_spm_2_sam_idx @0x70200000;
  external mem { mementries = 0x100000; memwidth = 8; } l2_spm_3_sam_idx @0x70300000;
  external mem { mementries = 0x100000; memwidth = 8; } l2_spm_4_sam_idx @0x70400000;
  external mem { mementries = 0x100000; memwidth = 8; } l2_spm_5_sam_idx @0x70500000;
  external mem { mementries = 0x100000; memwidth = 8; } l2_spm_6_sam_idx @0x70600000;
  external mem { mementries = 0x100000; memwidth = 8; } l2_spm_7_sam_idx @0x70700000;
  cheshire_external cheshire_external_sam_idx @0x80000000;


};
