============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sun Jul  7 21:55:11 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../get_fre.v
HDL-1007 : analyze verilog file ../../pulse.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.379229s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (100.8%)

RUN-1004 : used memory is 292 MB, reserved memory is 268 MB, peak memory is 298 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 137438953472"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 6004364279808"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net dac/u_da_wave_send/clk is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net dac/u_da_wave_send/clk is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net ad1_clk_dup_1 is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "fre/clk_ext" drives clk pins.
SYN-4024 : Net "f_div2/clk" drives clk pins.
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_da_wave_send/clk as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div2/clk as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fre/clk_ext as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net fre/clk_ext to drive 56 clock pins.
SYN-4015 : Create BUFG instance for clk Net f_div2/clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 6097 instances
RUN-0007 : 2366 luts, 1106 seqs, 1686 mslices, 884 lslices, 29 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8611 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6036 nets have 2 pins
RUN-1001 : 2394 nets have [3 - 5] pins
RUN-1001 : 15 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 35 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     985     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     121     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   4   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 16
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6095 instances, 2366 luts, 1106 seqs, 2570 slices, 145 macros(2570 instances: 1686 mslices 884 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 32777, tnet num: 8609, tinst num: 6095, tnode num: 36591, tedge num: 57098.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8609 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.615035s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.17466e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6095.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.33646e+06, overlap = 200.969
PHY-3002 : Step(2): len = 1.21342e+06, overlap = 320.375
PHY-3002 : Step(3): len = 706039, overlap = 525.594
PHY-3002 : Step(4): len = 655201, overlap = 547.5
PHY-3002 : Step(5): len = 416904, overlap = 687.875
PHY-3002 : Step(6): len = 394625, overlap = 722.125
PHY-3002 : Step(7): len = 325914, overlap = 748.781
PHY-3002 : Step(8): len = 309259, overlap = 755.188
PHY-3002 : Step(9): len = 273765, overlap = 772.5
PHY-3002 : Step(10): len = 254578, overlap = 813.156
PHY-3002 : Step(11): len = 236947, overlap = 834.188
PHY-3002 : Step(12): len = 219725, overlap = 846.062
PHY-3002 : Step(13): len = 212210, overlap = 853.719
PHY-3002 : Step(14): len = 200052, overlap = 856.625
PHY-3002 : Step(15): len = 192931, overlap = 882.906
PHY-3002 : Step(16): len = 184732, overlap = 949.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.10841e-06
PHY-3002 : Step(17): len = 209546, overlap = 854.781
PHY-3002 : Step(18): len = 270681, overlap = 738.75
PHY-3002 : Step(19): len = 324820, overlap = 454.969
PHY-3002 : Step(20): len = 303189, overlap = 393.625
PHY-3002 : Step(21): len = 282363, overlap = 361.719
PHY-3002 : Step(22): len = 256463, overlap = 315.781
PHY-3002 : Step(23): len = 241141, overlap = 318.812
PHY-3002 : Step(24): len = 236233, overlap = 322.375
PHY-3002 : Step(25): len = 231243, overlap = 297.375
PHY-3002 : Step(26): len = 223885, overlap = 309.656
PHY-3002 : Step(27): len = 223293, overlap = 317.156
PHY-3002 : Step(28): len = 218176, overlap = 293.219
PHY-3002 : Step(29): len = 217814, overlap = 297.594
PHY-3002 : Step(30): len = 216874, overlap = 268.594
PHY-3002 : Step(31): len = 212658, overlap = 260.188
PHY-3002 : Step(32): len = 212123, overlap = 249.688
PHY-3002 : Step(33): len = 207116, overlap = 251.969
PHY-3002 : Step(34): len = 203314, overlap = 256.656
PHY-3002 : Step(35): len = 202041, overlap = 265.469
PHY-3002 : Step(36): len = 197620, overlap = 268
PHY-3002 : Step(37): len = 195849, overlap = 265.094
PHY-3002 : Step(38): len = 195753, overlap = 263.906
PHY-3002 : Step(39): len = 192351, overlap = 280.75
PHY-3002 : Step(40): len = 192256, overlap = 278.781
PHY-3002 : Step(41): len = 189665, overlap = 275.719
PHY-3002 : Step(42): len = 189536, overlap = 267.125
PHY-3002 : Step(43): len = 189514, overlap = 263.531
PHY-3002 : Step(44): len = 187875, overlap = 262.438
PHY-3002 : Step(45): len = 185087, overlap = 266.688
PHY-3002 : Step(46): len = 182995, overlap = 277.438
PHY-3002 : Step(47): len = 179444, overlap = 253.188
PHY-3002 : Step(48): len = 179293, overlap = 244.125
PHY-3002 : Step(49): len = 177488, overlap = 233.5
PHY-3002 : Step(50): len = 177258, overlap = 235.562
PHY-3002 : Step(51): len = 175242, overlap = 233.594
PHY-3002 : Step(52): len = 174324, overlap = 234.312
PHY-3002 : Step(53): len = 172978, overlap = 212.938
PHY-3002 : Step(54): len = 171643, overlap = 216.562
PHY-3002 : Step(55): len = 170834, overlap = 220.5
PHY-3002 : Step(56): len = 170363, overlap = 218
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.21682e-06
PHY-3002 : Step(57): len = 169881, overlap = 216.562
PHY-3002 : Step(58): len = 170091, overlap = 215.594
PHY-3002 : Step(59): len = 170266, overlap = 215.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.20084e-05
PHY-3002 : Step(60): len = 180662, overlap = 152.5
PHY-3002 : Step(61): len = 180662, overlap = 152.5
PHY-3002 : Step(62): len = 177875, overlap = 131.312
PHY-3002 : Step(63): len = 178466, overlap = 133.438
PHY-3002 : Step(64): len = 179977, overlap = 130.719
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006459s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8611.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 307192, over cnt = 1635(4%), over = 8224, worst = 30
PHY-1001 : End global iterations;  0.585375s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (106.8%)

PHY-1001 : Congestion index: top1 = 102.13, top5 = 68.49, top10 = 55.02, top15 = 47.50.
PHY-3001 : End congestion estimation;  0.705102s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (104.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8609 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169255s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.56037e-07
PHY-3002 : Step(65): len = 181039, overlap = 318.875
PHY-3002 : Step(66): len = 181039, overlap = 318.875
PHY-3002 : Step(67): len = 175949, overlap = 360.719
PHY-3002 : Step(68): len = 177372, overlap = 363.656
PHY-3002 : Step(69): len = 170224, overlap = 382.031
PHY-3002 : Step(70): len = 170224, overlap = 382.031
PHY-3002 : Step(71): len = 167987, overlap = 385.281
PHY-3002 : Step(72): len = 167640, overlap = 385.344
PHY-3002 : Step(73): len = 167517, overlap = 381.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.51207e-06
PHY-3002 : Step(74): len = 166623, overlap = 381.625
PHY-3002 : Step(75): len = 166623, overlap = 381.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.02415e-06
PHY-3002 : Step(76): len = 167764, overlap = 371.875
PHY-3002 : Step(77): len = 167764, overlap = 371.875
PHY-3002 : Step(78): len = 167511, overlap = 371.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.17444e-06
PHY-3002 : Step(79): len = 182759, overlap = 277.062
PHY-3002 : Step(80): len = 183817, overlap = 272.75
PHY-3002 : Step(81): len = 182702, overlap = 242.438
PHY-3002 : Step(82): len = 182517, overlap = 239.875
PHY-3002 : Step(83): len = 182221, overlap = 238.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.03489e-05
PHY-3002 : Step(84): len = 186872, overlap = 218.344
PHY-3002 : Step(85): len = 187998, overlap = 204.062
PHY-3002 : Step(86): len = 220342, overlap = 89.625
PHY-3002 : Step(87): len = 227653, overlap = 88.0312
PHY-3002 : Step(88): len = 222265, overlap = 82.5312
PHY-3002 : Step(89): len = 220178, overlap = 78.75
PHY-3002 : Step(90): len = 216448, overlap = 76.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.06977e-05
PHY-3002 : Step(91): len = 217037, overlap = 72.0312
PHY-3002 : Step(92): len = 217380, overlap = 71.5312
PHY-3002 : Step(93): len = 220247, overlap = 45.8125
PHY-3002 : Step(94): len = 223339, overlap = 41.9062
PHY-3002 : Step(95): len = 231223, overlap = 40.25
PHY-3002 : Step(96): len = 236275, overlap = 38.5938
PHY-3002 : Step(97): len = 244790, overlap = 33.1562
PHY-3002 : Step(98): len = 240761, overlap = 32.2188
PHY-3002 : Step(99): len = 240133, overlap = 31.9062
PHY-3002 : Step(100): len = 239687, overlap = 32.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.13955e-05
PHY-3002 : Step(101): len = 242053, overlap = 24.5312
PHY-3002 : Step(102): len = 242503, overlap = 24.5312
PHY-3002 : Step(103): len = 251886, overlap = 19.7188
PHY-3002 : Step(104): len = 258309, overlap = 21.8125
PHY-3002 : Step(105): len = 267493, overlap = 18.8438
PHY-3002 : Step(106): len = 260145, overlap = 9.25
PHY-3002 : Step(107): len = 259316, overlap = 8.25
PHY-3002 : Step(108): len = 250600, overlap = 9.28125
PHY-3002 : Step(109): len = 248284, overlap = 9
PHY-3002 : Step(110): len = 248284, overlap = 9
PHY-3002 : Step(111): len = 248365, overlap = 7.625
PHY-3002 : Step(112): len = 248413, overlap = 7.5625
PHY-3002 : Step(113): len = 248937, overlap = 7.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.2791e-05
PHY-3002 : Step(114): len = 258771, overlap = 6.4375
PHY-3002 : Step(115): len = 259351, overlap = 6.96875
PHY-3002 : Step(116): len = 266089, overlap = 6.625
PHY-3002 : Step(117): len = 267591, overlap = 6.4375
PHY-3002 : Step(118): len = 282361, overlap = 4.9375
PHY-3002 : Step(119): len = 297234, overlap = 6.3125
PHY-3002 : Step(120): len = 286441, overlap = 5.9375
PHY-3002 : Step(121): len = 285483, overlap = 6
PHY-3002 : Step(122): len = 277265, overlap = 6.3125
PHY-3002 : Step(123): len = 270299, overlap = 6.75
PHY-3002 : Step(124): len = 272105, overlap = 6.75
PHY-3002 : Step(125): len = 272564, overlap = 7.125
PHY-3002 : Step(126): len = 272564, overlap = 7.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000165582
PHY-3002 : Step(127): len = 287017, overlap = 6.1875
PHY-3002 : Step(128): len = 289504, overlap = 5.9375
PHY-3002 : Step(129): len = 294935, overlap = 5.78125
PHY-3002 : Step(130): len = 297676, overlap = 4.84375
PHY-3002 : Step(131): len = 308460, overlap = 1
PHY-3002 : Step(132): len = 310367, overlap = 0.5
PHY-3002 : Step(133): len = 308301, overlap = 3
PHY-3002 : Step(134): len = 305467, overlap = 1.75
PHY-3002 : Step(135): len = 300899, overlap = 1.75
PHY-3002 : Step(136): len = 300310, overlap = 1.75
PHY-3002 : Step(137): len = 297957, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 29/8611.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 519360, over cnt = 1888(5%), over = 7279, worst = 20
PHY-1001 : End global iterations;  0.619449s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (131.2%)

PHY-1001 : Congestion index: top1 = 68.02, top5 = 54.98, top10 = 48.11, top15 = 43.59.
PHY-3001 : End congestion estimation;  0.745601s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (123.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8609 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.163888s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.24943e-05
PHY-3002 : Step(138): len = 292888, overlap = 42.25
PHY-3002 : Step(139): len = 292754, overlap = 43.3125
PHY-3002 : Step(140): len = 285887, overlap = 44.125
PHY-3002 : Step(141): len = 285247, overlap = 43.2188
PHY-3002 : Step(142): len = 279484, overlap = 43.0938
PHY-3002 : Step(143): len = 277210, overlap = 40.9375
PHY-3002 : Step(144): len = 276885, overlap = 41.0312
PHY-3002 : Step(145): len = 275989, overlap = 40.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000164989
PHY-3002 : Step(146): len = 278212, overlap = 41.625
PHY-3002 : Step(147): len = 283745, overlap = 40.6562
PHY-3002 : Step(148): len = 289252, overlap = 41.0938
PHY-3002 : Step(149): len = 292035, overlap = 45.0312
PHY-3002 : Step(150): len = 294546, overlap = 50.25
PHY-3002 : Step(151): len = 295717, overlap = 46.3438
PHY-3002 : Step(152): len = 293713, overlap = 43.875
PHY-3002 : Step(153): len = 288446, overlap = 40.75
PHY-3002 : Step(154): len = 285977, overlap = 44.9062
PHY-3002 : Step(155): len = 283819, overlap = 33.5938
PHY-3002 : Step(156): len = 281957, overlap = 36.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000329977
PHY-3002 : Step(157): len = 288363, overlap = 34.625
PHY-3002 : Step(158): len = 295770, overlap = 34.4062
PHY-3002 : Step(159): len = 299238, overlap = 33.0625
PHY-3002 : Step(160): len = 301160, overlap = 33.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000659954
PHY-3002 : Step(161): len = 303329, overlap = 33.1562
PHY-3002 : Step(162): len = 309652, overlap = 32.125
PHY-3002 : Step(163): len = 319333, overlap = 31.7812
PHY-3002 : Step(164): len = 321009, overlap = 32
PHY-3002 : Step(165): len = 321882, overlap = 28.125
PHY-3002 : Step(166): len = 322475, overlap = 28.25
PHY-3002 : Step(167): len = 322953, overlap = 26.4375
PHY-3002 : Step(168): len = 322875, overlap = 24.0625
PHY-3002 : Step(169): len = 322377, overlap = 23.9375
PHY-3002 : Step(170): len = 321937, overlap = 22.75
PHY-3002 : Step(171): len = 321830, overlap = 22.8438
PHY-3002 : Step(172): len = 321647, overlap = 23.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00127004
PHY-3002 : Step(173): len = 323608, overlap = 22.6562
PHY-3002 : Step(174): len = 325225, overlap = 22.9688
PHY-3002 : Step(175): len = 327400, overlap = 24.75
PHY-3002 : Step(176): len = 330414, overlap = 23
PHY-3002 : Step(177): len = 333641, overlap = 25.4375
PHY-3002 : Step(178): len = 336679, overlap = 27.0312
PHY-3002 : Step(179): len = 338585, overlap = 27.25
PHY-3002 : Step(180): len = 339329, overlap = 24.4375
PHY-3002 : Step(181): len = 339458, overlap = 23.625
PHY-3002 : Step(182): len = 339110, overlap = 26.4375
PHY-3002 : Step(183): len = 339245, overlap = 27.6562
PHY-3002 : Step(184): len = 339344, overlap = 28.1562
PHY-3002 : Step(185): len = 339755, overlap = 27.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00230242
PHY-3002 : Step(186): len = 340531, overlap = 26.4375
PHY-3002 : Step(187): len = 343371, overlap = 26.4375
PHY-3002 : Step(188): len = 344100, overlap = 26.5625
PHY-3002 : Step(189): len = 346445, overlap = 25.875
PHY-3002 : Step(190): len = 347895, overlap = 21.9375
PHY-3002 : Step(191): len = 349228, overlap = 21.3438
PHY-3002 : Step(192): len = 350030, overlap = 21.5
PHY-3002 : Step(193): len = 351361, overlap = 20.625
PHY-3002 : Step(194): len = 352327, overlap = 20.3125
PHY-3002 : Step(195): len = 353648, overlap = 19.1562
PHY-3002 : Step(196): len = 354084, overlap = 19.25
PHY-3002 : Step(197): len = 354505, overlap = 18.0312
PHY-3002 : Step(198): len = 354679, overlap = 18.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00416933
PHY-3002 : Step(199): len = 355224, overlap = 18.3438
PHY-3002 : Step(200): len = 356305, overlap = 18.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 32777, tnet num: 8609, tinst num: 6095, tnode num: 36591, tedge num: 57098.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 219.62 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 165/8611.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 611240, over cnt = 1827(5%), over = 6000, worst = 19
PHY-1001 : End global iterations;  0.699132s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (145.3%)

PHY-1001 : Congestion index: top1 = 61.77, top5 = 50.80, top10 = 45.13, top15 = 41.36.
PHY-1001 : End incremental global routing;  0.824767s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (138.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8609 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187506s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.114107s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (127.6%)

OPT-1001 : Current memory(MB): used = 432, reserve = 413, peak = 437.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6980/8611.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 611240, over cnt = 1827(5%), over = 6000, worst = 19
PHY-1002 : len = 635528, over cnt = 1053(2%), over = 2519, worst = 14
PHY-1002 : len = 644248, over cnt = 334(0%), over = 699, worst = 12
PHY-1002 : len = 648560, over cnt = 88(0%), over = 183, worst = 8
PHY-1002 : len = 648704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.686014s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (159.4%)

PHY-1001 : Congestion index: top1 = 49.12, top5 = 41.64, top10 = 38.03, top15 = 35.77.
OPT-1001 : End congestion update;  0.812208s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (152.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8609 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.119280s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.8%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.931584s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (145.9%)

OPT-1001 : Current memory(MB): used = 437, reserve = 417, peak = 437.
OPT-1001 : End physical optimization;  2.674771s wall, 3.343750s user + 0.062500s system = 3.406250s CPU (127.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2366 LUT to BLE ...
SYN-4008 : Packed 2366 LUT and 269 SEQ to BLE.
SYN-4003 : Packing 837 remaining SEQ's ...
SYN-4005 : Packed 319 SEQ with LUT/SLICE
SYN-4006 : 1826 single LUT's are left
SYN-4006 : 518 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2884/5601 primitive instances ...
PHY-3001 : End packing;  0.154665s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.0%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 4130 instances
RUN-1001 : 2038 mslices, 2037 lslices, 29 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8360 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5803 nets have 2 pins
RUN-1001 : 2377 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 92 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 4128 instances, 4075 slices, 145 macros(2570 instances: 1686 mslices 884 lslices)
PHY-3001 : Cell area utilization is 48%
PHY-3001 : After packing: Len = 357619, Over = 73.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5417/8360.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 636000, over cnt = 465(1%), over = 568, worst = 5
PHY-1002 : len = 636072, over cnt = 285(0%), over = 332, worst = 5
PHY-1002 : len = 637528, over cnt = 134(0%), over = 151, worst = 3
PHY-1002 : len = 638536, over cnt = 49(0%), over = 57, worst = 3
PHY-1002 : len = 639264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.609600s wall, 0.703125s user + 0.046875s system = 0.750000s CPU (123.0%)

PHY-1001 : Congestion index: top1 = 48.73, top5 = 41.25, top10 = 37.70, top15 = 35.43.
PHY-3001 : End congestion estimation;  0.757567s wall, 0.843750s user + 0.046875s system = 0.890625s CPU (117.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 31232, tnet num: 8358, tinst num: 4128, tnode num: 34021, tedge num: 55032.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8358 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.815041s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.9931e-05
PHY-3002 : Step(201): len = 312107, overlap = 68.25
PHY-3002 : Step(202): len = 299601, overlap = 67
PHY-3002 : Step(203): len = 292683, overlap = 68
PHY-3002 : Step(204): len = 291634, overlap = 67.25
PHY-3002 : Step(205): len = 289200, overlap = 61.5
PHY-3002 : Step(206): len = 287687, overlap = 65.25
PHY-3002 : Step(207): len = 286003, overlap = 70.75
PHY-3002 : Step(208): len = 284651, overlap = 72.75
PHY-3002 : Step(209): len = 282886, overlap = 79.5
PHY-3002 : Step(210): len = 280890, overlap = 83.25
PHY-3002 : Step(211): len = 279116, overlap = 82.25
PHY-3002 : Step(212): len = 277805, overlap = 82
PHY-3002 : Step(213): len = 277470, overlap = 82.25
PHY-3002 : Step(214): len = 276745, overlap = 81.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.98621e-05
PHY-3002 : Step(215): len = 284249, overlap = 75
PHY-3002 : Step(216): len = 286538, overlap = 74.25
PHY-3002 : Step(217): len = 294954, overlap = 68.75
PHY-3002 : Step(218): len = 298073, overlap = 65.5
PHY-3002 : Step(219): len = 299195, overlap = 60.75
PHY-3002 : Step(220): len = 300548, overlap = 59.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000199724
PHY-3002 : Step(221): len = 309381, overlap = 54.5
PHY-3002 : Step(222): len = 312824, overlap = 53.5
PHY-3002 : Step(223): len = 325840, overlap = 48.5
PHY-3002 : Step(224): len = 329838, overlap = 49.5
PHY-3002 : Step(225): len = 328687, overlap = 46.25
PHY-3002 : Step(226): len = 326667, overlap = 45.75
PHY-3002 : Step(227): len = 325524, overlap = 41
PHY-3002 : Step(228): len = 324848, overlap = 37
PHY-3002 : Step(229): len = 324618, overlap = 36
PHY-3002 : Step(230): len = 324450, overlap = 36
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000399448
PHY-3002 : Step(231): len = 332541, overlap = 37.75
PHY-3002 : Step(232): len = 341095, overlap = 35.75
PHY-3002 : Step(233): len = 344460, overlap = 36.25
PHY-3002 : Step(234): len = 346608, overlap = 33.5
PHY-3002 : Step(235): len = 347900, overlap = 32
PHY-3002 : Step(236): len = 348487, overlap = 31
PHY-3002 : Step(237): len = 348549, overlap = 30.5
PHY-3002 : Step(238): len = 348190, overlap = 31.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000798897
PHY-3002 : Step(239): len = 354586, overlap = 29.75
PHY-3002 : Step(240): len = 358984, overlap = 32
PHY-3002 : Step(241): len = 363432, overlap = 33.25
PHY-3002 : Step(242): len = 367505, overlap = 32.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00159779
PHY-3002 : Step(243): len = 370052, overlap = 32.75
PHY-3002 : Step(244): len = 375295, overlap = 32
PHY-3002 : Step(245): len = 380424, overlap = 32.75
PHY-3002 : Step(246): len = 381541, overlap = 31.75
PHY-3002 : Step(247): len = 382243, overlap = 34
PHY-3002 : Step(248): len = 382745, overlap = 34.5
PHY-3002 : Step(249): len = 383538, overlap = 34.25
PHY-3002 : Step(250): len = 383859, overlap = 33
PHY-3002 : Step(251): len = 383402, overlap = 33.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00271664
PHY-3002 : Step(252): len = 385067, overlap = 32.25
PHY-3002 : Step(253): len = 387276, overlap = 31.5
PHY-3002 : Step(254): len = 390700, overlap = 30.25
PHY-3002 : Step(255): len = 393551, overlap = 29.5
PHY-3002 : Step(256): len = 394663, overlap = 29
PHY-3002 : Step(257): len = 395197, overlap = 28.75
PHY-3002 : Step(258): len = 395438, overlap = 29
PHY-3002 : Step(259): len = 395809, overlap = 28.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00444321
PHY-3002 : Step(260): len = 396672, overlap = 28.25
PHY-3002 : Step(261): len = 397680, overlap = 28.25
PHY-3002 : Step(262): len = 398838, overlap = 28.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00737044
PHY-3002 : Step(263): len = 399370, overlap = 28.25
PHY-3002 : Step(264): len = 401253, overlap = 27.5
PHY-3002 : Step(265): len = 402747, overlap = 26.75
PHY-3002 : Step(266): len = 403419, overlap = 26.25
PHY-3002 : Step(267): len = 404187, overlap = 26
PHY-3002 : Step(268): len = 404899, overlap = 25.25
PHY-3002 : Step(269): len = 405741, overlap = 25.25
PHY-3002 : Step(270): len = 405916, overlap = 25
PHY-3002 : Step(271): len = 406528, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.573730s wall, 0.421875s user + 1.234375s system = 1.656250s CPU (288.7%)

PHY-3001 : Trial Legalized: Len = 418436
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 267/8360.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 648720, over cnt = 996(2%), over = 1739, worst = 7
PHY-1002 : len = 654416, over cnt = 623(1%), over = 935, worst = 7
PHY-1002 : len = 661352, over cnt = 195(0%), over = 279, worst = 5
PHY-1002 : len = 663504, over cnt = 40(0%), over = 60, worst = 3
PHY-1002 : len = 664096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.104621s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (138.6%)

PHY-1001 : Congestion index: top1 = 45.41, top5 = 40.10, top10 = 37.01, top15 = 35.02.
PHY-3001 : End congestion estimation;  1.272231s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (133.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8358 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.196094s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000139925
PHY-3002 : Step(272): len = 379926, overlap = 12.25
PHY-3002 : Step(273): len = 364714, overlap = 15.25
PHY-3002 : Step(274): len = 358562, overlap = 16.5
PHY-3002 : Step(275): len = 356743, overlap = 14.75
PHY-3002 : Step(276): len = 355371, overlap = 14.5
PHY-3002 : Step(277): len = 355066, overlap = 13.75
PHY-3002 : Step(278): len = 354200, overlap = 12.75
PHY-3002 : Step(279): len = 354046, overlap = 13.5
PHY-3002 : Step(280): len = 353553, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008519s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (183.4%)

PHY-3001 : Legalized: Len = 358103, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015306s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.1%)

PHY-3001 : 34 instances has been re-located, deltaX = 13, deltaY = 17, maxDist = 1.
PHY-3001 : Final: Len = 358479, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 31232, tnet num: 8358, tinst num: 4128, tnode num: 34021, tedge num: 55032.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2036/8360.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 593408, over cnt = 846(2%), over = 1392, worst = 5
PHY-1002 : len = 598080, over cnt = 562(1%), over = 815, worst = 5
PHY-1002 : len = 604920, over cnt = 133(0%), over = 192, worst = 4
PHY-1002 : len = 606584, over cnt = 57(0%), over = 70, worst = 3
PHY-1002 : len = 607432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.971816s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (136.7%)

PHY-1001 : Congestion index: top1 = 45.58, top5 = 39.44, top10 = 36.22, top15 = 34.03.
PHY-1001 : End incremental global routing;  1.123913s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (132.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8358 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.197309s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.438210s wall, 1.750000s user + 0.046875s system = 1.796875s CPU (124.9%)

OPT-1001 : Current memory(MB): used = 452, reserve = 433, peak = 458.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6809/8360.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 607432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054053s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (115.6%)

PHY-1001 : Congestion index: top1 = 45.58, top5 = 39.44, top10 = 36.22, top15 = 34.03.
OPT-1001 : End congestion update;  0.193327s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8358 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.111931s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.7%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.305383s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (102.3%)

OPT-1001 : Current memory(MB): used = 454, reserve = 436, peak = 458.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8358 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.113236s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6809/8360.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 607432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055846s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.9%)

PHY-1001 : Congestion index: top1 = 45.58, top5 = 39.44, top10 = 36.22, top15 = 34.03.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8358 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114879s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 45.137931
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.927013s wall, 3.218750s user + 0.062500s system = 3.281250s CPU (112.1%)

RUN-1003 : finish command "place" in  20.185347s wall, 44.703125s user + 9.265625s system = 53.968750s CPU (267.4%)

RUN-1004 : used memory is 421 MB, reserved memory is 401 MB, peak memory is 458 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.273302s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (165.7%)

RUN-1004 : used memory is 440 MB, reserved memory is 424 MB, peak memory is 495 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4130 instances
RUN-1001 : 2038 mslices, 2037 lslices, 29 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8360 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5803 nets have 2 pins
RUN-1001 : 2377 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 92 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 31232, tnet num: 8358, tinst num: 4128, tnode num: 34021, tedge num: 55032.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2038 mslices, 2037 lslices, 29 pads, 9 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8358 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 582016, over cnt = 982(2%), over = 1753, worst = 7
PHY-1002 : len = 588424, over cnt = 646(1%), over = 992, worst = 7
PHY-1002 : len = 595752, over cnt = 252(0%), over = 383, worst = 7
PHY-1002 : len = 599712, over cnt = 46(0%), over = 59, worst = 3
PHY-1002 : len = 600168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.026952s wall, 1.375000s user + 0.093750s system = 1.468750s CPU (143.0%)

PHY-1001 : Congestion index: top1 = 45.15, top5 = 39.27, top10 = 35.96, top15 = 33.71.
PHY-1001 : End global routing;  1.175234s wall, 1.531250s user + 0.093750s system = 1.625000s CPU (138.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 473, reserve = 455, peak = 495.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net fre/clk_ext_syn_3 will be merged with clock fre/clk_ext
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 722, reserve = 709, peak = 722.
PHY-1001 : End build detailed router design. 3.289058s wall, 3.234375s user + 0.046875s system = 3.281250s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 58760, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 2.649824s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (98.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 58680, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.022748s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.4%)

PHY-1001 : Current memory(MB): used = 756, reserve = 743, peak = 756.
PHY-1001 : End phase 1; 2.681748s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (98.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 70% nets.
PHY-1022 : len = 1.92866e+06, over cnt = 95(0%), over = 95, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 762, reserve = 748, peak = 762.
PHY-1001 : End initial routed; 27.749412s wall, 35.890625s user + 0.250000s system = 36.140625s CPU (130.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5901(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.965292s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 770, reserve = 757, peak = 770.
PHY-1001 : End phase 2; 28.714765s wall, 36.859375s user + 0.250000s system = 37.109375s CPU (129.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.92866e+06, over cnt = 95(0%), over = 95, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.025412s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.92502e+06, over cnt = 33(0%), over = 33, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.384930s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (105.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.92476e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.117747s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.92446e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.129543s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.92438e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.071856s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5901(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.008069s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (99.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 34 feed throughs used by 20 nets
PHY-1001 : End commit to database; 1.183717s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 817, reserve = 805, peak = 817.
PHY-1001 : End phase 3; 3.081825s wall, 3.109375s user + 0.000000s system = 3.109375s CPU (100.9%)

PHY-1003 : Routed, final wirelength = 1.92438e+06
PHY-1001 : Current memory(MB): used = 818, reserve = 806, peak = 818.
PHY-1001 : End export database. 0.024190s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.2%)

PHY-1001 : End detail routing;  38.038909s wall, 46.078125s user + 0.328125s system = 46.406250s CPU (122.0%)

RUN-1003 : finish command "route" in  40.077148s wall, 48.437500s user + 0.437500s system = 48.875000s CPU (122.0%)

RUN-1004 : used memory is 775 MB, reserved memory is 763 MB, peak memory is 818 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        29
  #input                   17
  #output                  12
  #inout                    0

Utilization Statistics
#lut                     7506   out of  19600   38.30%
#reg                     1203   out of  19600    6.14%
#le                      8024
  #lut only              6821   out of   8024   85.01%
  #reg only               518   out of   8024    6.46%
  #lut&reg                685   out of   8024    8.54%
#dsp                        7   out of     29   24.14%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       29   out of    188   15.43%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      557
#2        ad0_clk_dup_1                   GCLK               mslice             fre/ref_door_cnt_b[26]_syn_55.f0            55
#3        csget/mcu_write_start_n         GCLK               lslice             fre/reg9_syn_297.f1                         43
#4        fre/clk_ext                     GCLK               lslice             fre/clk_ext_syn_7.f1                        29
#5        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    22
#6        dac/u_da_wave_send/clk          GCLK               pll                pll_clk/pll_inst.clkc1                      7
#7        ad1_clk_dup_1                   GCLK               pll                pll_clk/pll_inst.clkc2                      5
#8        f_div2/clk                      GCLK               lslice             fre/data_fx_b_n4127_syn_93.q0               3
#9        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#10       fx_clk_dup_1                    GeneralRouting     io                 fx_clk_syn_2.di                             1
#11       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#12       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      IREG    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |8024   |4936    |2570    |1214    |9       |7       |
|  ad_delay                |ad_delay_module                        |53     |34      |19      |35      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |0      |0       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |1      |0       |0       |1       |0       |0       |
|  dac                     |DA_top_module                          |11     |6       |5       |9       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |11     |6       |5       |9       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  f_div2                  |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  fifo                    |fifo_module                            |205    |119     |32      |165     |8       |0       |
|    fifo_generator_0_u    |FIFO                                   |151    |93      |32      |111     |8       |0       |
|      ram_inst            |ram_infer_FIFO                         |0      |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |34     |19      |0       |34      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |47     |41      |0       |47      |0       |0       |
|  fre                     |get_fre                                |6764   |4223    |2078    |888     |0       |7       |
|  mux                     |mux2_module                            |82     |76      |6       |73      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  pulse_get               |pulse                                  |18     |9       |9       |0       |0       |0       |
|  spi_slave               |SPI_slave_module                       |50     |42      |8       |19      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5770  
    #2          2       344   
    #3          3       2018  
    #4          4        14   
    #5        5-10       15   
    #6        11-50      70   
    #7       51-100      54   
    #8       101-500     29   
  Average     2.66            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.447312s wall, 2.406250s user + 0.015625s system = 2.421875s CPU (167.3%)

RUN-1004 : used memory is 776 MB, reserved memory is 764 MB, peak memory is 831 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 31232, tnet num: 8358, tinst num: 4128, tnode num: 34021, tedge num: 55032.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8358 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 12 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 
		ad0_clk_syn_6
		ad1_clk_dup_1
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_da_wave_send/clk
		dac/u_rom_256x8b/clka
		f_div2/clk_syn_4
		fifo/fifo_generator_0_u/clkr
		fre/clk_ext_syn_3
		fx_clk_dup_1
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: fbad60c6debaf2a743d62dceaacd744ca2dc3b60e5cee8ed4abf5abb98f9b79e -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4128
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8360, pip num: 90646
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 34
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3109 valid insts, and 278515 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  8.845670s wall, 113.796875s user + 0.078125s system = 113.875000s CPU (1287.4%)

RUN-1004 : used memory is 826 MB, reserved memory is 823 MB, peak memory is 987 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240707_215511.log"
