# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RAM_8x8.srcs/sources_1/new/RAM_8x8.vhd" \
"../../../../RAM_8x8.srcs/sim_1/new/RAM_8x8_tb.vhd" \

# Do not sort compile order
nosort
