Violated 1301: no Escape should be used on < clock1 >.
Violated 1127: signal name "clock1" does not match to regular expression s_.
Violated 1301: no Escape should be used on < clock2 >.
Violated 1127: signal name "clock2" does not match to regular expression s_.
Violated 1301: no Escape should be used on < data >.
Violated 1127: signal name "data" does not match to regular expression s_.
Violated 1301: no Escape should be used on < y1 >.
Violated 1127: signal name "y1" does not match to regular expression s_.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < y2 >.
Violated 1097: violation as Direct Connection from Input "data" to Output "y2".
Violated 1127: signal name "y2" does not match to regular expression s_.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1003: Clock signals "test.clock2" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1095: Clock Signal "clock2" Used as Data Input.
Violated 1168: register ouput name "y2" does not match to regular expression .*_r.
Violated 1168: register ouput name "y1" does not match to regular expression .*_r.
Violated 1169: register Input name "data" does not match to regular expression .*_nxt.
Violated 1169: register Input name "clock2" does not match to regular expression .*_nxt.
Violated 1149: No Set or Reset Signal only Clock "clock2".
Violated 1147: State register name "y2" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "data" not in library.
Violated 1199: next register name "data" does not match to regular expression .*_ns.
Violated 1211: the clock generate circuit should be separated in different module.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1003: Clock signals "test.clock1" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1102: more than one clock signal in a module.
Violated 1145: Mutiple Clock Source Not Recommended.
Violated 1168: register ouput name "y1" does not match to regular expression .*_r.
Violated 1169: register Input name "clock2" does not match to regular expression .*_nxt.
Violated 1149: No Set or Reset Signal only Clock "clock1".
Violated 1147: State register name "y1" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "clock2" not in library.
Violated 1199: next register name "clock2" does not match to regular expression .*_ns.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1138: module name "test" does not match to regular expression .*_module.
Violated 1255: comment is not found following port declaration input clock2, clock1, data; 
Violated 1255: comment is not found following port declaration output y1, y2; 
Violated 1257: signals should be declared one per line with a comment at the end clock2. File: 1095_Clock_Signal_Used_as_Data_Input.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end data. File: 1095_Clock_Signal_Used_as_Data_Input.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end y1. File: 1095_Clock_Signal_Used_as_Data_Input.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end y2. File: 1095_Clock_Signal_Used_as_Data_Input.v , Line: 0
Violated 1325: Only one statement is allowed per line.
Violated 1307: no comment is found before always
Violated 1269: comment should be on < endmodule >
Violated 1238: 
Violated 1239: 
TOTAL NUMBER OF VIOLATIONS ARE: 49.