// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IF(	// @[src/main/scala/stages/IF/IF.scala:33:7]
  input         clock,	// @[src/main/scala/stages/IF/IF.scala:33:7]
                reset,	// @[src/main/scala/stages/IF/IF.scala:33:7]
                io_from_valid,	// @[src/main/scala/stages/IF/IF.scala:34:14]
                io_to_ready,	// @[src/main/scala/stages/IF/IF.scala:34:14]
  output        io_to_valid,	// @[src/main/scala/stages/IF/IF.scala:34:14]
  output [31:0] io_to_bits_pc,	// @[src/main/scala/stages/IF/IF.scala:34:14]
                io_to_bits_inst,	// @[src/main/scala/stages/IF/IF.scala:34:14]
  output        io_to_bits_this_exc,	// @[src/main/scala/stages/IF/IF.scala:34:14]
  output [5:0]  io_to_bits_exc_type,	// @[src/main/scala/stages/IF/IF.scala:34:14]
  input         io_exc_bus_en,	// @[src/main/scala/stages/IF/IF.scala:34:14]
  input  [31:0] io_exc_bus_pc,	// @[src/main/scala/stages/IF/IF.scala:34:14]
  input         io_br_bus_br_taken,	// @[src/main/scala/stages/IF/IF.scala:34:14]
  input  [31:0] io_br_bus_br_target,	// @[src/main/scala/stages/IF/IF.scala:34:14]
  output        io_inst_sram_en,	// @[src/main/scala/stages/IF/IF.scala:34:14]
  output [31:0] io_inst_sram_addr,	// @[src/main/scala/stages/IF/IF.scala:34:14]
  input  [31:0] io_inst_sram_rdata	// @[src/main/scala/stages/IF/IF.scala:34:14]
);

  reg         info_valid;	// @[src/main/scala/config/Configs.scala:40:24]
  wire        io_from_ready = ~info_valid | io_to_ready;	// @[src/main/scala/config/Configs.scala:40:24, :43:{16,23}]
  wire        _io_inst_sram_en_T = io_from_valid & io_from_ready;	// @[src/main/scala/config/Configs.scala:43:23, :48:18]
  reg  [31:0] fs_pc;	// @[src/main/scala/stages/IF/IF.scala:44:24]
  wire [31:0] _next_pc_T = fs_pc + 32'h4;	// @[src/main/scala/stages/IF/IF.scala:44:24, :45:102]
  always @(posedge clock) begin	// @[src/main/scala/stages/IF/IF.scala:33:7]
    if (reset) begin	// @[src/main/scala/stages/IF/IF.scala:33:7]
      info_valid <= 1'h0;	// @[src/main/scala/config/Configs.scala:40:24]
      fs_pc <= 32'h1BFFFFFC;	// @[src/main/scala/stages/IF/IF.scala:44:24]
    end
    else begin	// @[src/main/scala/stages/IF/IF.scala:33:7]
      if (io_from_ready)	// @[src/main/scala/config/Configs.scala:43:23]
        info_valid <= io_from_valid;	// @[src/main/scala/config/Configs.scala:40:24]
      if (_io_inst_sram_en_T | io_exc_bus_en) begin	// @[src/main/scala/config/Configs.scala:48:18, src/main/scala/stages/IF/IF.scala:49:41]
        if (io_exc_bus_en)	// @[src/main/scala/stages/IF/IF.scala:34:14]
          fs_pc <= io_exc_bus_pc;	// @[src/main/scala/stages/IF/IF.scala:44:24]
        else if (io_br_bus_br_taken)	// @[src/main/scala/stages/IF/IF.scala:34:14]
          fs_pc <= io_br_bus_br_target;	// @[src/main/scala/stages/IF/IF.scala:44:24]
        else	// @[src/main/scala/stages/IF/IF.scala:34:14]
          fs_pc <= _next_pc_T;	// @[src/main/scala/stages/IF/IF.scala:44:24, :45:102]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/IF/IF.scala:33:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/IF/IF.scala:33:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/IF/IF.scala:33:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:10];	// @[src/main/scala/stages/IF/IF.scala:33:7]
    initial begin	// @[src/main/scala/stages/IF/IF.scala:33:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/IF/IF.scala:33:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/IF/IF.scala:33:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/IF/IF.scala:33:7]
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/IF/IF.scala:33:7]
        end	// @[src/main/scala/stages/IF/IF.scala:33:7]
        info_valid = _RANDOM[4'h9][27];	// @[src/main/scala/config/Configs.scala:40:24, src/main/scala/stages/IF/IF.scala:33:7]
        fs_pc = {_RANDOM[4'h9][31:28], _RANDOM[4'hA][27:0]};	// @[src/main/scala/config/Configs.scala:40:24, src/main/scala/stages/IF/IF.scala:33:7, :44:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/IF/IF.scala:33:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/IF/IF.scala:33:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_to_valid = ~io_br_bus_br_taken & info_valid;	// @[src/main/scala/config/Configs.scala:40:24, :44:13, src/main/scala/stages/IF/IF.scala:33:7, :46:28, :47:17]
  assign io_to_bits_pc = fs_pc;	// @[src/main/scala/stages/IF/IF.scala:33:7, :44:24]
  assign io_to_bits_inst = io_inst_sram_rdata;	// @[src/main/scala/stages/IF/IF.scala:33:7]
  assign io_to_bits_this_exc = |(fs_pc[1:0]);	// @[src/main/scala/stages/IF/IF.scala:33:7, :44:24, :53:{23,30}]
  assign io_to_bits_exc_type = (|(fs_pc[1:0])) ? 6'h8 : 6'h25;	// @[src/main/scala/stages/IF/IF.scala:33:7, :44:24, :53:{23,30}, :57:20, :61:21, :62:22]
  assign io_inst_sram_en = _io_inst_sram_en_T | io_exc_bus_en;	// @[src/main/scala/config/Configs.scala:48:18, src/main/scala/stages/IF/IF.scala:33:7, :67:58]
  assign io_inst_sram_addr =
    io_exc_bus_en ? io_exc_bus_pc : io_br_bus_br_taken ? io_br_bus_br_target : _next_pc_T;	// @[src/main/scala/stages/IF/IF.scala:33:7, :45:{20,54,102}]
endmodule

module REG(	// @[src/main/scala/stages/ID/REG.scala:16:7]
  input         clock,	// @[src/main/scala/stages/ID/REG.scala:16:7]
                reset,	// @[src/main/scala/stages/ID/REG.scala:16:7]
  input  [4:0]  io_raddr1,	// @[src/main/scala/stages/ID/REG.scala:17:14]
                io_raddr2,	// @[src/main/scala/stages/ID/REG.scala:17:14]
  output [31:0] io_rdata1,	// @[src/main/scala/stages/ID/REG.scala:17:14]
                io_rdata2,	// @[src/main/scala/stages/ID/REG.scala:17:14]
  input         io_rf_bus_we,	// @[src/main/scala/stages/ID/REG.scala:17:14]
  input  [13:0] io_rf_bus_waddr,	// @[src/main/scala/stages/ID/REG.scala:17:14]
  input  [31:0] io_rf_bus_wdata	// @[src/main/scala/stages/ID/REG.scala:17:14]
);

  reg  [31:0] rf_0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_1;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_2;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_3;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_4;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_5;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_6;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_7;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_8;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_9;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_10;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_11;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_12;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_13;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_14;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_15;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_16;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_17;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_18;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_19;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_20;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_21;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_22;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_23;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_24;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_25;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_26;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_27;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_28;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_29;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_30;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] rf_31;	// @[src/main/scala/stages/ID/REG.scala:19:19]
  reg  [31:0] casez_tmp;	// @[src/main/scala/stages/ID/REG.scala:25:19]
  always_comb begin	// @[src/main/scala/stages/ID/REG.scala:25:19]
    casez (io_raddr1)	// @[src/main/scala/stages/ID/REG.scala:25:19]
      5'b00000:
        casez_tmp = rf_0;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00001:
        casez_tmp = rf_1;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00010:
        casez_tmp = rf_2;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00011:
        casez_tmp = rf_3;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00100:
        casez_tmp = rf_4;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00101:
        casez_tmp = rf_5;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00110:
        casez_tmp = rf_6;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00111:
        casez_tmp = rf_7;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01000:
        casez_tmp = rf_8;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01001:
        casez_tmp = rf_9;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01010:
        casez_tmp = rf_10;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01011:
        casez_tmp = rf_11;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01100:
        casez_tmp = rf_12;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01101:
        casez_tmp = rf_13;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01110:
        casez_tmp = rf_14;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01111:
        casez_tmp = rf_15;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10000:
        casez_tmp = rf_16;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10001:
        casez_tmp = rf_17;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10010:
        casez_tmp = rf_18;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10011:
        casez_tmp = rf_19;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10100:
        casez_tmp = rf_20;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10101:
        casez_tmp = rf_21;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10110:
        casez_tmp = rf_22;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10111:
        casez_tmp = rf_23;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11000:
        casez_tmp = rf_24;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11001:
        casez_tmp = rf_25;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11010:
        casez_tmp = rf_26;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11011:
        casez_tmp = rf_27;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11100:
        casez_tmp = rf_28;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11101:
        casez_tmp = rf_29;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11110:
        casez_tmp = rf_30;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      default:
        casez_tmp = rf_31;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
    endcase	// @[src/main/scala/stages/ID/REG.scala:25:19]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/stages/ID/REG.scala:26:19]
  always_comb begin	// @[src/main/scala/stages/ID/REG.scala:25:19]
    casez (io_raddr2)	// @[src/main/scala/stages/ID/REG.scala:25:19]
      5'b00000:
        casez_tmp_0 = rf_0;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00001:
        casez_tmp_0 = rf_1;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00010:
        casez_tmp_0 = rf_2;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00011:
        casez_tmp_0 = rf_3;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00100:
        casez_tmp_0 = rf_4;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00101:
        casez_tmp_0 = rf_5;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00110:
        casez_tmp_0 = rf_6;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b00111:
        casez_tmp_0 = rf_7;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01000:
        casez_tmp_0 = rf_8;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01001:
        casez_tmp_0 = rf_9;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01010:
        casez_tmp_0 = rf_10;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01011:
        casez_tmp_0 = rf_11;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01100:
        casez_tmp_0 = rf_12;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01101:
        casez_tmp_0 = rf_13;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01110:
        casez_tmp_0 = rf_14;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b01111:
        casez_tmp_0 = rf_15;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10000:
        casez_tmp_0 = rf_16;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10001:
        casez_tmp_0 = rf_17;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10010:
        casez_tmp_0 = rf_18;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10011:
        casez_tmp_0 = rf_19;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10100:
        casez_tmp_0 = rf_20;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10101:
        casez_tmp_0 = rf_21;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10110:
        casez_tmp_0 = rf_22;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b10111:
        casez_tmp_0 = rf_23;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11000:
        casez_tmp_0 = rf_24;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11001:
        casez_tmp_0 = rf_25;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11010:
        casez_tmp_0 = rf_26;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11011:
        casez_tmp_0 = rf_27;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11100:
        casez_tmp_0 = rf_28;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11101:
        casez_tmp_0 = rf_29;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      5'b11110:
        casez_tmp_0 = rf_30;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
      default:
        casez_tmp_0 = rf_31;	// @[src/main/scala/stages/ID/REG.scala:19:19, :25:19]
    endcase	// @[src/main/scala/stages/ID/REG.scala:25:19]
  end // always_comb
  wire        _GEN = io_rf_bus_we & (|(io_rf_bus_waddr[4:0]));	// @[src/main/scala/stages/ID/REG.scala:21:{21,39,46}]
  always @(posedge clock) begin	// @[src/main/scala/stages/ID/REG.scala:16:7]
    if (reset) begin	// @[src/main/scala/stages/ID/REG.scala:16:7]
      rf_0 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_1 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_2 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_3 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_4 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_5 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_6 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_7 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_8 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_9 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_10 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_11 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_12 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_13 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_14 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_15 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_16 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_17 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_18 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_19 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_20 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_21 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_22 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_23 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_24 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_25 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_26 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_27 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_28 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_29 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_30 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      rf_31 <= 32'h0;	// @[src/main/scala/stages/ID/REG.scala:19:19]
    end
    else begin	// @[src/main/scala/stages/ID/REG.scala:16:7]
      if (_GEN & ~(|(io_rf_bus_waddr[4:0])))	// @[src/main/scala/stages/ID/REG.scala:19:19, :21:{21,39,46,55}, :22:31]
        rf_0 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_1 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h2)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_2 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h3)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_3 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h4)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_4 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h5)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_5 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h6)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_6 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h7)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_7 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h8)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_8 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h9)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_9 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hA)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_10 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hB)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_11 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hC)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_12 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hD)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_13 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hE)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_14 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'hF)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_15 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h10)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_16 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h11)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_17 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h12)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_18 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h13)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_19 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h14)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_20 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h15)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_21 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h16)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_22 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h17)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_23 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h18)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_24 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h19)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_25 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1A)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_26 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1B)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_27 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1C)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_28 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1D)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_29 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & io_rf_bus_waddr[4:0] == 5'h1E)	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19, :21:{21,39,55}, :22:31]
        rf_30 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
      if (_GEN & (&(io_rf_bus_waddr[4:0])))	// @[src/main/scala/stages/ID/REG.scala:19:19, :21:{21,39,55}, :22:31]
        rf_31 <= io_rf_bus_wdata;	// @[src/main/scala/stages/ID/REG.scala:19:19]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/ID/REG.scala:16:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/ID/REG.scala:16:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/ID/REG.scala:16:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:31];	// @[src/main/scala/stages/ID/REG.scala:16:7]
    initial begin	// @[src/main/scala/stages/ID/REG.scala:16:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/ID/REG.scala:16:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/ID/REG.scala:16:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/ID/REG.scala:16:7]
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// @[src/main/scala/stages/ID/REG.scala:16:7]
        end	// @[src/main/scala/stages/ID/REG.scala:16:7]
        rf_0 = _RANDOM[5'h0];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_1 = _RANDOM[5'h1];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_2 = _RANDOM[5'h2];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_3 = _RANDOM[5'h3];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_4 = _RANDOM[5'h4];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_5 = _RANDOM[5'h5];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_6 = _RANDOM[5'h6];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_7 = _RANDOM[5'h7];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_8 = _RANDOM[5'h8];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_9 = _RANDOM[5'h9];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_10 = _RANDOM[5'hA];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_11 = _RANDOM[5'hB];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_12 = _RANDOM[5'hC];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_13 = _RANDOM[5'hD];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_14 = _RANDOM[5'hE];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_15 = _RANDOM[5'hF];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_16 = _RANDOM[5'h10];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_17 = _RANDOM[5'h11];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_18 = _RANDOM[5'h12];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_19 = _RANDOM[5'h13];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_20 = _RANDOM[5'h14];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_21 = _RANDOM[5'h15];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_22 = _RANDOM[5'h16];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_23 = _RANDOM[5'h17];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_24 = _RANDOM[5'h18];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_25 = _RANDOM[5'h19];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_26 = _RANDOM[5'h1A];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_27 = _RANDOM[5'h1B];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_28 = _RANDOM[5'h1C];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_29 = _RANDOM[5'h1D];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_30 = _RANDOM[5'h1E];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
        rf_31 = _RANDOM[5'h1F];	// @[src/main/scala/stages/ID/REG.scala:16:7, :19:19]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/ID/REG.scala:16:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/ID/REG.scala:16:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdata1 = io_raddr1 == 5'h0 ? 32'h0 : casez_tmp;	// @[src/main/scala/stages/ID/REG.scala:16:7, :25:{19,30}]
  assign io_rdata2 = io_raddr2 == 5'h0 ? 32'h0 : casez_tmp_0;	// @[src/main/scala/stages/ID/REG.scala:16:7, :26:{19,30}]
endmodule

module ID(	// @[src/main/scala/stages/ID/ID.scala:36:7]
  input         clock,	// @[src/main/scala/stages/ID/ID.scala:36:7]
                reset,	// @[src/main/scala/stages/ID/ID.scala:36:7]
  output        io_from_ready,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  input         io_from_valid,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  input  [31:0] io_from_bits_pc,	// @[src/main/scala/stages/ID/ID.scala:37:14]
                io_from_bits_inst,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  input         io_from_bits_this_exc,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  input  [5:0]  io_from_bits_exc_type,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  input         io_to_ready,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output        io_to_valid,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [31:0] io_to_bits_pc,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [3:0]  io_to_bits_func_type,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [9:0]  io_to_bits_op_type,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output        io_to_bits_is_wf,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [4:0]  io_to_bits_dest,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [31:0] io_to_bits_rkd_value,	// @[src/main/scala/stages/ID/ID.scala:37:14]
                io_to_bits_src1,	// @[src/main/scala/stages/ID/ID.scala:37:14]
                io_to_bits_src2,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output        io_to_bits_this_exc,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [5:0]  io_to_bits_exc_type,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output        io_to_bits_csr_we,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [31:0] io_to_bits_csr_mask,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [13:0] io_to_bits_csr_addr,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [31:0] io_to_bits_csr_val,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  input         io_flush_en,	// @[src/main/scala/stages/ID/ID.scala:37:14]
                io_has_exc,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [4:0]  io_ds_reg_info_addr_0,	// @[src/main/scala/stages/ID/ID.scala:37:14]
                io_ds_reg_info_addr_1,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [13:0] io_ds_reg_info_csr_addr,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [31:0] io_ds_reg_info_ini_data_0,	// @[src/main/scala/stages/ID/ID.scala:37:14]
                io_ds_reg_info_ini_data_1,	// @[src/main/scala/stages/ID/ID.scala:37:14]
                io_ds_reg_info_csr_ini_data,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  input  [31:0] io_ds_reg_data_data_0,	// @[src/main/scala/stages/ID/ID.scala:37:14]
                io_ds_reg_data_data_1,	// @[src/main/scala/stages/ID/ID.scala:37:14]
                io_ds_reg_data_csr_val,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output        io_csr_re,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [13:0] io_csr_raddr,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  input  [31:0] io_csr_rdata,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  input         io_rf_bus_we,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  input  [13:0] io_rf_bus_waddr,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  input  [31:0] io_rf_bus_wdata,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output        io_br_bus_br_taken,	// @[src/main/scala/stages/ID/ID.scala:37:14]
  output [31:0] io_br_bus_br_target	// @[src/main/scala/stages/ID/ID.scala:37:14]
);

  reg  [31:0] info_pc;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_inst;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_this_exc;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [5:0]  info_exc_type;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_valid;	// @[src/main/scala/config/Configs.scala:40:24]
  wire        io_from_ready_0 = ~info_valid | io_to_ready;	// @[src/main/scala/config/Configs.scala:40:24, :43:{16,23}]
  wire        _GEN = info_inst[31:15] == 17'h20;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_0 = info_inst[31:15] == 17'h22;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_1 = info_inst[31:15] == 17'h24;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_2 = info_inst[31:15] == 17'h25;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_3 = info_inst[31:15] == 17'h28;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_4 = info_inst[31:15] == 17'h29;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_5 = info_inst[31:22] == 10'hD;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_6 = info_inst[31:15] == 17'h2A;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_7 = info_inst[31:22] == 10'hE;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_8 = info_inst[31:15] == 17'h2B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_9 = info_inst[31:22] == 10'hF;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_10 = info_inst[31:15] == 17'h2E;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_11 = info_inst[31:15] == 17'h81;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_12 = info_inst[31:15] == 17'h2F;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_13 = info_inst[31:15] == 17'h89;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_14 = info_inst[31:15] == 17'h30;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_15 = info_inst[31:15] == 17'h91;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_16 = info_inst[31:22] == 10'hA;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_17 = info_inst[31:22] == 10'hA2;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_18 = info_inst[31:22] == 10'hA1;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_19 = info_inst[31:22] == 10'hA0;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_20 = info_inst[31:22] == 10'hA8;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_21 = info_inst[31:22] == 10'hA9;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_22 = info_inst[31:22] == 10'hA6;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_23 = info_inst[31:22] == 10'hA5;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_24 = info_inst[31:22] == 10'hA4;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_25 = info_inst[31:26] == 6'h13;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_26 = info_inst[31:26] == 6'h14;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_27 = info_inst[31:26] == 6'h15;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_28 = info_inst[31:26] == 6'h16;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_29 = info_inst[31:26] == 6'h17;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_30 = info_inst[31:26] == 6'h18;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_31 = info_inst[31:26] == 6'h1A;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_32 = info_inst[31:26] == 6'h19;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_33 = info_inst[31:26] == 6'h1B;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_34 = info_inst[31:25] == 7'hA;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_35 = info_inst[31:25] == 7'hE;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_36 = info_inst[31:22] == 10'h8;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_37 = info_inst[31:22] == 10'h9;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_38 = info_inst[31:15] == 17'h40;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_39 = info_inst[31:15] == 17'h42;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_40 = info_inst[31:15] == 17'h38;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_41 = info_inst[31:15] == 17'h39;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_42 = info_inst[31:15] == 17'h3A;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_43 = info_inst[31:15] == 17'h41;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_44 = info_inst[31:15] == 17'h43;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_45 = info_inst[31:15] == 17'h56;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_46 = info_inst[31:15] == 17'h54;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire [12:0] _GEN_47 = {info_inst[31:24], info_inst[9:5]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_48 = _GEN_47 == 13'h80;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_49 = _GEN_47 == 13'h81;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38]
  wire        _GEN_50 = info_inst[31:24] == 8'h4;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_51 = info_inst == 32'h6483800;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24]
  wire        _GEN_52 = _GEN_48 | _GEN_49 | _GEN_50;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_53 = _GEN_45 | _GEN_46;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_54 = _GEN_43 | _GEN_44;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_55 = _GEN_38 | _GEN_39 | _GEN_40 | _GEN_41 | _GEN_42 | _GEN_54;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_56 = _GEN_36 | _GEN_37;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_57 = _GEN_28 | _GEN_29 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_58 = _GEN_22 | _GEN_23 | _GEN_24;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_59 = _GEN_17 | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21 | _GEN_58;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_60 = _GEN_16 | _GEN_59;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_61 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_62 = _GEN_34 | _GEN_35 | _GEN_56;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [3:0]  func_type =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8
    | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15 | _GEN_16
      ? 4'h1
      : _GEN_59
          ? 4'h2
          : _GEN_25 | _GEN_26 | _GEN_27 | _GEN_57
              ? 4'h0
              : _GEN_62
                  ? 4'h1
                  : _GEN_38 | _GEN_39
                      ? 4'h3
                      : _GEN_40 | _GEN_41 | _GEN_42
                          ? 4'h4
                          : _GEN_54
                              ? 4'h3
                              : _GEN_53 | ~(_GEN_52 | ~_GEN_51) ? 4'h8 : 4'h7;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/stages/ID/ID.scala:36:7]
  wire [5:0]  op_type =
    _GEN
      ? 6'h20
      : _GEN_0
          ? 6'h22
          : _GEN_1
              ? 6'h23
              : _GEN_2
                  ? 6'h24
                  : _GEN_3
                      ? 6'h26
                      : _GEN_4 | _GEN_5
                          ? 6'h25
                          : _GEN_6 | _GEN_7
                              ? 6'h27
                              : _GEN_8 | _GEN_9
                                  ? 6'h28
                                  : _GEN_10 | _GEN_11
                                      ? 6'h29
                                      : _GEN_12 | _GEN_13
                                          ? 6'h2A
                                          : _GEN_14 | _GEN_15
                                              ? 6'h2B
                                              : _GEN_16
                                                  ? 6'h20
                                                  : _GEN_17
                                                      ? 6'hC
                                                      : _GEN_18
                                                          ? 6'hB
                                                          : _GEN_19
                                                              ? 6'h9
                                                              : _GEN_20
                                                                  ? 6'h8
                                                                  : _GEN_21
                                                                      ? 6'hA
                                                                      : _GEN_22
                                                                          ? 6'h0
                                                                          : _GEN_23
                                                                              ? 6'h1
                                                                              : _GEN_24
                                                                                  ? 6'h2
                                                                                  : _GEN_25
                                                                                      ? 6'h20
                                                                                      : _GEN_26
                                                                                          ? 6'h0
                                                                                          : _GEN_27
                                                                                              ? 6'h20
                                                                                              : _GEN_28
                                                                                                  ? 6'h1
                                                                                                  : _GEN_29
                                                                                                      ? 6'h2
                                                                                                      : _GEN_30
                                                                                                          ? 6'h3
                                                                                                          : _GEN_31
                                                                                                              ? 6'h5
                                                                                                              : _GEN_32
                                                                                                                  ? 6'h4
                                                                                                                  : _GEN_33
                                                                                                                      ? 6'h6
                                                                                                                      : _GEN_34
                                                                                                                          ? 6'h2C
                                                                                                                          : _GEN_35
                                                                                                                              ? 6'h20
                                                                                                                              : _GEN_36
                                                                                                                                  ? 6'h23
                                                                                                                                  : _GEN_37
                                                                                                                                      ? 6'h24
                                                                                                                                      : _GEN_38
                                                                                                                                          ? 6'h3
                                                                                                                                          : _GEN_39
                                                                                                                                              ? 6'h2
                                                                                                                                              : _GEN_40
                                                                                                                                                  ? 6'h0
                                                                                                                                                  : _GEN_41
                                                                                                                                                      ? 6'h2
                                                                                                                                                      : _GEN_42
                                                                                                                                                          ? 6'h3
                                                                                                                                                          : _GEN_43
                                                                                                                                                              ? 6'h1
                                                                                                                                                              : _GEN_44
                                                                                                                                                                | _GEN_45
                                                                                                                                                                  ? 6'h0
                                                                                                                                                                  : _GEN_46
                                                                                                                                                                      ? 6'h2
                                                                                                                                                                      : _GEN_48
                                                                                                                                                                          ? 6'h0
                                                                                                                                                                          : _GEN_49
                                                                                                                                                                              ? 6'h1
                                                                                                                                                                              : _GEN_50
                                                                                                                                                                                  ? 6'h2
                                                                                                                                                                                  : _GEN_51
                                                                                                                                                                                      ? 6'h1
                                                                                                                                                                                      : 6'h3F;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/ID/ID.scala:55:46, :57:46]
  wire        _GEN_63 = _GEN_36 | _GEN_37 | _GEN_55;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire        _GEN_64 =
    _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [2:0]  _GEN_65 = _GEN_51 ? 3'h0 : 3'h7;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39]
  wire [2:0]  src_type2 =
    _GEN_61
      ? 3'h2
      : _GEN_5
          ? 3'h6
          : _GEN_6
              ? 3'h2
              : _GEN_7
                  ? 3'h6
                  : _GEN_8
                      ? 3'h2
                      : _GEN_9
                          ? 3'h6
                          : _GEN_10
                              ? 3'h2
                              : _GEN_11
                                  ? 3'h5
                                  : _GEN_12
                                      ? 3'h2
                                      : _GEN_13
                                          ? 3'h5
                                          : _GEN_14
                                              ? 3'h2
                                              : _GEN_64
                                                  ? 3'h5
                                                  : _GEN_58
                                                      ? 3'h7
                                                      : _GEN_25
                                                          ? 3'h0
                                                          : _GEN_26
                                                              ? 3'h2
                                                              : _GEN_27
                                                                  ? 3'h0
                                                                  : _GEN_57
                                                                      ? 3'h3
                                                                      : _GEN_62
                                                                          ? 3'h5
                                                                          : _GEN_55
                                                                              ? 3'h2
                                                                              : _GEN_53
                                                                                  ? 3'h0
                                                                                  : _GEN_52
                                                                                      ? 3'h3
                                                                                      : _GEN_65;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/config/Configs.scala:89:28]
  wire        _exception_T_9 = func_type == 4'h8;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:36:7, :55:18]
  wire        _to_info_csr_we_T_2 = op_type == 6'h2;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:55:46]
  wire        _to_info_csr_we_T_1 = op_type == 6'h1;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:57:46]
  wire [5:0]  exception =
    (&op_type) & (|info_pc)
      ? 6'hD
      : _exception_T_9 & _to_info_csr_we_T_2
          ? 6'hC
          : _exception_T_9 & op_type == 6'h0
              ? 6'hB
              : _exception_T_9 & _to_info_csr_we_T_1 ? 6'h26 : 6'h25;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/ID/ID.scala:54:{16,32,43}, :55:{18,35,46}, :56:{35,46}, :57:{35,46}]
  wire        _to_info_src2_T_4 = src_type2 == 3'h6;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:66:13]
  reg  [31:0] casez_tmp;	// @[src/main/scala/config/Configs.scala:89:28]
  wire [3:0]  inst_type =
    _GEN_61
      ? 4'h3
      : _GEN_5
          ? 4'h1
          : _GEN_6
              ? 4'h3
              : _GEN_7
                  ? 4'h1
                  : _GEN_8
                      ? 4'h3
                      : _GEN_9
                          ? 4'h1
                          : _GEN_10
                              ? 4'h3
                              : _GEN_11
                                  ? 4'h9
                                  : _GEN_12
                                      ? 4'h3
                                      : _GEN_13
                                          ? 4'h9
                                          : _GEN_14
                                              ? 4'h3
                                              : _GEN_15
                                                  ? 4'h9
                                                  : _GEN_60
                                                      ? 4'h1
                                                      : _GEN_25
                                                          ? 4'h6
                                                          : _GEN_26 | _GEN_27
                                                              ? 4'h8
                                                              : _GEN_57
                                                                  ? 4'h6
                                                                  : _GEN_34 | _GEN_35
                                                                      ? 4'h7
                                                                      : _GEN_56
                                                                          ? 4'h1
                                                                          : _GEN_55
                                                                              ? 4'h3
                                                                              : _GEN_53
                                                                                  ? 4'hC
                                                                                  : _GEN_52
                                                                                      ? 4'hE
                                                                                      : {2'h0,
                                                                                         {2{_GEN_51}}};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/stages/ID/ID.scala:36:7]
  wire [31:0] _GEN_66 = {24'h0, inst_type == 4'h0 ? info_inst[17:10] : 8'h0};	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/ID/ID.scala:36:7, :67:25]
  wire [31:0] _GEN_67 = {18'h0, info_inst[23:10]};	// @[src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/ID/ID.scala:69:25]
  always_comb begin	// @[src/main/scala/config/Configs.scala:89:28]
    casez (inst_type)	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:89:28]
      4'b0000:
        casez_tmp = _GEN_66;	// @[src/main/scala/config/Configs.scala:89:28]
      4'b0001:
        casez_tmp = {_to_info_src2_T_4 ? 20'h0 : {20{info_inst[21]}}, info_inst[21:10]};	// @[src/main/scala/config/Configs.scala:39:24, :56:20, :57:{44,49}, :62:44, :66:{8,13}, :89:28, src/main/scala/stages/ID/ID.scala:68:32]
      4'b0010:
        casez_tmp = _GEN_66;	// @[src/main/scala/config/Configs.scala:89:28]
      4'b0011:
        casez_tmp = _GEN_66;	// @[src/main/scala/config/Configs.scala:89:28]
      4'b0100:
        casez_tmp = _GEN_66;	// @[src/main/scala/config/Configs.scala:89:28]
      4'b0101:
        casez_tmp = _GEN_67;	// @[src/main/scala/config/Configs.scala:89:28]
      4'b0110:
        casez_tmp =
          {_to_info_src2_T_4 ? 14'h0 : {14{info_inst[25]}}, info_inst[25:10], 2'h0};	// @[src/main/scala/config/Configs.scala:39:24, :56:20, :57:{44,49}, :62:44, :66:{8,13}, :89:28, src/main/scala/stages/ID/ID.scala:70:36]
      4'b0111:
        casez_tmp = {info_inst[24:5], 12'h0};	// @[src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/ID/ID.scala:71:{31,36}]
      4'b1000:
        casez_tmp = {{4{info_inst[9]}}, info_inst[9:0], info_inst[25:10], 2'h0};	// @[src/main/scala/config/Configs.scala:39:24, :56:20, :57:{44,49}, :89:28, src/main/scala/stages/ID/ID.scala:70:36, :72:42]
      4'b1001:
        casez_tmp = {27'h0, info_inst[14:10]};	// @[src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/ID/ID.scala:73:25]
      4'b1010:
        casez_tmp = {26'h0, info_inst[15:10]};	// @[src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/ID/ID.scala:74:25]
      4'b1011:
        casez_tmp = {10'h0, info_inst[31:10]};	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/ID/ID.scala:75:25]
      4'b1100:
        casez_tmp = {17'h0, info_inst[14:0]};	// @[src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/ID/ID.scala:76:25]
      4'b1101:
        casez_tmp = _GEN_66;	// @[src/main/scala/config/Configs.scala:89:28]
      4'b1110:
        casez_tmp = _GEN_67;	// @[src/main/scala/config/Configs.scala:89:28]
      default:
        casez_tmp = _GEN_66;	// @[src/main/scala/config/Configs.scala:89:28]
    endcase	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:89:28]
  end // always_comb
  wire        _to_info_src2_T_10 = src_type2 == 3'h3;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:89:28]
  wire [4:0]  reg_io_raddr2 =
    (&src_type2) | _to_info_src2_T_10 ? info_inst[4:0] : info_inst[14:10];	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/ID/ID.scala:73:25, :83:16]
  wire        io_csr_re_0 = func_type == 4'h7;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:36:7, :101:29]
  wire        _info_T = io_from_valid & io_from_ready_0;	// @[src/main/scala/config/Configs.scala:43:23, :48:18]
  wire        _GEN_68 = io_flush_en | io_has_exc;	// @[src/main/scala/stages/ID/ID.scala:41:20]
  always @(posedge clock) begin	// @[src/main/scala/stages/ID/ID.scala:36:7]
    if (reset) begin	// @[src/main/scala/stages/ID/ID.scala:36:7]
      info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_inst <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_this_exc <= 1'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_exc_type <= 6'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_valid <= 1'h0;	// @[src/main/scala/config/Configs.scala:40:24]
    end
    else begin	// @[src/main/scala/stages/ID/ID.scala:36:7]
      if (_GEN_68) begin	// @[src/main/scala/stages/ID/ID.scala:41:20]
        info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_inst <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_exc_type <= 6'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      end
      else if (_info_T) begin	// @[src/main/scala/config/Configs.scala:48:18]
        info_pc <= io_from_bits_pc;	// @[src/main/scala/config/Configs.scala:39:24]
        info_inst <= io_from_bits_inst;	// @[src/main/scala/config/Configs.scala:39:24]
        info_exc_type <= io_from_bits_exc_type;	// @[src/main/scala/config/Configs.scala:39:24]
      end
      info_this_exc <= ~_GEN_68 & (_info_T ? io_from_bits_this_exc : info_this_exc);	// @[src/main/scala/config/Configs.scala:39:24, :48:{18,30}, :49:12, src/main/scala/stages/ID/ID.scala:41:{20,35}, :42:13]
      if (io_from_ready_0)	// @[src/main/scala/config/Configs.scala:43:23]
        info_valid <= io_from_valid;	// @[src/main/scala/config/Configs.scala:40:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/ID/ID.scala:36:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/ID/ID.scala:36:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/ID/ID.scala:36:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:9];	// @[src/main/scala/stages/ID/ID.scala:36:7]
    initial begin	// @[src/main/scala/stages/ID/ID.scala:36:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/ID/ID.scala:36:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/ID/ID.scala:36:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/ID/ID.scala:36:7]
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/ID/ID.scala:36:7]
        end	// @[src/main/scala/stages/ID/ID.scala:36:7]
        info_pc = _RANDOM[4'h0];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/ID/ID.scala:36:7]
        info_inst = _RANDOM[4'h1];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/ID/ID.scala:36:7]
        info_this_exc = _RANDOM[4'h6][22];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/ID/ID.scala:36:7]
        info_exc_type = _RANDOM[4'h6][28:23];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/ID/ID.scala:36:7]
        info_valid = _RANDOM[4'h9][27];	// @[src/main/scala/config/Configs.scala:40:24, src/main/scala/stages/ID/ID.scala:36:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/ID/ID.scala:36:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/ID/ID.scala:36:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  REG reg_0 (	// @[src/main/scala/stages/ID/ID.scala:86:19]
    .clock           (clock),
    .reset           (reset),
    .io_raddr1       (info_inst[9:5]),	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/ID/ID.scala:81:16]
    .io_raddr2       (reg_io_raddr2),	// @[src/main/scala/config/Configs.scala:89:28]
    .io_rdata1       (io_ds_reg_info_ini_data_0),
    .io_rdata2       (io_ds_reg_info_ini_data_1),
    .io_rf_bus_we    (io_rf_bus_we),
    .io_rf_bus_waddr (io_rf_bus_waddr),
    .io_rf_bus_wdata (io_rf_bus_wdata)
  );	// @[src/main/scala/stages/ID/ID.scala:86:19]
  assign io_from_ready = io_from_ready_0;	// @[src/main/scala/config/Configs.scala:43:23, src/main/scala/stages/ID/ID.scala:36:7]
  assign io_to_valid = info_valid;	// @[src/main/scala/config/Configs.scala:40:24, src/main/scala/stages/ID/ID.scala:36:7]
  assign io_to_bits_pc = info_pc;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/ID/ID.scala:36:7]
  assign io_to_bits_func_type = func_type;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:36:7]
  assign io_to_bits_op_type = {4'h0, op_type};	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/stages/ID/ID.scala:36:7, :131:21]
  assign io_to_bits_is_wf =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8
    | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_64 | ~_GEN_58
    & (_GEN_25 | ~_GEN_26
       & (_GEN_27 | ~_GEN_57
          & (_GEN_34 | _GEN_35 | _GEN_63 | ~_GEN_53 & (_GEN_48 | _GEN_49 | _GEN_50))));	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/stages/ID/ID.scala:36:7]
  assign io_to_bits_dest = info_inst[31:26] == 6'h15 ? 5'h1 : info_inst[4:0];	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/ID/ID.scala:36:7, :83:16, :155:{27,33}]
  assign io_to_bits_rkd_value = io_ds_reg_data_data_1;	// @[src/main/scala/stages/ID/ID.scala:36:7]
  assign io_to_bits_src1 =
    (_GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7 | _GEN_8
     | _GEN_9 | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15 | _GEN_60
       ? 3'h1
       : _GEN_25
           ? 3'h4
           : _GEN_26
               ? 3'h1
               : _GEN_27
                   ? 3'h4
                   : _GEN_28 | _GEN_29 | _GEN_30 | _GEN_31 | _GEN_32 | _GEN_33 | _GEN_34
                       ? 3'h1
                       : _GEN_35
                           ? 3'h4
                           : _GEN_63
                               ? 3'h1
                               : _GEN_53 ? 3'h0 : _GEN_52 ? 3'h1 : _GEN_65) == 3'h4
      ? info_pc
      : io_ds_reg_data_data_0;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/ID/ID.scala:36:7]
  assign io_to_bits_src2 =
    _to_info_src2_T_10 | src_type2 == 3'h2
      ? io_ds_reg_data_data_1
      : (&src_type2) | _to_info_src2_T_4 | src_type2 == 3'h5
          ? casez_tmp
          : src_type2 == 3'h0 ? 32'h4 : io_ds_reg_data_data_1;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:66:13, :89:28, src/main/scala/stages/ID/ID.scala:36:7]
  assign io_to_bits_this_exc =
    info_this_exc ? info_this_exc : {exception[5], exception[3:0]} != 5'h15;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/ID/ID.scala:36:7, :61:{21,62}]
  assign io_to_bits_exc_type = info_this_exc ? info_exc_type : exception;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/ID/ID.scala:36:7, :163:27]
  assign io_to_bits_csr_we = io_csr_re_0 & (_to_info_csr_we_T_1 | _to_info_csr_we_T_2);	// @[src/main/scala/stages/ID/ID.scala:36:7, :55:46, :57:46, :101:29, :160:{51,80}]
  assign io_to_bits_csr_mask = io_ds_reg_data_data_0;	// @[src/main/scala/stages/ID/ID.scala:36:7]
  assign io_to_bits_csr_addr = casez_tmp[13:0];	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/ID/ID.scala:36:7, :100:22]
  assign io_to_bits_csr_val = io_ds_reg_data_csr_val;	// @[src/main/scala/stages/ID/ID.scala:36:7]
  assign io_ds_reg_info_addr_0 = info_inst[9:5];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/ID/ID.scala:36:7, :81:16]
  assign io_ds_reg_info_addr_1 = reg_io_raddr2;	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/ID/ID.scala:36:7]
  assign io_ds_reg_info_csr_addr = casez_tmp[13:0];	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/ID/ID.scala:36:7, :100:22]
  assign io_ds_reg_info_csr_ini_data = io_csr_rdata;	// @[src/main/scala/stages/ID/ID.scala:36:7]
  assign io_csr_re = io_csr_re_0;	// @[src/main/scala/stages/ID/ID.scala:36:7, :101:29]
  assign io_csr_raddr = casez_tmp[13:0];	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/ID/ID.scala:36:7, :100:22]
  assign io_br_bus_br_taken =
    (op_type == 6'h6
       ? io_ds_reg_data_data_0 > io_ds_reg_data_data_1
       : op_type == 6'h5
           ? io_ds_reg_data_data_0 < io_ds_reg_data_data_1
           : op_type == 6'h4
               ? $signed(io_ds_reg_data_data_0) > $signed(io_ds_reg_data_data_1)
               : op_type == 6'h3
                   ? $signed(io_ds_reg_data_data_0) < $signed(io_ds_reg_data_data_1)
                   : _to_info_csr_we_T_2
                       ? io_ds_reg_data_data_0 != io_ds_reg_data_data_1
                       : ~_to_info_csr_we_T_1
                         | io_ds_reg_data_data_0 == io_ds_reg_data_data_1) & info_valid
    & func_type == 4'h0;	// @[src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/config/Configs.scala:40:24, :89:28, src/main/scala/stages/ID/ID.scala:36:7, :55:46, :57:46, :117:35, :118:35, :119:42, :120:42, :121:35, :122:35, :124:{5,20,34}]
  assign io_br_bus_br_target =
    info_inst[31:26] == 6'h13 ? io_ds_reg_data_data_0 + casez_tmp : info_pc + casez_tmp;	// @[src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/ID/ID.scala:36:7, :125:{29,35,59,74}]
endmodule

module DIV(	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
  input         clock,	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
                reset,	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
  input  [1:0]  io_div_op,	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
  input  [31:0] io_div_src1,	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
                io_div_src2,	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
  output [31:0] io_div_result,	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
  input         io_start,	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
  output        io_complete	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
);

  reg  [3:0]  cnt;	// @[src/main/scala/stages/EXE/DIV.scala:93:22]
  reg  [31:0] quotient;	// @[src/main/scala/stages/EXE/DIV.scala:116:28]
  reg  [31:0] remainder;	// @[src/main/scala/stages/EXE/DIV.scala:117:28]
  wire [31:0] dividend_abs =
    io_div_src1[31] & io_div_op[0] ? 32'h0 - io_div_src1 : io_div_src1;	// @[src/main/scala/isa/LA32.scala:82:50, src/main/scala/stages/EXE/DIV.scala:104:{38,43}, :107:{27,46}]
  wire [31:0] divisor_abs =
    io_div_src2[31] & io_div_op[0] ? 32'h0 - io_div_src2 : io_div_src2;	// @[src/main/scala/isa/LA32.scala:82:50, src/main/scala/stages/EXE/DIV.scala:105:{38,43}, :108:{27,45}]
  wire [31:0] quotient_abs = dividend_abs / divisor_abs;	// @[src/main/scala/stages/EXE/DIV.scala:107:27, :108:27, :113:38]
  wire [31:0] _remainder_abs_T_1 = dividend_abs - quotient_abs * divisor_abs;	// @[src/main/scala/stages/EXE/DIV.scala:107:27, :108:27, :113:38, :114:{38,53}]
  always @(posedge clock) begin	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
    if (reset) begin	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
      cnt <= 4'h0;	// @[src/main/scala/stages/EXE/DIV.scala:93:22]
      quotient <= 32'h0;	// @[src/main/scala/stages/EXE/DIV.scala:116:28]
      remainder <= 32'h0;	// @[src/main/scala/stages/EXE/DIV.scala:117:28]
    end
    else if (io_start) begin	// @[src/main/scala/stages/EXE/DIV.scala:71:14]
      cnt <= cnt + 4'h1;	// @[src/main/scala/stages/EXE/DIV.scala:93:22, :97:29]
      quotient <=
        (io_div_src1[31] ^ io_div_src2[31]) & io_div_op[0]
          ? 32'h0 - quotient_abs
          : quotient_abs;	// @[src/main/scala/isa/LA32.scala:82:50, src/main/scala/stages/EXE/DIV.scala:104:38, :105:38, :110:{45,64}, :113:38, :116:28, :120:{23,42}]
      remainder <=
        io_div_src1[31] & io_div_op[0] ? 32'h0 - _remainder_abs_T_1 : _remainder_abs_T_1;	// @[src/main/scala/isa/LA32.scala:82:50, src/main/scala/stages/EXE/DIV.scala:104:38, :111:44, :114:38, :117:28, :121:{23,43}]
    end
    else if (cnt[3])	// @[src/main/scala/stages/EXE/DIV.scala:93:22, :124:26]
      cnt <= 4'h0;	// @[src/main/scala/stages/EXE/DIV.scala:93:22]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
    initial begin	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
        end	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
        cnt = _RANDOM[2'h0][3:0];	// @[src/main/scala/stages/EXE/DIV.scala:70:7, :93:22]
        quotient = {_RANDOM[2'h0][31:4], _RANDOM[2'h1][3:0]};	// @[src/main/scala/stages/EXE/DIV.scala:70:7, :93:22, :116:28]
        remainder = {_RANDOM[2'h1][31:4], _RANDOM[2'h2][3:0]};	// @[src/main/scala/stages/EXE/DIV.scala:70:7, :116:28, :117:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/EXE/DIV.scala:70:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_div_result = io_div_op == 2'h0 | io_div_op == 2'h1 ? remainder : quotient;	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/DIV.scala:70:7, :116:28, :117:28]
  assign io_complete = cnt[3];	// @[src/main/scala/stages/EXE/DIV.scala:70:7, :93:22, :124:26]
endmodule

module MUL(	// @[src/main/scala/stages/EXE/MUL.scala:29:7]
  input  [1:0]  io_mul_op,	// @[src/main/scala/stages/EXE/MUL.scala:30:14]
  input  [31:0] io_mul_src1,	// @[src/main/scala/stages/EXE/MUL.scala:30:14]
                io_mul_src2,	// @[src/main/scala/stages/EXE/MUL.scala:30:14]
  output [31:0] io_mul_result	// @[src/main/scala/stages/EXE/MUL.scala:30:14]
);

  reg  [32:0] casez_tmp;	// @[src/main/scala/config/Configs.scala:89:28]
  wire [63:0] _signed_result_T_2 =
    {{32{io_mul_src1[31]}}, io_mul_src1} * {{32{io_mul_src2[31]}}, io_mul_src2};	// @[src/main/scala/stages/EXE/MUL.scala:55:47]
  wire [63:0] unsigned_result = {32'h0, io_mul_src1} * {32'h0, io_mul_src2};	// @[src/main/scala/stages/EXE/MUL.scala:56:39]
  always_comb begin	// @[src/main/scala/config/Configs.scala:89:28]
    casez (io_mul_op)	// @[src/main/scala/config/Configs.scala:89:28]
      2'b00:
        casez_tmp = _signed_result_T_2[32:0];	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/MUL.scala:55:{47,69}, :62:41]
      2'b01:
        casez_tmp = {1'h0, unsigned_result[31:0]};	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/MUL.scala:56:39, :64:43]
      2'b10:
        casez_tmp = {1'h0, _signed_result_T_2[63:32]};	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/MUL.scala:55:{47,69}, :61:41]
      default:
        casez_tmp = {1'h0, unsigned_result[63:32]};	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/MUL.scala:56:39, :63:43]
    endcase	// @[src/main/scala/config/Configs.scala:89:28]
  end // always_comb
  assign io_mul_result = casez_tmp[31:0];	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/MUL.scala:29:7, :57:19]
endmodule

module ALU(	// @[src/main/scala/stages/EXE/ALU.scala:17:7]
  input  [5:0]  io_alu_op,	// @[src/main/scala/stages/EXE/ALU.scala:18:14]
  input  [31:0] io_alu_src1,	// @[src/main/scala/stages/EXE/ALU.scala:18:14]
                io_alu_src2,	// @[src/main/scala/stages/EXE/ALU.scala:18:14]
  output [31:0] io_alu_result	// @[src/main/scala/stages/EXE/ALU.scala:18:14]
);

  wire [31:0] _io_alu_result_T_39 = io_alu_src1 | io_alu_src2;	// @[src/main/scala/stages/EXE/ALU.scala:37:42]
  wire [62:0] _io_alu_result_T_42 = {31'h0, io_alu_src1} << io_alu_src2[4:0];	// @[src/main/scala/stages/EXE/ALU.scala:40:{40,55}]
  wire [63:0] _io_alu_result_T_49 =
    {{32{io_alu_src1[31]}}, io_alu_src1} >> io_alu_src2[4:0];	// @[src/main/scala/stages/EXE/ALU.scala:40:55, :42:{31,36,52,72}]
  assign io_alu_result =
    io_alu_op == 6'h2C
      ? io_alu_src2
      : io_alu_op == 6'h2B
          ? _io_alu_result_T_49[31:0]
          : io_alu_op == 6'h2A
              ? io_alu_src1 >> io_alu_src2[4:0]
              : io_alu_op == 6'h29
                  ? _io_alu_result_T_42[31:0]
                  : io_alu_op == 6'h28
                      ? io_alu_src1 ^ io_alu_src2
                      : io_alu_op == 6'h27
                          ? _io_alu_result_T_39
                          : io_alu_op == 6'h26
                              ? ~_io_alu_result_T_39
                              : io_alu_op == 6'h25
                                  ? io_alu_src1 & io_alu_src2
                                  : io_alu_op == 6'h24
                                      ? {31'h0, io_alu_src1 < io_alu_src2}
                                      : io_alu_op == 6'h23
                                          ? {31'h0,
                                             $signed(io_alu_src1) < $signed(io_alu_src2)}
                                          : io_alu_op == 6'h22
                                              ? io_alu_src1 - io_alu_src2
                                              : io_alu_op == 6'h0 | io_alu_op == 6'h1
                                                | io_alu_op == 6'h2 | io_alu_op == 6'hC
                                                | io_alu_op == 6'hA | io_alu_op == 6'hB
                                                | io_alu_op == 6'h8 | io_alu_op == 6'h9
                                                | io_alu_op == 6'h20
                                                  ? io_alu_src1 + io_alu_src2
                                                  : 32'h0;	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/ALU.scala:17:7, :24:53, :33:53, :34:51, :35:44, :36:40, :37:{28,42}, :39:40, :40:{40,55}, :41:40, :42:{72,95}]
endmodule

module IE(	// @[src/main/scala/stages/EXE/IE.scala:31:7]
  input         clock,	// @[src/main/scala/stages/EXE/IE.scala:31:7]
                reset,	// @[src/main/scala/stages/EXE/IE.scala:31:7]
  output        io_from_ready,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input         io_from_valid,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input  [31:0] io_from_bits_pc,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input  [3:0]  io_from_bits_func_type,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input  [9:0]  io_from_bits_op_type,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input         io_from_bits_is_wf,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input  [4:0]  io_from_bits_dest,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input  [31:0] io_from_bits_rkd_value,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
                io_from_bits_src1,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
                io_from_bits_src2,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input         io_from_bits_this_exc,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input  [5:0]  io_from_bits_exc_type,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input         io_from_bits_csr_we,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input  [31:0] io_from_bits_csr_mask,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input  [13:0] io_from_bits_csr_addr,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input  [31:0] io_from_bits_csr_val,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output        io_to_valid,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [31:0] io_to_bits_pc,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [3:0]  io_to_bits_func_type,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [9:0]  io_to_bits_op_type,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output        io_to_bits_is_wf,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [1:0]  io_to_bits_piece,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [4:0]  io_to_bits_dest,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [31:0] io_to_bits_rkd_value,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
                io_to_bits_result,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output        io_to_bits_this_exc,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [5:0]  io_to_bits_exc_type,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output        io_to_bits_csr_we,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [31:0] io_to_bits_csr_mask,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [13:0] io_to_bits_csr_addr,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input         io_flush_en,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output        io_this_exc,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input         io_has_exc,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output        io_es_we,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [4:0]  io_es_addr,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [31:0] io_es_data,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output        io_csr_es_we,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [4:0]  io_csr_es_addr,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [31:0] io_csr_es_data,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  input  [4:0]  io_ds_reg_info_addr_0,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
                io_ds_reg_info_addr_1,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [3:0]  io_data_sram_we,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
  output [31:0] io_data_sram_addr,	// @[src/main/scala/stages/EXE/IE.scala:32:14]
                io_data_sram_wdata	// @[src/main/scala/stages/EXE/IE.scala:32:14]
);

  wire [31:0] _alu_io_alu_result;	// @[src/main/scala/stages/EXE/IE.scala:81:19]
  wire [31:0] _mul_io_mul_result;	// @[src/main/scala/stages/EXE/IE.scala:69:19]
  wire [31:0] _div_io_div_result;	// @[src/main/scala/stages/EXE/IE.scala:51:19]
  wire        _div_io_complete;	// @[src/main/scala/stages/EXE/IE.scala:51:19]
  reg  [31:0] info_pc;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [3:0]  info_func_type;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [9:0]  info_op_type;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_is_wf;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [4:0]  info_dest;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_src1;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_src2;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_this_exc;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [5:0]  info_exc_type;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_csr_we;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_csr_mask;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [13:0] info_csr_addr;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_csr_val;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_valid;	// @[src/main/scala/config/Configs.scala:40:24]
  wire        _es_mem_we_T = info_func_type == 4'h2;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7, :42:34]
  wire        es_mem_re = _es_mem_we_T & info_op_type[3];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/isa/LA32.scala:109:50, src/main/scala/stages/EXE/IE.scala:42:{34,51}]
  wire        _GEN =
    es_mem_re & (io_ds_reg_info_addr_0 == info_dest | io_ds_reg_info_addr_1 == info_dest);	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:42:51, :45:{18,47,50}]
  wire        div_io_start = info_func_type == 4'h3;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7, :55:37]
  wire        _result_T_4 = info_func_type == 4'h4;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7, :74:23]
  wire        _GEN_0 = _result_T_4 | div_io_start | _GEN;	// @[src/main/scala/config/Configs.scala:43:13, src/main/scala/stages/EXE/IE.scala:45:{18,66}, :46:19, :55:37, :60:41, :61:19, :74:{23,41}, :75:20]
  wire [31:0] result =
    info_func_type == 4'h7
      ? info_csr_val
      : info_func_type == 4'h6 | _result_T_4
          ? _mul_io_mul_result
          : info_func_type == 4'h5 | div_io_start
              ? _div_io_div_result
              : _alu_io_alu_result;	// @[src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/EXE/IE.scala:31:7, :51:19, :55:37, :69:19, :74:23, :81:19]
  wire        to_info_is_wf = info_is_wf & ~_result_T_4 & ~div_io_start;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:55:37, :58:27, :60:41, :62:19, :74:{23,41}, :76:20, :102:32]
  wire [4:0]  _io_data_sram_we_T_4 = 5'h3 << result[1:0];	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/IE.scala:100:27, :122:40]
  wire        _io_data_sram_wdata_T_5 = info_op_type == 10'h2;	// @[src/main/scala/config/Configs.scala:39:24, :89:28]
  wire        _io_data_sram_wdata_T_7 = info_op_type == 10'h1;	// @[src/main/scala/config/Configs.scala:39:24, :89:28]
  wire        _io_data_sram_wdata_T_9 = info_op_type == 10'h0;	// @[src/main/scala/config/Configs.scala:39:24, :89:28]
  wire        _info_T = io_from_valid & ~_GEN_0;	// @[src/main/scala/config/Configs.scala:43:13, :48:18, src/main/scala/stages/EXE/IE.scala:45:66, :46:19, :60:41, :61:19, :74:41, :75:20]
  wire        _GEN_1 = _GEN | io_flush_en | io_has_exc;	// @[src/main/scala/config/Configs.scala:48:30, src/main/scala/stages/EXE/IE.scala:36:{21,36}, :37:19, :45:{18,66}, :47:19]
  always @(posedge clock) begin	// @[src/main/scala/stages/EXE/IE.scala:31:7]
    if (reset) begin	// @[src/main/scala/stages/EXE/IE.scala:31:7]
      info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_func_type <= 4'h0;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
      info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_is_wf <= 1'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_src1 <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_src2 <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_this_exc <= 1'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_exc_type <= 6'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_csr_we <= 1'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_csr_val <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_valid <= 1'h0;	// @[src/main/scala/config/Configs.scala:40:24]
    end
    else begin	// @[src/main/scala/stages/EXE/IE.scala:31:7]
      if (_GEN_1) begin	// @[src/main/scala/config/Configs.scala:48:30, src/main/scala/stages/EXE/IE.scala:36:{21,36}, :37:19, :45:66, :47:19]
        info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_src1 <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_src2 <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_exc_type <= 6'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_val <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      end
      else if (_info_T) begin	// @[src/main/scala/config/Configs.scala:48:18]
        info_pc <= io_from_bits_pc;	// @[src/main/scala/config/Configs.scala:39:24]
        info_op_type <= io_from_bits_op_type;	// @[src/main/scala/config/Configs.scala:39:24]
        info_dest <= io_from_bits_dest;	// @[src/main/scala/config/Configs.scala:39:24]
        info_rkd_value <= io_from_bits_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24]
        info_src1 <= io_from_bits_src1;	// @[src/main/scala/config/Configs.scala:39:24]
        info_src2 <= io_from_bits_src2;	// @[src/main/scala/config/Configs.scala:39:24]
        info_exc_type <= io_from_bits_exc_type;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_mask <= io_from_bits_csr_mask;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_addr <= io_from_bits_csr_addr;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_val <= io_from_bits_csr_val;	// @[src/main/scala/config/Configs.scala:39:24]
      end
      if (_result_T_4)	// @[src/main/scala/stages/EXE/IE.scala:74:23]
        info_func_type <= 4'h6;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
      else if (div_io_start & _div_io_complete)	// @[src/main/scala/stages/EXE/IE.scala:45:66, :51:19, :55:37, :60:41, :63:27, :64:22]
        info_func_type <= 4'h5;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
      else if (_GEN_1)	// @[src/main/scala/config/Configs.scala:48:30, src/main/scala/stages/EXE/IE.scala:36:{21,36}, :37:19, :45:66, :47:19]
        info_func_type <= 4'h0;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
      else if (_info_T)	// @[src/main/scala/config/Configs.scala:48:18]
        info_func_type <= io_from_bits_func_type;	// @[src/main/scala/config/Configs.scala:39:24]
      info_is_wf <= ~_GEN_1 & (_info_T ? io_from_bits_is_wf : info_is_wf);	// @[src/main/scala/config/Configs.scala:39:24, :48:{18,30}, :49:12, src/main/scala/stages/EXE/IE.scala:36:{21,36}, :37:19, :45:66, :47:19]
      info_this_exc <= ~_GEN_1 & (_info_T ? io_from_bits_this_exc : info_this_exc);	// @[src/main/scala/config/Configs.scala:39:24, :48:{18,30}, :49:12, src/main/scala/stages/EXE/IE.scala:36:{21,36}, :37:19, :45:66, :47:19]
      info_csr_we <= ~_GEN_1 & (_info_T ? io_from_bits_csr_we : info_csr_we);	// @[src/main/scala/config/Configs.scala:39:24, :48:{18,30}, :49:12, src/main/scala/stages/EXE/IE.scala:36:{21,36}, :37:19, :45:66, :47:19]
      if (~_GEN_0)	// @[src/main/scala/config/Configs.scala:43:13, src/main/scala/stages/EXE/IE.scala:45:66, :46:19, :60:41, :61:19, :74:41, :75:20]
        info_valid <= io_from_valid;	// @[src/main/scala/config/Configs.scala:40:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/EXE/IE.scala:31:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/EXE/IE.scala:31:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/EXE/IE.scala:31:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:9];	// @[src/main/scala/stages/EXE/IE.scala:31:7]
    initial begin	// @[src/main/scala/stages/EXE/IE.scala:31:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/EXE/IE.scala:31:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/EXE/IE.scala:31:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/EXE/IE.scala:31:7]
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/EXE/IE.scala:31:7]
        end	// @[src/main/scala/stages/EXE/IE.scala:31:7]
        info_pc = _RANDOM[4'h0];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_func_type = _RANDOM[4'h2][3:0];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_op_type = _RANDOM[4'h2][13:4];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_is_wf = _RANDOM[4'h2][14];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_dest = _RANDOM[4'h2][21:17];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_rkd_value = {_RANDOM[4'h2][31:22], _RANDOM[4'h3][21:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_src1 = {_RANDOM[4'h3][31:22], _RANDOM[4'h4][21:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_src2 = {_RANDOM[4'h4][31:22], _RANDOM[4'h5][21:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_this_exc = _RANDOM[4'h6][22];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_exc_type = _RANDOM[4'h6][28:23];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_csr_we = _RANDOM[4'h6][29];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_csr_mask = {_RANDOM[4'h6][31:30], _RANDOM[4'h7][29:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_csr_addr = {_RANDOM[4'h7][31:30], _RANDOM[4'h8][11:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_csr_val = {_RANDOM[4'h8][31:12], _RANDOM[4'h9][11:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
        info_valid = _RANDOM[4'h9][27];	// @[src/main/scala/config/Configs.scala:39:24, :40:24, src/main/scala/stages/EXE/IE.scala:31:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/EXE/IE.scala:31:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/EXE/IE.scala:31:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DIV div (	// @[src/main/scala/stages/EXE/IE.scala:51:19]
    .clock         (clock),
    .reset         (reset),
    .io_div_op     (info_op_type[1:0]),	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:52:19]
    .io_div_src1   (info_src1),	// @[src/main/scala/config/Configs.scala:39:24]
    .io_div_src2   (info_src2),	// @[src/main/scala/config/Configs.scala:39:24]
    .io_div_result (_div_io_div_result),
    .io_start      (div_io_start),	// @[src/main/scala/stages/EXE/IE.scala:55:37]
    .io_complete   (_div_io_complete)
  );	// @[src/main/scala/stages/EXE/IE.scala:51:19]
  MUL mul (	// @[src/main/scala/stages/EXE/IE.scala:69:19]
    .io_mul_op     (info_op_type[1:0]),	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:52:19]
    .io_mul_src1   (info_src1),	// @[src/main/scala/config/Configs.scala:39:24]
    .io_mul_src2   (info_src2),	// @[src/main/scala/config/Configs.scala:39:24]
    .io_mul_result (_mul_io_mul_result)
  );	// @[src/main/scala/stages/EXE/IE.scala:69:19]
  ALU alu (	// @[src/main/scala/stages/EXE/IE.scala:81:19]
    .io_alu_op     (info_op_type[5:0]),	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:82:19]
    .io_alu_src1   (info_src1),	// @[src/main/scala/config/Configs.scala:39:24]
    .io_alu_src2   (info_src2),	// @[src/main/scala/config/Configs.scala:39:24]
    .io_alu_result (_alu_io_alu_result)
  );	// @[src/main/scala/stages/EXE/IE.scala:81:19]
  assign io_from_ready = ~_GEN_0;	// @[src/main/scala/config/Configs.scala:43:13, src/main/scala/stages/EXE/IE.scala:31:7, :45:66, :46:19, :60:41, :61:19, :74:41, :75:20]
  assign io_to_valid = info_valid;	// @[src/main/scala/config/Configs.scala:40:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_to_bits_pc = info_pc;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_to_bits_func_type = info_func_type;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_to_bits_op_type = info_op_type;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_to_bits_is_wf = to_info_is_wf;	// @[src/main/scala/stages/EXE/IE.scala:31:7, :60:41, :74:41, :76:20, :102:32]
  assign io_to_bits_piece = result[1:0];	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/IE.scala:31:7, :100:27]
  assign io_to_bits_dest = info_dest;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_to_bits_rkd_value = info_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_to_bits_result = result;	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_to_bits_this_exc = info_this_exc;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_to_bits_exc_type = info_exc_type;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_to_bits_csr_we = info_csr_we;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_to_bits_csr_mask = info_csr_mask;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_to_bits_csr_addr = info_csr_addr;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_this_exc = info_this_exc;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_es_we = to_info_is_wf;	// @[src/main/scala/stages/EXE/IE.scala:31:7, :60:41, :74:41, :76:20, :102:32]
  assign io_es_addr = info_dest;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_es_data = result;	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_csr_es_we = info_csr_we;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_csr_es_addr = info_csr_addr[4:0];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7, :110:18]
  assign io_csr_es_data = info_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_data_sram_we =
    info_valid & _es_mem_we_T & ~es_mem_re & ~io_has_exc
      ? (_io_data_sram_wdata_T_9
           ? 4'hF
           : _io_data_sram_wdata_T_7
               ? _io_data_sram_we_T_4[3:0]
               : _io_data_sram_wdata_T_5 ? 4'h1 << result[1:0] : 4'h0)
      : 4'h0;	// @[src/main/scala/config/Configs.scala:40:24, :89:28, src/main/scala/stages/EXE/IE.scala:31:7, :42:{34,51}, :43:{51,54}, :100:27, :115:25, :116:{17,30,34}, :121:40, :122:40]
  assign io_data_sram_addr = result;	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/EXE/IE.scala:31:7]
  assign io_data_sram_wdata =
    _io_data_sram_wdata_T_9
      ? info_rkd_value
      : _io_data_sram_wdata_T_7
          ? {2{info_rkd_value[15:0]}}
          : _io_data_sram_wdata_T_5 ? {2{{2{info_rkd_value[7:0]}}}} : 32'h0;	// @[src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/EXE/IE.scala:31:7, :133:{31,49}, :134:{31,49}]
endmodule

module IM(	// @[src/main/scala/stages/MEM/IM.scala:27:7]
  input         clock,	// @[src/main/scala/stages/MEM/IM.scala:27:7]
                reset,	// @[src/main/scala/stages/MEM/IM.scala:27:7]
                io_from_valid,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [31:0] io_from_bits_pc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [3:0]  io_from_bits_func_type,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [9:0]  io_from_bits_op_type,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input         io_from_bits_is_wf,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [1:0]  io_from_bits_piece,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [4:0]  io_from_bits_dest,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [31:0] io_from_bits_rkd_value,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
                io_from_bits_result,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input         io_from_bits_this_exc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [5:0]  io_from_bits_exc_type,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input         io_from_bits_csr_we,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [31:0] io_from_bits_csr_mask,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [13:0] io_from_bits_csr_addr,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_to_valid,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [31:0] io_to_bits_pc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [9:0]  io_to_bits_op_type,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_to_bits_is_wf,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [4:0]  io_to_bits_dest,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [31:0] io_to_bits_rkd_value,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
                io_to_bits_result,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_to_bits_this_exc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [5:0]  io_to_bits_exc_type,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_to_bits_csr_we,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [31:0] io_to_bits_csr_mask,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [13:0] io_to_bits_csr_addr,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input         io_flush_en,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_this_exc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input         io_has_exc,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_ms_we,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [4:0]  io_ms_addr,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [31:0] io_ms_data,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output        io_csr_ms_we,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [4:0]  io_csr_ms_addr,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  output [31:0] io_csr_ms_data,	// @[src/main/scala/stages/MEM/IM.scala:28:14]
  input  [31:0] io_data_sram_rdata	// @[src/main/scala/stages/MEM/IM.scala:28:14]
);

  reg  [31:0] info_pc;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [3:0]  info_func_type;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [9:0]  info_op_type;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_is_wf;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [1:0]  info_piece;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [4:0]  info_dest;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_result;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_this_exc;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [5:0]  info_exc_type;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_csr_we;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_csr_mask;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [13:0] info_csr_addr;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_valid;	// @[src/main/scala/config/Configs.scala:40:24]
  reg  [7:0]  casez_tmp;	// @[src/main/scala/config/Configs.scala:89:28]
  always_comb begin	// @[src/main/scala/config/Configs.scala:89:28]
    casez (info_piece)	// @[src/main/scala/config/Configs.scala:39:24, :89:28]
      2'b00:
        casez_tmp = io_data_sram_rdata[7:0];	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/MEM/IM.scala:52:44]
      2'b01:
        casez_tmp = io_data_sram_rdata[15:8];	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/MEM/IM.scala:53:44]
      2'b10:
        casez_tmp = io_data_sram_rdata[23:16];	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/MEM/IM.scala:54:44]
      default:
        casez_tmp = io_data_sram_rdata[31:24];	// @[src/main/scala/config/Configs.scala:89:28, src/main/scala/stages/MEM/IM.scala:55:44]
    endcase	// @[src/main/scala/config/Configs.scala:39:24, :89:28]
  end // always_comb
  wire [15:0] _to_info_result_T_24 =
    info_piece == 2'h2
      ? io_data_sram_rdata[31:16]
      : info_piece == 2'h0 ? io_data_sram_rdata[15:0] : 16'h0;	// @[src/main/scala/config/Configs.scala:39:24, :89:28, src/main/scala/stages/MEM/IM.scala:66:44, :67:44]
  wire [31:0] to_info_result =
    info_func_type == 4'h2 & info_op_type[3]
      ? (info_op_type[2:1] == 2'h1
           ? {{16{info_op_type[0] & _to_info_result_T_24[15]}}, _to_info_result_T_24}
           : info_op_type[2:1] == 2'h0
               ? {{24{info_op_type[0] & casez_tmp[7]}}, casez_tmp}
               : io_data_sram_rdata)
      : info_result;	// @[src/main/scala/config/Configs.scala:39:24, :56:20, :57:{44,49}, :62:44, :70:8, :89:28, src/main/scala/isa/LA32.scala:109:50, src/main/scala/stages/MEM/IM.scala:27:7, :41:24, :42:{20,37}, :44:19, :59:23]
  wire        _GEN = io_flush_en | io_has_exc;	// @[src/main/scala/stages/MEM/IM.scala:32:21]
  always @(posedge clock) begin	// @[src/main/scala/stages/MEM/IM.scala:27:7]
    if (reset) begin	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_func_type <= 4'h0;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
      info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_is_wf <= 1'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_piece <= 2'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_result <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_this_exc <= 1'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_exc_type <= 6'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_csr_we <= 1'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_valid <= 1'h0;	// @[src/main/scala/config/Configs.scala:40:24]
    end
    else begin	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      if (_GEN) begin	// @[src/main/scala/stages/MEM/IM.scala:32:21]
        info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_func_type <= 4'h0;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_piece <= 2'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_result <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_exc_type <= 6'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      end
      else if (io_from_valid) begin	// @[src/main/scala/stages/MEM/IM.scala:28:14]
        info_pc <= io_from_bits_pc;	// @[src/main/scala/config/Configs.scala:39:24]
        info_func_type <= io_from_bits_func_type;	// @[src/main/scala/config/Configs.scala:39:24]
        info_op_type <= io_from_bits_op_type;	// @[src/main/scala/config/Configs.scala:39:24]
        info_piece <= io_from_bits_piece;	// @[src/main/scala/config/Configs.scala:39:24]
        info_dest <= io_from_bits_dest;	// @[src/main/scala/config/Configs.scala:39:24]
        info_rkd_value <= io_from_bits_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24]
        info_result <= io_from_bits_result;	// @[src/main/scala/config/Configs.scala:39:24]
        info_exc_type <= io_from_bits_exc_type;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_mask <= io_from_bits_csr_mask;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_addr <= io_from_bits_csr_addr;	// @[src/main/scala/config/Configs.scala:39:24]
      end
      info_is_wf <= ~_GEN & (io_from_valid ? io_from_bits_is_wf : info_is_wf);	// @[src/main/scala/config/Configs.scala:39:24, :48:30, :49:12, src/main/scala/stages/MEM/IM.scala:32:{21,36}, :33:19]
      info_this_exc <= ~_GEN & (io_from_valid ? io_from_bits_this_exc : info_this_exc);	// @[src/main/scala/config/Configs.scala:39:24, :48:30, :49:12, src/main/scala/stages/MEM/IM.scala:32:{21,36}, :33:19]
      info_csr_we <= ~_GEN & (io_from_valid ? io_from_bits_csr_we : info_csr_we);	// @[src/main/scala/config/Configs.scala:39:24, :48:30, :49:12, src/main/scala/stages/MEM/IM.scala:32:{21,36}, :33:19]
      info_valid <= io_from_valid;	// @[src/main/scala/config/Configs.scala:40:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/MEM/IM.scala:27:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/MEM/IM.scala:27:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:9];	// @[src/main/scala/stages/MEM/IM.scala:27:7]
    initial begin	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/MEM/IM.scala:27:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/MEM/IM.scala:27:7]
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/MEM/IM.scala:27:7]
        end	// @[src/main/scala/stages/MEM/IM.scala:27:7]
        info_pc = _RANDOM[4'h0];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_func_type = _RANDOM[4'h2][3:0];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_op_type = _RANDOM[4'h2][13:4];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_is_wf = _RANDOM[4'h2][14];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_piece = _RANDOM[4'h2][16:15];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_dest = _RANDOM[4'h2][21:17];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_rkd_value = {_RANDOM[4'h2][31:22], _RANDOM[4'h3][21:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_result = {_RANDOM[4'h5][31:22], _RANDOM[4'h6][21:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_this_exc = _RANDOM[4'h6][22];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_exc_type = _RANDOM[4'h6][28:23];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_csr_we = _RANDOM[4'h6][29];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_csr_mask = {_RANDOM[4'h6][31:30], _RANDOM[4'h7][29:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_csr_addr = {_RANDOM[4'h7][31:30], _RANDOM[4'h8][11:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
        info_valid = _RANDOM[4'h9][27];	// @[src/main/scala/config/Configs.scala:40:24, src/main/scala/stages/MEM/IM.scala:27:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/MEM/IM.scala:27:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/MEM/IM.scala:27:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_to_valid = info_valid;	// @[src/main/scala/config/Configs.scala:40:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_pc = info_pc;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_op_type = info_op_type;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_is_wf = info_is_wf;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_dest = info_dest;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_rkd_value = info_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_result = to_info_result;	// @[src/main/scala/stages/MEM/IM.scala:27:7, :41:24]
  assign io_to_bits_this_exc = info_this_exc;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_exc_type = info_exc_type;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_csr_we = info_csr_we;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_csr_mask = info_csr_mask;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_to_bits_csr_addr = info_csr_addr;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_this_exc = info_this_exc;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_ms_we = info_is_wf;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_ms_addr = info_dest;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_ms_data = to_info_result;	// @[src/main/scala/stages/MEM/IM.scala:27:7, :41:24]
  assign io_csr_ms_we = info_csr_we;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
  assign io_csr_ms_addr = info_csr_addr[4:0];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7, :84:18]
  assign io_csr_ms_data = info_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/MEM/IM.scala:27:7]
endmodule

module IW(	// @[src/main/scala/stages/WB/IW.scala:37:7]
  input         clock,	// @[src/main/scala/stages/WB/IW.scala:37:7]
                reset,	// @[src/main/scala/stages/WB/IW.scala:37:7]
                io_from_valid,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  input  [31:0] io_from_bits_pc,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  input  [9:0]  io_from_bits_op_type,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  input         io_from_bits_is_wf,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  input  [4:0]  io_from_bits_dest,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  input  [31:0] io_from_bits_rkd_value,	// @[src/main/scala/stages/WB/IW.scala:38:14]
                io_from_bits_result,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  input         io_from_bits_this_exc,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  input  [5:0]  io_from_bits_exc_type,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  input         io_from_bits_csr_we,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  input  [31:0] io_from_bits_csr_mask,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  input  [13:0] io_from_bits_csr_addr,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [31:0] io_to_bits_pc,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [5:0]  io_to_bits_exc_type,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  input         io_flush_en,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [4:0]  io_flush_apply,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output        io_this_exc,	// @[src/main/scala/stages/WB/IW.scala:38:14]
                io_ws_we,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [4:0]  io_ws_addr,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [31:0] io_ws_data,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output        io_csr_ws_we,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [4:0]  io_csr_ws_addr,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [31:0] io_csr_ws_data,	// @[src/main/scala/stages/WB/IW.scala:38:14]
                io_debug_wb_pc,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [3:0]  io_debug_wb_rf_we,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [4:0]  io_debug_wb_rf_wnum,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [31:0] io_debug_wb_rf_wdata,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output        io_rf_bus_we,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [13:0] io_rf_bus_waddr,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [31:0] io_rf_bus_wdata,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output        io_rcsr_bus_we,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [31:0] io_rcsr_bus_wmask,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [13:0] io_rcsr_bus_waddr,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output [31:0] io_rcsr_bus_wdata,	// @[src/main/scala/stages/WB/IW.scala:38:14]
  output        io_exc_start,	// @[src/main/scala/stages/WB/IW.scala:38:14]
                io_exc_end	// @[src/main/scala/stages/WB/IW.scala:38:14]
);

  reg  [31:0] info_pc;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [9:0]  info_op_type;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_is_wf;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [4:0]  info_dest;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_result;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_this_exc;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [5:0]  info_exc_type;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_csr_we;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [31:0] info_csr_mask;	// @[src/main/scala/config/Configs.scala:39:24]
  reg  [13:0] info_csr_addr;	// @[src/main/scala/config/Configs.scala:39:24]
  reg         info_valid;	// @[src/main/scala/config/Configs.scala:40:24]
  wire        io_rf_bus_we_0 = info_is_wf & info_valid;	// @[src/main/scala/config/Configs.scala:39:24, :40:24, src/main/scala/stages/WB/IW.scala:52:35]
  wire        io_exc_start_0 = info_this_exc & info_exc_type != 6'h26;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:74:{22,39}]
  wire        io_exc_end_0 = info_this_exc & info_exc_type == 6'h26;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:79:{22,39}]
  always @(posedge clock) begin	// @[src/main/scala/stages/WB/IW.scala:37:7]
    if (reset) begin	// @[src/main/scala/stages/WB/IW.scala:37:7]
      info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_is_wf <= 1'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_result <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_this_exc <= 1'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_exc_type <= 6'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_csr_we <= 1'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      info_valid <= 1'h0;	// @[src/main/scala/config/Configs.scala:40:24]
    end
    else begin	// @[src/main/scala/stages/WB/IW.scala:37:7]
      if (io_flush_en) begin	// @[src/main/scala/stages/WB/IW.scala:38:14]
        info_pc <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_op_type <= 10'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_dest <= 5'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_rkd_value <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_result <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_exc_type <= 6'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_mask <= 32'h0;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_addr <= 14'h0;	// @[src/main/scala/config/Configs.scala:39:24]
      end
      else if (io_from_valid) begin	// @[src/main/scala/stages/WB/IW.scala:38:14]
        info_pc <= io_from_bits_pc;	// @[src/main/scala/config/Configs.scala:39:24]
        info_op_type <= io_from_bits_op_type;	// @[src/main/scala/config/Configs.scala:39:24]
        info_dest <= io_from_bits_dest;	// @[src/main/scala/config/Configs.scala:39:24]
        info_rkd_value <= io_from_bits_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24]
        info_result <= io_from_bits_result;	// @[src/main/scala/config/Configs.scala:39:24]
        info_exc_type <= io_from_bits_exc_type;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_mask <= io_from_bits_csr_mask;	// @[src/main/scala/config/Configs.scala:39:24]
        info_csr_addr <= io_from_bits_csr_addr;	// @[src/main/scala/config/Configs.scala:39:24]
      end
      info_is_wf <= ~io_flush_en & (io_from_valid ? io_from_bits_is_wf : info_is_wf);	// @[src/main/scala/config/Configs.scala:39:24, :48:30, :49:12, src/main/scala/stages/WB/IW.scala:42:21, :43:10]
      info_this_exc <=
        ~io_flush_en & (io_from_valid ? io_from_bits_this_exc : info_this_exc);	// @[src/main/scala/config/Configs.scala:39:24, :48:30, :49:12, src/main/scala/stages/WB/IW.scala:42:21, :43:10]
      info_csr_we <= ~io_flush_en & (io_from_valid ? io_from_bits_csr_we : info_csr_we);	// @[src/main/scala/config/Configs.scala:39:24, :48:30, :49:12, src/main/scala/stages/WB/IW.scala:42:21, :43:10]
      info_valid <= io_from_valid;	// @[src/main/scala/config/Configs.scala:40:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/WB/IW.scala:37:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/WB/IW.scala:37:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/WB/IW.scala:37:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:9];	// @[src/main/scala/stages/WB/IW.scala:37:7]
    initial begin	// @[src/main/scala/stages/WB/IW.scala:37:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/WB/IW.scala:37:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/WB/IW.scala:37:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/WB/IW.scala:37:7]
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/stages/WB/IW.scala:37:7]
        end	// @[src/main/scala/stages/WB/IW.scala:37:7]
        info_pc = _RANDOM[4'h0];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
        info_op_type = _RANDOM[4'h2][13:4];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
        info_is_wf = _RANDOM[4'h2][14];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
        info_dest = _RANDOM[4'h2][21:17];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
        info_rkd_value = {_RANDOM[4'h2][31:22], _RANDOM[4'h3][21:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
        info_result = {_RANDOM[4'h5][31:22], _RANDOM[4'h6][21:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
        info_this_exc = _RANDOM[4'h6][22];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
        info_exc_type = _RANDOM[4'h6][28:23];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
        info_csr_we = _RANDOM[4'h6][29];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
        info_csr_mask = {_RANDOM[4'h6][31:30], _RANDOM[4'h7][29:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
        info_csr_addr = {_RANDOM[4'h7][31:30], _RANDOM[4'h8][11:0]};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
        info_valid = _RANDOM[4'h9][27];	// @[src/main/scala/config/Configs.scala:40:24, src/main/scala/stages/WB/IW.scala:37:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/WB/IW.scala:37:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/WB/IW.scala:37:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_to_bits_pc = info_pc;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_to_bits_exc_type = info_exc_type;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_flush_apply = {5{io_exc_end_0 | io_exc_start_0}};	// @[src/main/scala/stages/WB/IW.scala:37:7, :45:18, :74:{22,56}, :75:20, :79:{22,56}, :80:20]
  assign io_this_exc = info_this_exc;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_ws_we = info_is_wf;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_ws_addr = info_dest;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_ws_data = info_result;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_csr_ws_we = info_csr_we;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_csr_ws_addr = info_csr_addr[4:0];	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7, :70:18]
  assign io_csr_ws_data = info_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_debug_wb_pc = info_pc;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_debug_wb_rf_we = {4{io_rf_bus_we_0}};	// @[src/main/scala/stages/WB/IW.scala:37:7, :52:35, :85:31]
  assign io_debug_wb_rf_wnum = info_dest;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_debug_wb_rf_wdata = info_result;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_rf_bus_we = io_rf_bus_we_0;	// @[src/main/scala/stages/WB/IW.scala:37:7, :52:35]
  assign io_rf_bus_waddr = {9'h0, info_dest};	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7, :54:21]
  assign io_rf_bus_wdata = info_result;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_rcsr_bus_we = info_csr_we;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_rcsr_bus_wmask = info_op_type == 10'h2 ? info_csr_mask : 32'hFFFFFFFF;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7, :58:{27,41}]
  assign io_rcsr_bus_waddr = info_csr_addr;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_rcsr_bus_wdata = info_rkd_value;	// @[src/main/scala/config/Configs.scala:39:24, src/main/scala/stages/WB/IW.scala:37:7]
  assign io_exc_start = io_exc_start_0;	// @[src/main/scala/stages/WB/IW.scala:37:7, :74:22]
  assign io_exc_end = io_exc_end_0;	// @[src/main/scala/stages/WB/IW.scala:37:7, :79:22]
endmodule

module CSR(	// @[src/main/scala/csr/CSR.scala:29:7]
  input         clock,	// @[src/main/scala/csr/CSR.scala:29:7]
                reset,	// @[src/main/scala/csr/CSR.scala:29:7]
                io_re,	// @[src/main/scala/csr/CSR.scala:30:14]
  input  [13:0] io_raddr,	// @[src/main/scala/csr/CSR.scala:30:14]
  input         io_rf_bus_we,	// @[src/main/scala/csr/CSR.scala:30:14]
  input  [31:0] io_rf_bus_wmask,	// @[src/main/scala/csr/CSR.scala:30:14]
  input  [13:0] io_rf_bus_waddr,	// @[src/main/scala/csr/CSR.scala:30:14]
  input  [31:0] io_rf_bus_wdata,	// @[src/main/scala/csr/CSR.scala:30:14]
                io_info_pc,	// @[src/main/scala/csr/CSR.scala:30:14]
  input  [5:0]  io_info_exc_type,	// @[src/main/scala/csr/CSR.scala:30:14]
  input         io_start,	// @[src/main/scala/csr/CSR.scala:30:14]
                io_end,	// @[src/main/scala/csr/CSR.scala:30:14]
  output [31:0] io_rdata,	// @[src/main/scala/csr/CSR.scala:30:14]
  output        io_exc_bus_en,	// @[src/main/scala/csr/CSR.scala:30:14]
  output [31:0] io_exc_bus_pc	// @[src/main/scala/csr/CSR.scala:30:14]
);

  reg  [1:0]  info_datm;	// @[src/main/scala/csr/regs.scala:48:30]
  reg  [1:0]  info_datf;	// @[src/main/scala/csr/regs.scala:48:30]
  reg         info_pg;	// @[src/main/scala/csr/regs.scala:48:30]
  reg         info_da;	// @[src/main/scala/csr/regs.scala:48:30]
  reg         info_ie;	// @[src/main/scala/csr/regs.scala:48:30]
  reg  [1:0]  info_plv;	// @[src/main/scala/csr/regs.scala:48:30]
  reg         info_1_pie;	// @[src/main/scala/csr/regs.scala:74:30]
  reg  [1:0]  info_1_pplv;	// @[src/main/scala/csr/regs.scala:74:30]
  reg         info_2_fpe;	// @[src/main/scala/csr/regs.scala:98:30]
  reg  [1:0]  info_3_lie_12_11;	// @[src/main/scala/csr/regs.scala:122:30]
  reg  [9:0]  info_3_lie_9_0;	// @[src/main/scala/csr/regs.scala:122:30]
  reg         info_4_zero3;	// @[src/main/scala/csr/regs.scala:154:30]
  reg  [8:0]  info_4_esubcode;	// @[src/main/scala/csr/regs.scala:154:30]
  reg  [5:0]  info_4_ecode;	// @[src/main/scala/csr/regs.scala:154:30]
  reg         info_4_is_12;	// @[src/main/scala/csr/regs.scala:154:30]
  reg         info_4_is_11;	// @[src/main/scala/csr/regs.scala:154:30]
  reg  [7:0]  info_4_is_9_2;	// @[src/main/scala/csr/regs.scala:154:30]
  reg  [1:0]  info_4_is_1_0;	// @[src/main/scala/csr/regs.scala:154:30]
  reg  [31:0] info_5_pc;	// @[src/main/scala/csr/regs.scala:170:30]
  reg  [31:0] info_6_vaddr;	// @[src/main/scala/csr/regs.scala:186:30]
  reg  [25:0] info_7_va;	// @[src/main/scala/csr/regs.scala:205:30]
  reg  [31:0] info_8_data;	// @[src/main/scala/csr/regs.scala:221:30]
  reg  [31:0] info_9_data;	// @[src/main/scala/csr/regs.scala:235:30]
  reg  [31:0] info_10_data;	// @[src/main/scala/csr/regs.scala:249:30]
  reg  [31:0] info_11_data;	// @[src/main/scala/csr/regs.scala:263:30]
  reg  [31:0] info_12_tid;	// @[src/main/scala/csr/regs.scala:279:30]
  reg  [25:0] info_13_initval;	// @[src/main/scala/csr/regs.scala:302:30]
  reg         info_13_preiodic;	// @[src/main/scala/csr/regs.scala:302:30]
  reg         info_13_en;	// @[src/main/scala/csr/regs.scala:302:30]
  reg  [27:0] info_14_timeval;	// @[src/main/scala/csr/regs.scala:321:30]
  reg         info_15_clr;	// @[src/main/scala/csr/regs.scala:339:30]
  reg  [27:0] counter;	// @[src/main/scala/csr/CSR.scala:126:29]
  reg         cnt_flag;	// @[src/main/scala/csr/CSR.scala:128:29]
  reg         timeexc_flag;	// @[src/main/scala/csr/CSR.scala:129:29]
  wire        _GEN = counter == 28'h0;	// @[src/main/scala/csr/CSR.scala:126:29, :131:18]
  wire        _GEN_0 = info_13_en & _GEN;	// @[src/main/scala/csr/CSR.scala:129:29, :130:22, :131:{18,27}, :132:22, src/main/scala/csr/regs.scala:302:30]
  wire        timecnt_exc = _GEN_0 & ~cnt_flag & timeexc_flag;	// @[src/main/scala/csr/CSR.scala:125:33, :128:29, :129:29, :130:22, :131:27, :132:22, :135:28]
  wire        start = io_start | timecnt_exc & info_3_lie_12_11[0] & info_ie;	// @[src/main/scala/csr/CSR.scala:125:33, :130:22, :131:27, :132:22, :135:28, :153:{24,40,62,73}, src/main/scala/csr/regs.scala:48:30, :122:30]
  wire [2:0]  wdata_1 =
    io_rf_bus_wdata[2:0] & io_rf_bus_wmask[2:0] | {info_1_pie, info_1_pplv}
    & ~(io_rf_bus_wmask[2:0]);	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/CSR.scala:30:14, :113:55, src/main/scala/csr/regs.scala:74:30]
  wire [12:0] wdata_3 =
    io_rf_bus_wdata[12:0] & io_rf_bus_wmask[12:0]
    | {info_3_lie_12_11, 1'h0, info_3_lie_9_0} & ~(io_rf_bus_wmask[12:0]);	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/CSR.scala:30:14, :113:55, src/main/scala/csr/regs.scala:122:30]
  wire [27:0] wdata_13 =
    io_rf_bus_wdata[27:0] & io_rf_bus_wmask[27:0]
    | {info_13_initval, info_13_preiodic, info_13_en} & ~(io_rf_bus_wmask[27:0]);	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/CSR.scala:30:14, :113:55, src/main/scala/csr/regs.scala:302:30]
  wire [8:0]  wdata =
    io_rf_bus_wdata[8:0] & io_rf_bus_wmask[8:0]
    | {info_datm, info_datf, info_pg, info_da, info_ie, info_plv}
    & ~(io_rf_bus_wmask[8:0]);	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/CSR.scala:30:14, :113:55, src/main/scala/csr/regs.scala:48:30]
  wire        _GEN_1 = io_rf_bus_we & io_rf_bus_waddr == 14'h0;	// @[src/main/scala/csr/CSR.scala:100:21, :110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :48:30]
  wire        _GEN_2 = io_rf_bus_waddr == 14'h5;	// @[src/main/scala/csr/CSR.scala:112:28]
  wire [31:0] wdata_4 =
    io_rf_bus_wdata & io_rf_bus_wmask
    | {info_4_zero3,
       info_4_esubcode,
       info_4_ecode,
       3'h0,
       info_4_is_12,
       info_4_is_11,
       1'h0,
       info_4_is_9_2,
       info_4_is_1_0} & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/CSR.scala:113:55, src/main/scala/csr/regs.scala:154:30]
  wire        _GEN_3 = io_rf_bus_we & _GEN_2;	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :154:30]
  wire        _GEN_4 = io_rf_bus_waddr == 14'h44;	// @[src/main/scala/csr/CSR.scala:112:28]
  wire [31:0] wdata_15 =
    io_rf_bus_wdata & io_rf_bus_wmask | {31'h0, info_15_clr} & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/CSR.scala:113:55, src/main/scala/csr/regs.scala:339:30]
  always @(posedge clock) begin	// @[src/main/scala/csr/CSR.scala:29:7]
    if (reset) begin	// @[src/main/scala/csr/CSR.scala:29:7]
      info_datm <= 2'h0;	// @[src/main/scala/csr/regs.scala:48:30]
      info_datf <= 2'h0;	// @[src/main/scala/csr/regs.scala:48:30]
      info_pg <= 1'h0;	// @[src/main/scala/csr/regs.scala:48:30]
      info_da <= 1'h1;	// @[src/main/scala/csr/regs.scala:48:30]
      info_ie <= 1'h0;	// @[src/main/scala/csr/regs.scala:48:30]
      info_plv <= 2'h0;	// @[src/main/scala/csr/regs.scala:48:30]
      info_1_pie <= 1'h0;	// @[src/main/scala/csr/regs.scala:74:30]
      info_1_pplv <= 2'h0;	// @[src/main/scala/csr/regs.scala:74:30]
      info_2_fpe <= 1'h0;	// @[src/main/scala/csr/regs.scala:98:30]
      info_3_lie_12_11 <= 2'h0;	// @[src/main/scala/csr/regs.scala:122:30]
      info_3_lie_9_0 <= 10'h0;	// @[src/main/scala/csr/regs.scala:122:30]
      info_4_zero3 <= 1'h0;	// @[src/main/scala/csr/regs.scala:154:30]
      info_4_esubcode <= 9'h0;	// @[src/main/scala/csr/regs.scala:154:30]
      info_4_ecode <= 6'h0;	// @[src/main/scala/csr/regs.scala:154:30]
      info_4_is_12 <= 1'h0;	// @[src/main/scala/csr/regs.scala:154:30]
      info_4_is_11 <= 1'h0;	// @[src/main/scala/csr/regs.scala:154:30]
      info_4_is_9_2 <= 8'h0;	// @[src/main/scala/csr/regs.scala:154:30]
      info_4_is_1_0 <= 2'h0;	// @[src/main/scala/csr/regs.scala:154:30]
      info_5_pc <= 32'h0;	// @[src/main/scala/csr/regs.scala:170:30]
      info_6_vaddr <= 32'h0;	// @[src/main/scala/csr/regs.scala:186:30]
      info_7_va <= 26'h0;	// @[src/main/scala/csr/regs.scala:205:30]
      info_8_data <= 32'h0;	// @[src/main/scala/csr/regs.scala:221:30]
      info_9_data <= 32'h0;	// @[src/main/scala/csr/regs.scala:235:30]
      info_10_data <= 32'h0;	// @[src/main/scala/csr/regs.scala:249:30]
      info_11_data <= 32'h0;	// @[src/main/scala/csr/regs.scala:263:30]
      info_12_tid <= 32'h0;	// @[src/main/scala/csr/regs.scala:279:30]
      info_13_initval <= 26'h0;	// @[src/main/scala/csr/regs.scala:302:30]
      info_13_preiodic <= 1'h0;	// @[src/main/scala/csr/regs.scala:302:30]
      info_13_en <= 1'h0;	// @[src/main/scala/csr/regs.scala:302:30]
      info_14_timeval <= 28'h0;	// @[src/main/scala/csr/regs.scala:321:30]
      info_15_clr <= 1'h0;	// @[src/main/scala/csr/regs.scala:339:30]
      counter <= 28'h0;	// @[src/main/scala/csr/CSR.scala:126:29]
      cnt_flag <= 1'h1;	// @[src/main/scala/csr/CSR.scala:128:29]
      timeexc_flag <= 1'h1;	// @[src/main/scala/csr/CSR.scala:129:29]
    end
    else begin	// @[src/main/scala/csr/CSR.scala:29:7]
      if (_GEN_1) begin	// @[src/main/scala/csr/CSR.scala:110:22, :112:38, src/main/scala/csr/regs.scala:21:10, :48:30]
        info_datm <= wdata[8:7];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :48:30]
        info_datf <= wdata[6:5];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :48:30]
        info_pg <= wdata[4];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :48:30]
        info_da <= wdata[3];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :48:30]
      end
      if (io_end) begin	// @[src/main/scala/csr/CSR.scala:30:14]
        info_ie <= info_1_pie;	// @[src/main/scala/csr/regs.scala:48:30, :74:30]
        info_plv <= info_1_pplv;	// @[src/main/scala/csr/regs.scala:48:30, :74:30]
      end
      else begin	// @[src/main/scala/csr/CSR.scala:30:14]
        info_ie <= ~start & (_GEN_1 ? wdata[2] : info_ie);	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/CSR.scala:110:22, :112:38, :153:24, :170:15, :174:20, src/main/scala/csr/regs.scala:21:{10,27}, :48:30]
        if (start)	// @[src/main/scala/csr/CSR.scala:153:24]
          info_plv <= 2'h0;	// @[src/main/scala/csr/regs.scala:48:30]
        else if (_GEN_1)	// @[src/main/scala/csr/CSR.scala:110:22, :112:38, src/main/scala/csr/regs.scala:21:10, :48:30]
          info_plv <= wdata[1:0];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :48:30]
      end
      if (start) begin	// @[src/main/scala/csr/CSR.scala:153:24]
        info_1_pie <= info_ie;	// @[src/main/scala/csr/regs.scala:48:30, :74:30]
        info_1_pplv <= info_plv;	// @[src/main/scala/csr/regs.scala:48:30, :74:30]
        info_4_ecode <= timecnt_exc ? 6'h0 : io_info_exc_type;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/csr/CSR.scala:125:33, :130:22, :131:27, :132:22, :135:28, src/main/scala/csr/regs.scala:154:30]
        info_5_pc <= io_info_pc;	// @[src/main/scala/csr/regs.scala:170:30]
      end
      else begin	// @[src/main/scala/csr/CSR.scala:153:24]
        if (io_rf_bus_we & io_rf_bus_waddr == 14'h1) begin	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :74:30]
          info_1_pie <= wdata_1[2];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :74:30]
          info_1_pplv <= wdata_1[1:0];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :74:30]
        end
        if (_GEN_3)	// @[src/main/scala/csr/CSR.scala:110:22, :112:38, src/main/scala/csr/regs.scala:21:10, :154:30]
          info_4_ecode <= wdata_4[21:16];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :154:30]
        if (io_rf_bus_we & io_rf_bus_waddr == 14'h6)	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :170:30]
          info_5_pc <= io_rf_bus_wdata & io_rf_bus_wmask | info_5_pc & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/regs.scala:170:30]
      end
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h2)	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :98:30]
        info_2_fpe <=
          io_rf_bus_wdata[0] & io_rf_bus_wmask[0] | info_2_fpe & ~(io_rf_bus_wmask[0]);	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/CSR.scala:30:14, src/main/scala/csr/regs.scala:98:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h4) begin	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :122:30]
        info_3_lie_12_11 <= wdata_3[12:11];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :122:30]
        info_3_lie_9_0 <= wdata_3[9:0];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :122:30]
      end
      if (_GEN_3) begin	// @[src/main/scala/csr/CSR.scala:110:22, :112:38, src/main/scala/csr/regs.scala:21:10, :154:30]
        info_4_zero3 <= wdata_4[31];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :154:30]
        info_4_esubcode <= wdata_4[30:22];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :154:30]
        info_4_is_12 <= wdata_4[12];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :154:30]
        info_4_is_9_2 <= wdata_4[9:2];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :154:30]
        info_4_is_1_0 <= wdata_4[1:0];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :154:30]
      end
      info_4_is_11 <=
        _GEN_0 & ~cnt_flag & timeexc_flag
        | (io_rf_bus_we
             ? ~(_GEN_4 & wdata_15 == 32'h1) & (_GEN_2 ? wdata_4[11] : info_4_is_11)
             : info_4_is_11);	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, :116:{42,51}, :117:28, :125:33, :128:29, :129:29, :130:22, :131:27, :132:22, :135:28, src/main/scala/csr/regs.scala:21:27, :154:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h7)	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :186:30]
        info_6_vaddr <=
          io_rf_bus_wdata & io_rf_bus_wmask | info_6_vaddr & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/regs.scala:186:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'hC)	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :205:30]
        info_7_va <=
          io_rf_bus_wdata[31:6] & io_rf_bus_wmask[31:6] | info_7_va
          & ~(io_rf_bus_wmask[31:6]);	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/CSR.scala:30:14, src/main/scala/csr/regs.scala:205:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h30)	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :221:30]
        info_8_data <= io_rf_bus_wdata & io_rf_bus_wmask | info_8_data & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/regs.scala:221:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h31)	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :235:30]
        info_9_data <= io_rf_bus_wdata & io_rf_bus_wmask | info_9_data & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/regs.scala:235:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h32)	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :249:30]
        info_10_data <=
          io_rf_bus_wdata & io_rf_bus_wmask | info_10_data & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/regs.scala:249:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h33)	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :263:30]
        info_11_data <=
          io_rf_bus_wdata & io_rf_bus_wmask | info_11_data & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/regs.scala:263:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h40)	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :279:30]
        info_12_tid <= io_rf_bus_wdata & io_rf_bus_wmask | info_12_tid & ~io_rf_bus_wmask;	// @[src/main/scala/config/Configs.scala:84:{12,20,28,30}, src/main/scala/csr/regs.scala:279:30]
      if (io_rf_bus_we & io_rf_bus_waddr == 14'h41) begin	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :302:30]
        info_13_initval <= wdata_13[27:2];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :302:30]
        info_13_preiodic <= wdata_13[1];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :302:30]
        info_13_en <= wdata_13[0];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :302:30]
      end
      info_14_timeval <= counter;	// @[src/main/scala/csr/CSR.scala:126:29, src/main/scala/csr/regs.scala:321:30]
      if (io_rf_bus_we & _GEN_4)	// @[src/main/scala/csr/CSR.scala:110:22, :112:{28,38}, src/main/scala/csr/regs.scala:21:10, :339:30]
        info_15_clr <= wdata_15[0];	// @[src/main/scala/config/Configs.scala:84:20, src/main/scala/csr/regs.scala:21:27, :339:30]
      if (cnt_flag)	// @[src/main/scala/csr/CSR.scala:128:29]
        counter <= {2'h0, info_13_initval};	// @[src/main/scala/csr/CSR.scala:126:29, :149:13, src/main/scala/csr/regs.scala:302:30]
      else if (info_13_en) begin	// @[src/main/scala/csr/regs.scala:302:30]
        if (_GEN)	// @[src/main/scala/csr/CSR.scala:131:18]
          counter <= {2'h0, info_13_preiodic ? info_13_initval : 26'h0};	// @[src/main/scala/csr/CSR.scala:126:29, :127:25, :141:15, src/main/scala/csr/regs.scala:302:30]
        else	// @[src/main/scala/csr/CSR.scala:131:18]
          counter <= counter - 28'h1;	// @[src/main/scala/csr/CSR.scala:126:29, :143:26]
      end
      cnt_flag <= ~info_13_en | ~(_GEN & cnt_flag) & cnt_flag;	// @[src/main/scala/csr/CSR.scala:128:29, :130:22, :131:{18,27}, :132:22, :133:18, :146:14, src/main/scala/csr/regs.scala:302:30]
      timeexc_flag <= (~_GEN_0 | cnt_flag) & timeexc_flag;	// @[src/main/scala/csr/CSR.scala:128:29, :129:29, :130:22, :131:27, :132:22]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/csr/CSR.scala:29:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/csr/CSR.scala:29:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/csr/CSR.scala:29:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:16];	// @[src/main/scala/csr/CSR.scala:29:7]
    initial begin	// @[src/main/scala/csr/CSR.scala:29:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/csr/CSR.scala:29:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/csr/CSR.scala:29:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/csr/CSR.scala:29:7]
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/csr/CSR.scala:29:7]
        end	// @[src/main/scala/csr/CSR.scala:29:7]
        info_datm = _RANDOM[5'h0][24:23];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:48:30]
        info_datf = _RANDOM[5'h0][26:25];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:48:30]
        info_pg = _RANDOM[5'h0][27];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:48:30]
        info_da = _RANDOM[5'h0][28];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:48:30]
        info_ie = _RANDOM[5'h0][29];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:48:30]
        info_plv = _RANDOM[5'h0][31:30];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:48:30]
        info_1_pie = _RANDOM[5'h1][29];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:74:30]
        info_1_pplv = _RANDOM[5'h1][31:30];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:74:30]
        info_2_fpe = _RANDOM[5'h2][31];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:98:30]
        info_3_lie_12_11 = _RANDOM[5'h3][20:19];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:122:30]
        info_3_lie_9_0 = _RANDOM[5'h3][31:22];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:122:30]
        info_4_zero3 = _RANDOM[5'h4][0];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:154:30]
        info_4_esubcode = _RANDOM[5'h4][9:1];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:154:30]
        info_4_ecode = _RANDOM[5'h4][15:10];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:154:30]
        info_4_is_12 = _RANDOM[5'h4][19];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:154:30]
        info_4_is_11 = _RANDOM[5'h4][20];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:154:30]
        info_4_is_9_2 = _RANDOM[5'h4][29:22];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:154:30]
        info_4_is_1_0 = _RANDOM[5'h4][31:30];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:154:30]
        info_5_pc = _RANDOM[5'h5];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:170:30]
        info_6_vaddr = _RANDOM[5'h6];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:186:30]
        info_7_va = _RANDOM[5'h7][25:0];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:205:30]
        info_8_data = _RANDOM[5'h8];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:221:30]
        info_9_data = _RANDOM[5'h9];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:235:30]
        info_10_data = _RANDOM[5'hA];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:249:30]
        info_11_data = _RANDOM[5'hB];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:263:30]
        info_12_tid = _RANDOM[5'hC];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:279:30]
        info_13_initval = _RANDOM[5'hD][29:4];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:302:30]
        info_13_preiodic = _RANDOM[5'hD][30];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:302:30]
        info_13_en = _RANDOM[5'hD][31];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:302:30]
        info_14_timeval = _RANDOM[5'hE][31:4];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:321:30]
        info_15_clr = _RANDOM[5'hF][31];	// @[src/main/scala/csr/CSR.scala:29:7, src/main/scala/csr/regs.scala:339:30]
        counter = _RANDOM[5'h10][27:0];	// @[src/main/scala/csr/CSR.scala:29:7, :126:29]
        cnt_flag = _RANDOM[5'h10][28];	// @[src/main/scala/csr/CSR.scala:29:7, :126:29, :128:29]
        timeexc_flag = _RANDOM[5'h10][29];	// @[src/main/scala/csr/CSR.scala:29:7, :126:29, :129:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/csr/CSR.scala:29:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/csr/CSR.scala:29:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdata =
    ~io_re | io_raddr == 14'h44
      ? 32'h0
      : io_raddr == 14'h42
          ? {4'h0, info_14_timeval}
          : io_raddr == 14'h41
              ? {4'h0, info_13_initval, info_13_preiodic, info_13_en}
              : io_raddr == 14'h40
                  ? info_12_tid
                  : io_raddr == 14'h33
                      ? info_11_data
                      : io_raddr == 14'h32
                          ? info_10_data
                          : io_raddr == 14'h31
                              ? info_9_data
                              : io_raddr == 14'h30
                                  ? info_8_data
                                  : io_raddr == 14'hC
                                      ? {info_7_va, 6'h0}
                                      : io_raddr == 14'h7
                                          ? info_6_vaddr
                                          : io_raddr == 14'h6
                                              ? info_5_pc
                                              : io_raddr == 14'h5
                                                  ? {info_4_zero3,
                                                     info_4_esubcode,
                                                     info_4_ecode,
                                                     3'h0,
                                                     info_4_is_12,
                                                     info_4_is_11,
                                                     1'h0,
                                                     info_4_is_9_2,
                                                     info_4_is_1_0}
                                                  : io_raddr == 14'h4
                                                      ? {19'h0,
                                                         info_3_lie_12_11,
                                                         1'h0,
                                                         info_3_lie_9_0}
                                                      : io_raddr == 14'h2
                                                          ? {31'h0, info_2_fpe}
                                                          : io_raddr == 14'h1
                                                              ? {29'h0,
                                                                 info_1_pie,
                                                                 info_1_pplv}
                                                              : io_raddr == 14'h0
                                                                  ? {23'h0,
                                                                     info_datm,
                                                                     info_datf,
                                                                     info_pg,
                                                                     info_da,
                                                                     info_ie,
                                                                     info_plv}
                                                                  : 32'h0;	// @[src/main/scala/csr/CSR.scala:29:7, :97:12, :98:15, :100:{21,31}, :101:28, :102:34, src/main/scala/csr/regs.scala:48:30, :74:30, :98:30, :122:30, :154:30, :170:30, :186:30, :205:30, :221:30, :235:30, :249:30, :263:30, :279:30, :302:30, :321:30]
  assign io_exc_bus_en = io_end | start;	// @[src/main/scala/csr/CSR.scala:29:7, :153:24, :170:15, :187:16, :192:19]
  assign io_exc_bus_pc = io_end ? info_5_pc : start ? {info_7_va, 6'h0} : 32'h0;	// @[src/main/scala/csr/CSR.scala:29:7, :153:24, :169:14, :170:15, :184:{19,34}, :187:16, :193:19, src/main/scala/csr/regs.scala:170:30, :205:30]
endmodule

module controller(	// @[src/main/scala/controller/controller.scala:42:7]
  input         io_es_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_es_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_es_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input         io_csr_es_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_csr_es_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_csr_es_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input         io_ms_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_ms_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_ms_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input         io_csr_ms_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_csr_ms_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_csr_ms_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input         io_ws_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_ws_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_ws_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input         io_csr_ws_we,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_csr_ws_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_csr_ws_data,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_ds_reg_info_addr_0,	// @[src/main/scala/controller/controller.scala:43:14]
                io_ds_reg_info_addr_1,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [13:0] io_ds_reg_info_csr_addr,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [31:0] io_ds_reg_info_ini_data_0,	// @[src/main/scala/controller/controller.scala:43:14]
                io_ds_reg_info_ini_data_1,	// @[src/main/scala/controller/controller.scala:43:14]
                io_ds_reg_info_csr_ini_data,	// @[src/main/scala/controller/controller.scala:43:14]
  output [31:0] io_ds_reg_data_data_0,	// @[src/main/scala/controller/controller.scala:43:14]
                io_ds_reg_data_data_1,	// @[src/main/scala/controller/controller.scala:43:14]
                io_ds_reg_data_csr_val,	// @[src/main/scala/controller/controller.scala:43:14]
  output        io_flush_en_1,	// @[src/main/scala/controller/controller.scala:43:14]
                io_flush_en_2,	// @[src/main/scala/controller/controller.scala:43:14]
                io_flush_en_3,	// @[src/main/scala/controller/controller.scala:43:14]
                io_flush_en_4,	// @[src/main/scala/controller/controller.scala:43:14]
  input  [4:0]  io_flush_apply_4	// @[src/main/scala/controller/controller.scala:43:14]
);

  assign io_ds_reg_data_data_0 =
    io_ds_reg_info_addr_0 == io_es_addr & io_es_we & (|io_ds_reg_info_addr_0)
      ? io_es_data
      : io_ds_reg_info_addr_0 == io_ms_addr & io_ms_we & (|io_ds_reg_info_addr_0)
          ? io_ms_data
          : io_ds_reg_info_addr_0 == io_ws_addr & io_ws_we & (|io_ds_reg_info_addr_0)
              ? io_ws_data
              : io_ds_reg_info_ini_data_0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/controller/controller.scala:42:7, :72:{15,30,42,50}, :73:{15,30,42}, :74:{15,30,42}]
  assign io_ds_reg_data_data_1 =
    io_ds_reg_info_addr_1 == io_es_addr & io_es_we & (|io_ds_reg_info_addr_1)
      ? io_es_data
      : io_ds_reg_info_addr_1 == io_ms_addr & io_ms_we & (|io_ds_reg_info_addr_1)
          ? io_ms_data
          : io_ds_reg_info_addr_1 == io_ws_addr & io_ws_we & (|io_ds_reg_info_addr_1)
              ? io_ws_data
              : io_ds_reg_info_ini_data_1;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/controller/controller.scala:42:7, :72:{15,30,42,50}, :73:{15,30,42}, :74:{15,30,42}]
  assign io_ds_reg_data_csr_val =
    io_ds_reg_info_csr_addr == {9'h0, io_csr_es_addr} & io_csr_es_we
      ? io_csr_es_data
      : io_ds_reg_info_csr_addr == {9'h0, io_csr_ms_addr} & io_csr_ms_we
          ? io_csr_ms_data
          : io_ds_reg_info_csr_addr == {9'h0, io_csr_ws_addr} & io_csr_ws_we
              ? io_csr_ws_data
              : io_ds_reg_info_csr_ini_data;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/controller/controller.scala:42:7, :61:{15,34}, :62:{15,34}, :63:{15,34}]
  assign io_flush_en_1 = io_flush_apply_4[1];	// @[src/main/scala/controller/controller.scala:42:7, :45:36]
  assign io_flush_en_2 = io_flush_apply_4[2];	// @[src/main/scala/controller/controller.scala:42:7, :45:36]
  assign io_flush_en_3 = io_flush_apply_4[3];	// @[src/main/scala/controller/controller.scala:42:7, :45:36]
  assign io_flush_en_4 = io_flush_apply_4[4];	// @[src/main/scala/controller/controller.scala:42:7, :45:36]
endmodule

module Top(	// @[src/main/scala/stages/Top.scala:32:7]
  input         clock,	// @[src/main/scala/stages/Top.scala:32:7]
                reset,	// @[src/main/scala/stages/Top.scala:32:7]
  output        io_inst_sram_en,	// @[src/main/scala/stages/Top.scala:33:14]
  output [3:0]  io_inst_sram_we,	// @[src/main/scala/stages/Top.scala:33:14]
  output [31:0] io_inst_sram_addr,	// @[src/main/scala/stages/Top.scala:33:14]
                io_inst_sram_wdata,	// @[src/main/scala/stages/Top.scala:33:14]
  input  [31:0] io_inst_sram_rdata,	// @[src/main/scala/stages/Top.scala:33:14]
  output        io_data_sram_en,	// @[src/main/scala/stages/Top.scala:33:14]
  output [3:0]  io_data_sram_we,	// @[src/main/scala/stages/Top.scala:33:14]
  output [31:0] io_data_sram_addr,	// @[src/main/scala/stages/Top.scala:33:14]
                io_data_sram_wdata,	// @[src/main/scala/stages/Top.scala:33:14]
  input  [31:0] io_data_sram_rdata,	// @[src/main/scala/stages/Top.scala:33:14]
  output [31:0] io_debug_wb_pc,	// @[src/main/scala/stages/Top.scala:33:14]
  output [3:0]  io_debug_wb_rf_we,	// @[src/main/scala/stages/Top.scala:33:14]
  output [4:0]  io_debug_wb_rf_wnum,	// @[src/main/scala/stages/Top.scala:33:14]
  output [31:0] io_debug_wb_rf_wdata	// @[src/main/scala/stages/Top.scala:33:14]
);

  wire [31:0] _ctrl_io_ds_reg_data_data_0;	// @[src/main/scala/stages/Top.scala:41:20]
  wire [31:0] _ctrl_io_ds_reg_data_data_1;	// @[src/main/scala/stages/Top.scala:41:20]
  wire [31:0] _ctrl_io_ds_reg_data_csr_val;	// @[src/main/scala/stages/Top.scala:41:20]
  wire        _ctrl_io_flush_en_1;	// @[src/main/scala/stages/Top.scala:41:20]
  wire        _ctrl_io_flush_en_2;	// @[src/main/scala/stages/Top.scala:41:20]
  wire        _ctrl_io_flush_en_3;	// @[src/main/scala/stages/Top.scala:41:20]
  wire        _ctrl_io_flush_en_4;	// @[src/main/scala/stages/Top.scala:41:20]
  wire [31:0] _csr_io_rdata;	// @[src/main/scala/stages/Top.scala:40:20]
  wire        _csr_io_exc_bus_en;	// @[src/main/scala/stages/Top.scala:40:20]
  wire [31:0] _csr_io_exc_bus_pc;	// @[src/main/scala/stages/Top.scala:40:20]
  wire [31:0] _ws_io_to_bits_pc;	// @[src/main/scala/stages/Top.scala:39:20]
  wire [5:0]  _ws_io_to_bits_exc_type;	// @[src/main/scala/stages/Top.scala:39:20]
  wire [4:0]  _ws_io_flush_apply;	// @[src/main/scala/stages/Top.scala:39:20]
  wire        _ws_io_this_exc;	// @[src/main/scala/stages/Top.scala:39:20]
  wire        _ws_io_ws_we;	// @[src/main/scala/stages/Top.scala:39:20]
  wire [4:0]  _ws_io_ws_addr;	// @[src/main/scala/stages/Top.scala:39:20]
  wire [31:0] _ws_io_ws_data;	// @[src/main/scala/stages/Top.scala:39:20]
  wire        _ws_io_csr_ws_we;	// @[src/main/scala/stages/Top.scala:39:20]
  wire [4:0]  _ws_io_csr_ws_addr;	// @[src/main/scala/stages/Top.scala:39:20]
  wire [31:0] _ws_io_csr_ws_data;	// @[src/main/scala/stages/Top.scala:39:20]
  wire        _ws_io_rf_bus_we;	// @[src/main/scala/stages/Top.scala:39:20]
  wire [13:0] _ws_io_rf_bus_waddr;	// @[src/main/scala/stages/Top.scala:39:20]
  wire [31:0] _ws_io_rf_bus_wdata;	// @[src/main/scala/stages/Top.scala:39:20]
  wire        _ws_io_rcsr_bus_we;	// @[src/main/scala/stages/Top.scala:39:20]
  wire [31:0] _ws_io_rcsr_bus_wmask;	// @[src/main/scala/stages/Top.scala:39:20]
  wire [13:0] _ws_io_rcsr_bus_waddr;	// @[src/main/scala/stages/Top.scala:39:20]
  wire [31:0] _ws_io_rcsr_bus_wdata;	// @[src/main/scala/stages/Top.scala:39:20]
  wire        _ws_io_exc_start;	// @[src/main/scala/stages/Top.scala:39:20]
  wire        _ws_io_exc_end;	// @[src/main/scala/stages/Top.scala:39:20]
  wire        _ms_io_to_valid;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [31:0] _ms_io_to_bits_pc;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [9:0]  _ms_io_to_bits_op_type;	// @[src/main/scala/stages/Top.scala:38:20]
  wire        _ms_io_to_bits_is_wf;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [4:0]  _ms_io_to_bits_dest;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [31:0] _ms_io_to_bits_rkd_value;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [31:0] _ms_io_to_bits_result;	// @[src/main/scala/stages/Top.scala:38:20]
  wire        _ms_io_to_bits_this_exc;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [5:0]  _ms_io_to_bits_exc_type;	// @[src/main/scala/stages/Top.scala:38:20]
  wire        _ms_io_to_bits_csr_we;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [31:0] _ms_io_to_bits_csr_mask;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [13:0] _ms_io_to_bits_csr_addr;	// @[src/main/scala/stages/Top.scala:38:20]
  wire        _ms_io_this_exc;	// @[src/main/scala/stages/Top.scala:38:20]
  wire        _ms_io_ms_we;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [4:0]  _ms_io_ms_addr;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [31:0] _ms_io_ms_data;	// @[src/main/scala/stages/Top.scala:38:20]
  wire        _ms_io_csr_ms_we;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [4:0]  _ms_io_csr_ms_addr;	// @[src/main/scala/stages/Top.scala:38:20]
  wire [31:0] _ms_io_csr_ms_data;	// @[src/main/scala/stages/Top.scala:38:20]
  wire        _es_io_from_ready;	// @[src/main/scala/stages/Top.scala:37:20]
  wire        _es_io_to_valid;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [31:0] _es_io_to_bits_pc;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [3:0]  _es_io_to_bits_func_type;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [9:0]  _es_io_to_bits_op_type;	// @[src/main/scala/stages/Top.scala:37:20]
  wire        _es_io_to_bits_is_wf;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [1:0]  _es_io_to_bits_piece;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [4:0]  _es_io_to_bits_dest;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [31:0] _es_io_to_bits_rkd_value;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [31:0] _es_io_to_bits_result;	// @[src/main/scala/stages/Top.scala:37:20]
  wire        _es_io_to_bits_this_exc;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [5:0]  _es_io_to_bits_exc_type;	// @[src/main/scala/stages/Top.scala:37:20]
  wire        _es_io_to_bits_csr_we;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [31:0] _es_io_to_bits_csr_mask;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [13:0] _es_io_to_bits_csr_addr;	// @[src/main/scala/stages/Top.scala:37:20]
  wire        _es_io_this_exc;	// @[src/main/scala/stages/Top.scala:37:20]
  wire        _es_io_es_we;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [4:0]  _es_io_es_addr;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [31:0] _es_io_es_data;	// @[src/main/scala/stages/Top.scala:37:20]
  wire        _es_io_csr_es_we;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [4:0]  _es_io_csr_es_addr;	// @[src/main/scala/stages/Top.scala:37:20]
  wire [31:0] _es_io_csr_es_data;	// @[src/main/scala/stages/Top.scala:37:20]
  wire        _ds_io_from_ready;	// @[src/main/scala/stages/Top.scala:36:20]
  wire        _ds_io_to_valid;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [31:0] _ds_io_to_bits_pc;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [3:0]  _ds_io_to_bits_func_type;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [9:0]  _ds_io_to_bits_op_type;	// @[src/main/scala/stages/Top.scala:36:20]
  wire        _ds_io_to_bits_is_wf;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [4:0]  _ds_io_to_bits_dest;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [31:0] _ds_io_to_bits_rkd_value;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [31:0] _ds_io_to_bits_src1;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [31:0] _ds_io_to_bits_src2;	// @[src/main/scala/stages/Top.scala:36:20]
  wire        _ds_io_to_bits_this_exc;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [5:0]  _ds_io_to_bits_exc_type;	// @[src/main/scala/stages/Top.scala:36:20]
  wire        _ds_io_to_bits_csr_we;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [31:0] _ds_io_to_bits_csr_mask;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [13:0] _ds_io_to_bits_csr_addr;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [31:0] _ds_io_to_bits_csr_val;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [4:0]  _ds_io_ds_reg_info_addr_0;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [4:0]  _ds_io_ds_reg_info_addr_1;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [13:0] _ds_io_ds_reg_info_csr_addr;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [31:0] _ds_io_ds_reg_info_ini_data_0;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [31:0] _ds_io_ds_reg_info_ini_data_1;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [31:0] _ds_io_ds_reg_info_csr_ini_data;	// @[src/main/scala/stages/Top.scala:36:20]
  wire        _ds_io_csr_re;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [13:0] _ds_io_csr_raddr;	// @[src/main/scala/stages/Top.scala:36:20]
  wire        _ds_io_br_bus_br_taken;	// @[src/main/scala/stages/Top.scala:36:20]
  wire [31:0] _ds_io_br_bus_br_target;	// @[src/main/scala/stages/Top.scala:36:20]
  wire        _fs_io_to_valid;	// @[src/main/scala/stages/Top.scala:35:20]
  wire [31:0] _fs_io_to_bits_pc;	// @[src/main/scala/stages/Top.scala:35:20]
  wire [31:0] _fs_io_to_bits_inst;	// @[src/main/scala/stages/Top.scala:35:20]
  wire        _fs_io_to_bits_this_exc;	// @[src/main/scala/stages/Top.scala:35:20]
  wire [5:0]  _fs_io_to_bits_exc_type;	// @[src/main/scala/stages/Top.scala:35:20]
  reg         fs_io_from_valid_REG;	// @[src/main/scala/stages/Top.scala:43:35]
  always @(posedge clock)	// @[src/main/scala/stages/Top.scala:32:7]
    fs_io_from_valid_REG <= ~reset;	// @[src/main/scala/stages/Top.scala:43:{35,36}]
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/stages/Top.scala:32:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/Top.scala:32:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/stages/Top.scala:32:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/stages/Top.scala:32:7]
    initial begin	// @[src/main/scala/stages/Top.scala:32:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/Top.scala:32:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/stages/Top.scala:32:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/stages/Top.scala:32:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/stages/Top.scala:32:7]
        fs_io_from_valid_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/stages/Top.scala:32:7, :43:35]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/Top.scala:32:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/stages/Top.scala:32:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IF fs (	// @[src/main/scala/stages/Top.scala:35:20]
    .clock               (clock),
    .reset               (reset),
    .io_from_valid       (fs_io_from_valid_REG & ~reset),	// @[src/main/scala/stages/Top.scala:43:{35,36,51}]
    .io_to_ready         (_ds_io_from_ready),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_to_valid         (_fs_io_to_valid),
    .io_to_bits_pc       (_fs_io_to_bits_pc),
    .io_to_bits_inst     (_fs_io_to_bits_inst),
    .io_to_bits_this_exc (_fs_io_to_bits_this_exc),
    .io_to_bits_exc_type (_fs_io_to_bits_exc_type),
    .io_exc_bus_en       (_csr_io_exc_bus_en),	// @[src/main/scala/stages/Top.scala:40:20]
    .io_exc_bus_pc       (_csr_io_exc_bus_pc),	// @[src/main/scala/stages/Top.scala:40:20]
    .io_br_bus_br_taken  (_ds_io_br_bus_br_taken),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_br_bus_br_target (_ds_io_br_bus_br_target),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_inst_sram_en     (io_inst_sram_en),
    .io_inst_sram_addr   (io_inst_sram_addr),
    .io_inst_sram_rdata  (io_inst_sram_rdata)
  );	// @[src/main/scala/stages/Top.scala:35:20]
  ID ds (	// @[src/main/scala/stages/Top.scala:36:20]
    .clock                       (clock),
    .reset                       (reset),
    .io_from_ready               (_ds_io_from_ready),
    .io_from_valid               (_fs_io_to_valid),	// @[src/main/scala/stages/Top.scala:35:20]
    .io_from_bits_pc             (_fs_io_to_bits_pc),	// @[src/main/scala/stages/Top.scala:35:20]
    .io_from_bits_inst           (_fs_io_to_bits_inst),	// @[src/main/scala/stages/Top.scala:35:20]
    .io_from_bits_this_exc       (_fs_io_to_bits_this_exc),	// @[src/main/scala/stages/Top.scala:35:20]
    .io_from_bits_exc_type       (_fs_io_to_bits_exc_type),	// @[src/main/scala/stages/Top.scala:35:20]
    .io_to_ready                 (_es_io_from_ready),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_to_valid                 (_ds_io_to_valid),
    .io_to_bits_pc               (_ds_io_to_bits_pc),
    .io_to_bits_func_type        (_ds_io_to_bits_func_type),
    .io_to_bits_op_type          (_ds_io_to_bits_op_type),
    .io_to_bits_is_wf            (_ds_io_to_bits_is_wf),
    .io_to_bits_dest             (_ds_io_to_bits_dest),
    .io_to_bits_rkd_value        (_ds_io_to_bits_rkd_value),
    .io_to_bits_src1             (_ds_io_to_bits_src1),
    .io_to_bits_src2             (_ds_io_to_bits_src2),
    .io_to_bits_this_exc         (_ds_io_to_bits_this_exc),
    .io_to_bits_exc_type         (_ds_io_to_bits_exc_type),
    .io_to_bits_csr_we           (_ds_io_to_bits_csr_we),
    .io_to_bits_csr_mask         (_ds_io_to_bits_csr_mask),
    .io_to_bits_csr_addr         (_ds_io_to_bits_csr_addr),
    .io_to_bits_csr_val          (_ds_io_to_bits_csr_val),
    .io_flush_en                 (_ctrl_io_flush_en_1),	// @[src/main/scala/stages/Top.scala:41:20]
    .io_has_exc                  (_es_io_this_exc | _ms_io_this_exc | _ws_io_this_exc),	// @[src/main/scala/stages/Top.scala:37:20, :38:20, :39:20, :57:{39,57}]
    .io_ds_reg_info_addr_0       (_ds_io_ds_reg_info_addr_0),
    .io_ds_reg_info_addr_1       (_ds_io_ds_reg_info_addr_1),
    .io_ds_reg_info_csr_addr     (_ds_io_ds_reg_info_csr_addr),
    .io_ds_reg_info_ini_data_0   (_ds_io_ds_reg_info_ini_data_0),
    .io_ds_reg_info_ini_data_1   (_ds_io_ds_reg_info_ini_data_1),
    .io_ds_reg_info_csr_ini_data (_ds_io_ds_reg_info_csr_ini_data),
    .io_ds_reg_data_data_0       (_ctrl_io_ds_reg_data_data_0),	// @[src/main/scala/stages/Top.scala:41:20]
    .io_ds_reg_data_data_1       (_ctrl_io_ds_reg_data_data_1),	// @[src/main/scala/stages/Top.scala:41:20]
    .io_ds_reg_data_csr_val      (_ctrl_io_ds_reg_data_csr_val),	// @[src/main/scala/stages/Top.scala:41:20]
    .io_csr_re                   (_ds_io_csr_re),
    .io_csr_raddr                (_ds_io_csr_raddr),
    .io_csr_rdata                (_csr_io_rdata),	// @[src/main/scala/stages/Top.scala:40:20]
    .io_rf_bus_we                (_ws_io_rf_bus_we),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_rf_bus_waddr             (_ws_io_rf_bus_waddr),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_rf_bus_wdata             (_ws_io_rf_bus_wdata),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_br_bus_br_taken          (_ds_io_br_bus_br_taken),
    .io_br_bus_br_target         (_ds_io_br_bus_br_target)
  );	// @[src/main/scala/stages/Top.scala:36:20]
  IE es (	// @[src/main/scala/stages/Top.scala:37:20]
    .clock                  (clock),
    .reset                  (reset),
    .io_from_ready          (_es_io_from_ready),
    .io_from_valid          (_ds_io_to_valid),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_pc        (_ds_io_to_bits_pc),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_func_type (_ds_io_to_bits_func_type),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_op_type   (_ds_io_to_bits_op_type),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_is_wf     (_ds_io_to_bits_is_wf),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_dest      (_ds_io_to_bits_dest),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_rkd_value (_ds_io_to_bits_rkd_value),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_src1      (_ds_io_to_bits_src1),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_src2      (_ds_io_to_bits_src2),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_this_exc  (_ds_io_to_bits_this_exc),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_exc_type  (_ds_io_to_bits_exc_type),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_csr_we    (_ds_io_to_bits_csr_we),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_csr_mask  (_ds_io_to_bits_csr_mask),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_csr_addr  (_ds_io_to_bits_csr_addr),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_from_bits_csr_val   (_ds_io_to_bits_csr_val),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_to_valid            (_es_io_to_valid),
    .io_to_bits_pc          (_es_io_to_bits_pc),
    .io_to_bits_func_type   (_es_io_to_bits_func_type),
    .io_to_bits_op_type     (_es_io_to_bits_op_type),
    .io_to_bits_is_wf       (_es_io_to_bits_is_wf),
    .io_to_bits_piece       (_es_io_to_bits_piece),
    .io_to_bits_dest        (_es_io_to_bits_dest),
    .io_to_bits_rkd_value   (_es_io_to_bits_rkd_value),
    .io_to_bits_result      (_es_io_to_bits_result),
    .io_to_bits_this_exc    (_es_io_to_bits_this_exc),
    .io_to_bits_exc_type    (_es_io_to_bits_exc_type),
    .io_to_bits_csr_we      (_es_io_to_bits_csr_we),
    .io_to_bits_csr_mask    (_es_io_to_bits_csr_mask),
    .io_to_bits_csr_addr    (_es_io_to_bits_csr_addr),
    .io_flush_en            (_ctrl_io_flush_en_2),	// @[src/main/scala/stages/Top.scala:41:20]
    .io_this_exc            (_es_io_this_exc),
    .io_has_exc             (_ms_io_this_exc | _ws_io_this_exc),	// @[src/main/scala/stages/Top.scala:38:20, :39:20, :62:39]
    .io_es_we               (_es_io_es_we),
    .io_es_addr             (_es_io_es_addr),
    .io_es_data             (_es_io_es_data),
    .io_csr_es_we           (_es_io_csr_es_we),
    .io_csr_es_addr         (_es_io_csr_es_addr),
    .io_csr_es_data         (_es_io_csr_es_data),
    .io_ds_reg_info_addr_0  (_ds_io_ds_reg_info_addr_0),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_ds_reg_info_addr_1  (_ds_io_ds_reg_info_addr_1),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_data_sram_we        (io_data_sram_we),
    .io_data_sram_addr      (io_data_sram_addr),
    .io_data_sram_wdata     (io_data_sram_wdata)
  );	// @[src/main/scala/stages/Top.scala:37:20]
  IM ms (	// @[src/main/scala/stages/Top.scala:38:20]
    .clock                  (clock),
    .reset                  (reset),
    .io_from_valid          (_es_io_to_valid),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_pc        (_es_io_to_bits_pc),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_func_type (_es_io_to_bits_func_type),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_op_type   (_es_io_to_bits_op_type),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_is_wf     (_es_io_to_bits_is_wf),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_piece     (_es_io_to_bits_piece),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_dest      (_es_io_to_bits_dest),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_rkd_value (_es_io_to_bits_rkd_value),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_result    (_es_io_to_bits_result),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_this_exc  (_es_io_to_bits_this_exc),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_exc_type  (_es_io_to_bits_exc_type),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_csr_we    (_es_io_to_bits_csr_we),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_csr_mask  (_es_io_to_bits_csr_mask),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_from_bits_csr_addr  (_es_io_to_bits_csr_addr),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_to_valid            (_ms_io_to_valid),
    .io_to_bits_pc          (_ms_io_to_bits_pc),
    .io_to_bits_op_type     (_ms_io_to_bits_op_type),
    .io_to_bits_is_wf       (_ms_io_to_bits_is_wf),
    .io_to_bits_dest        (_ms_io_to_bits_dest),
    .io_to_bits_rkd_value   (_ms_io_to_bits_rkd_value),
    .io_to_bits_result      (_ms_io_to_bits_result),
    .io_to_bits_this_exc    (_ms_io_to_bits_this_exc),
    .io_to_bits_exc_type    (_ms_io_to_bits_exc_type),
    .io_to_bits_csr_we      (_ms_io_to_bits_csr_we),
    .io_to_bits_csr_mask    (_ms_io_to_bits_csr_mask),
    .io_to_bits_csr_addr    (_ms_io_to_bits_csr_addr),
    .io_flush_en            (_ctrl_io_flush_en_3),	// @[src/main/scala/stages/Top.scala:41:20]
    .io_this_exc            (_ms_io_this_exc),
    .io_has_exc             (_ws_io_this_exc),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_ms_we               (_ms_io_ms_we),
    .io_ms_addr             (_ms_io_ms_addr),
    .io_ms_data             (_ms_io_ms_data),
    .io_csr_ms_we           (_ms_io_csr_ms_we),
    .io_csr_ms_addr         (_ms_io_csr_ms_addr),
    .io_csr_ms_data         (_ms_io_csr_ms_data),
    .io_data_sram_rdata     (io_data_sram_rdata)
  );	// @[src/main/scala/stages/Top.scala:38:20]
  IW ws (	// @[src/main/scala/stages/Top.scala:39:20]
    .clock                  (clock),
    .reset                  (reset),
    .io_from_valid          (_ms_io_to_valid),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_from_bits_pc        (_ms_io_to_bits_pc),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_from_bits_op_type   (_ms_io_to_bits_op_type),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_from_bits_is_wf     (_ms_io_to_bits_is_wf),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_from_bits_dest      (_ms_io_to_bits_dest),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_from_bits_rkd_value (_ms_io_to_bits_rkd_value),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_from_bits_result    (_ms_io_to_bits_result),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_from_bits_this_exc  (_ms_io_to_bits_this_exc),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_from_bits_exc_type  (_ms_io_to_bits_exc_type),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_from_bits_csr_we    (_ms_io_to_bits_csr_we),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_from_bits_csr_mask  (_ms_io_to_bits_csr_mask),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_from_bits_csr_addr  (_ms_io_to_bits_csr_addr),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_to_bits_pc          (_ws_io_to_bits_pc),
    .io_to_bits_exc_type    (_ws_io_to_bits_exc_type),
    .io_flush_en            (_ctrl_io_flush_en_4),	// @[src/main/scala/stages/Top.scala:41:20]
    .io_flush_apply         (_ws_io_flush_apply),
    .io_this_exc            (_ws_io_this_exc),
    .io_ws_we               (_ws_io_ws_we),
    .io_ws_addr             (_ws_io_ws_addr),
    .io_ws_data             (_ws_io_ws_data),
    .io_csr_ws_we           (_ws_io_csr_ws_we),
    .io_csr_ws_addr         (_ws_io_csr_ws_addr),
    .io_csr_ws_data         (_ws_io_csr_ws_data),
    .io_debug_wb_pc         (io_debug_wb_pc),
    .io_debug_wb_rf_we      (io_debug_wb_rf_we),
    .io_debug_wb_rf_wnum    (io_debug_wb_rf_wnum),
    .io_debug_wb_rf_wdata   (io_debug_wb_rf_wdata),
    .io_rf_bus_we           (_ws_io_rf_bus_we),
    .io_rf_bus_waddr        (_ws_io_rf_bus_waddr),
    .io_rf_bus_wdata        (_ws_io_rf_bus_wdata),
    .io_rcsr_bus_we         (_ws_io_rcsr_bus_we),
    .io_rcsr_bus_wmask      (_ws_io_rcsr_bus_wmask),
    .io_rcsr_bus_waddr      (_ws_io_rcsr_bus_waddr),
    .io_rcsr_bus_wdata      (_ws_io_rcsr_bus_wdata),
    .io_exc_start           (_ws_io_exc_start),
    .io_exc_end             (_ws_io_exc_end)
  );	// @[src/main/scala/stages/Top.scala:39:20]
  CSR csr (	// @[src/main/scala/stages/Top.scala:40:20]
    .clock            (clock),
    .reset            (reset),
    .io_re            (_ds_io_csr_re),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_raddr         (_ds_io_csr_raddr),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_rf_bus_we     (_ws_io_rcsr_bus_we),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_rf_bus_wmask  (_ws_io_rcsr_bus_wmask),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_rf_bus_waddr  (_ws_io_rcsr_bus_waddr),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_rf_bus_wdata  (_ws_io_rcsr_bus_wdata),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_info_pc       (_ws_io_to_bits_pc),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_info_exc_type (_ws_io_to_bits_exc_type),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_start         (_ws_io_exc_start),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_end           (_ws_io_exc_end),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_rdata         (_csr_io_rdata),
    .io_exc_bus_en    (_csr_io_exc_bus_en),
    .io_exc_bus_pc    (_csr_io_exc_bus_pc)
  );	// @[src/main/scala/stages/Top.scala:40:20]
  controller ctrl (	// @[src/main/scala/stages/Top.scala:41:20]
    .io_es_we                    (_es_io_es_we),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_es_addr                  (_es_io_es_addr),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_es_data                  (_es_io_es_data),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_csr_es_we                (_es_io_csr_es_we),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_csr_es_addr              (_es_io_csr_es_addr),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_csr_es_data              (_es_io_csr_es_data),	// @[src/main/scala/stages/Top.scala:37:20]
    .io_ms_we                    (_ms_io_ms_we),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_ms_addr                  (_ms_io_ms_addr),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_ms_data                  (_ms_io_ms_data),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_csr_ms_we                (_ms_io_csr_ms_we),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_csr_ms_addr              (_ms_io_csr_ms_addr),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_csr_ms_data              (_ms_io_csr_ms_data),	// @[src/main/scala/stages/Top.scala:38:20]
    .io_ws_we                    (_ws_io_ws_we),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_ws_addr                  (_ws_io_ws_addr),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_ws_data                  (_ws_io_ws_data),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_csr_ws_we                (_ws_io_csr_ws_we),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_csr_ws_addr              (_ws_io_csr_ws_addr),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_csr_ws_data              (_ws_io_csr_ws_data),	// @[src/main/scala/stages/Top.scala:39:20]
    .io_ds_reg_info_addr_0       (_ds_io_ds_reg_info_addr_0),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_ds_reg_info_addr_1       (_ds_io_ds_reg_info_addr_1),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_ds_reg_info_csr_addr     (_ds_io_ds_reg_info_csr_addr),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_ds_reg_info_ini_data_0   (_ds_io_ds_reg_info_ini_data_0),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_ds_reg_info_ini_data_1   (_ds_io_ds_reg_info_ini_data_1),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_ds_reg_info_csr_ini_data (_ds_io_ds_reg_info_csr_ini_data),	// @[src/main/scala/stages/Top.scala:36:20]
    .io_ds_reg_data_data_0       (_ctrl_io_ds_reg_data_data_0),
    .io_ds_reg_data_data_1       (_ctrl_io_ds_reg_data_data_1),
    .io_ds_reg_data_csr_val      (_ctrl_io_ds_reg_data_csr_val),
    .io_flush_en_1               (_ctrl_io_flush_en_1),
    .io_flush_en_2               (_ctrl_io_flush_en_2),
    .io_flush_en_3               (_ctrl_io_flush_en_3),
    .io_flush_en_4               (_ctrl_io_flush_en_4),
    .io_flush_apply_4            (_ws_io_flush_apply)	// @[src/main/scala/stages/Top.scala:39:20]
  );	// @[src/main/scala/stages/Top.scala:41:20]
  assign io_inst_sram_we = 4'h0;	// @[src/main/scala/stages/Top.scala:32:7, :35:20, :36:20]
  assign io_inst_sram_wdata = 32'h0;	// @[src/main/scala/stages/Top.scala:32:7, :35:20, :36:20]
  assign io_data_sram_en = 1'h1;	// @[src/main/scala/stages/Top.scala:32:7]
endmodule

