Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 21:21:02 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions/post_route_timing.rpt
| Design       : fpu_exceptions
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
underflow_trigger_reg/C        out_0_reg[10]/R                7.501         
underflow_trigger_reg/C        out_0_reg[14]/R                7.501         
underflow_trigger_reg/C        out_0_reg[15]/R                7.501         
underflow_trigger_reg/C        out_0_reg[43]/R                7.501         
underflow_trigger_reg/C        out_0_reg[44]/R                7.501         
underflow_trigger_reg/C        out_0_reg[48]/R                7.501         
underflow_trigger_reg/C        out_0_reg[49]/R                7.501         
underflow_trigger_reg/C        out_0_reg[9]/R                 7.501         
underflow_trigger_reg/C        out_0_reg[19]/R                7.557         
underflow_trigger_reg/C        out_0_reg[20]/R                7.557         
underflow_trigger_reg/C        out_0_reg[21]/R                7.557         
underflow_trigger_reg/C        out_0_reg[27]/R                7.557         
underflow_trigger_reg/C        out_0_reg[31]/R                7.557         
underflow_trigger_reg/C        out_0_reg[37]/R                7.557         
underflow_trigger_reg/C        out_0_reg[38]/R                7.557         
underflow_trigger_reg/C        out_0_reg[39]/R                7.557         
underflow_trigger_reg/C        out_0_reg[4]/R                 7.564         
underflow_trigger_reg/C        out_0_reg[50]/R                7.564         
underflow_trigger_reg/C        out_0_reg[54]/R                7.564         
underflow_trigger_reg/C        out_0_reg[58]/R                7.564         
underflow_trigger_reg/C        out_0_reg[62]/R                7.564         
underflow_trigger_reg/C        out_0_reg[8]/R                 7.564         
underflow_trigger_reg/C        out_0_reg[12]/R                7.567         
underflow_trigger_reg/C        out_0_reg[13]/R                7.567         
underflow_trigger_reg/C        out_0_reg[45]/R                7.567         
underflow_trigger_reg/C        out_0_reg[46]/R                7.567         
underflow_trigger_reg/C        out_0_reg[25]/R                7.582         
underflow_trigger_reg/C        out_0_reg[33]/R                7.582         
underflow_trigger_reg/C        out_0_reg[11]/R                7.583         
underflow_trigger_reg/C        out_0_reg[1]/R                 7.583         
underflow_trigger_reg/C        out_0_reg[47]/R                7.583         
underflow_trigger_reg/C        out_0_reg[57]/R                7.583         
underflow_trigger_reg/C        out_0_reg[3]/R                 7.623         
underflow_trigger_reg/C        out_0_reg[52]/R                7.623         
underflow_trigger_reg/C        out_0_reg[53]/R                7.623         
underflow_trigger_reg/C        out_0_reg[55]/R                7.623         
underflow_trigger_reg/C        out_0_reg[5]/R                 7.623         
underflow_trigger_reg/C        out_0_reg[6]/R                 7.623         
underflow_trigger_reg/C        out_0_reg[24]/R                7.641         
underflow_trigger_reg/C        out_0_reg[34]/R                7.641         
underflow_trigger_reg/C        out_0_reg[16]/R                7.687         
underflow_trigger_reg/C        out_0_reg[2]/R                 7.687         
underflow_trigger_reg/C        out_0_reg[42]/R                7.687         
underflow_trigger_reg/C        out_0_reg[51]/R                7.687         
underflow_trigger_reg/C        out_0_reg[56]/R                7.687         
underflow_trigger_reg/C        out_0_reg[59]/R                7.687         
underflow_trigger_reg/C        out_0_reg[61]/R                7.687         
underflow_trigger_reg/C        out_0_reg[7]/R                 7.687         
SNaN_trigger_reg/C             NaN_output_reg[10]/D           7.740         
SNaN_trigger_reg/C             NaN_output_reg[2]/D            7.741         
underflow_trigger_reg/C        out_0_reg[0]/R                 7.760         
underflow_trigger_reg/C        out_0_reg[60]/R                7.760         
out_inf_trigger_reg/C          out_1_reg[43]/D                7.774         
out_inf_trigger_reg/C          out_1_reg[44]/D                7.796         
out_inf_trigger_reg/C          out_1_reg[48]/D                7.804         
out_inf_trigger_reg/C          out_1_reg[49]/D                7.817         
underflow_trigger_reg/C        out_0_reg[22]/R                7.850         
underflow_trigger_reg/C        out_0_reg[23]/R                7.850         
underflow_trigger_reg/C        out_0_reg[28]/R                7.850         
underflow_trigger_reg/C        out_0_reg[29]/R                7.850         
underflow_trigger_reg/C        out_0_reg[30]/R                7.850         
underflow_trigger_reg/C        out_0_reg[35]/R                7.850         
underflow_trigger_reg/C        out_0_reg[36]/R                7.850         
underflow_trigger_reg/C        out_0_reg[26]/R                7.859         
underflow_trigger_reg/C        out_0_reg[32]/R                7.859         
underflow_trigger_reg/C        out_0_reg[17]/R                7.862         
underflow_trigger_reg/C        out_0_reg[18]/R                7.862         
underflow_trigger_reg/C        out_0_reg[40]/R                7.862         
underflow_trigger_reg/C        out_0_reg[41]/R                7.862         
underflow_trigger_reg/C        out_0_reg[19]/D                7.886         
underflow_trigger_reg/C        out_0_reg[20]/D                7.898         
a_NaN_reg/C                    NaN_output_0_reg[48]/D         7.909         
underflow_trigger_reg/C        out_0_reg[39]/D                7.912         
SNaN_trigger_reg/C             NaN_output_reg[4]/D            7.921         
underflow_trigger_reg/C        out_0_reg[38]/D                7.921         
SNaN_trigger_reg/C             NaN_output_reg[6]/D            7.924         
underflow_trigger_reg/C        out_0_reg[49]/D                7.957         
underflow_trigger_reg/C        out_0_reg[15]/D                7.959         
a_NaN_reg/C                    NaN_output_0_reg[9]/D          7.962         
SNaN_trigger_reg/C             NaN_output_reg[9]/D            7.970         
underflow_trigger_reg/C        out_0_reg[9]/D                 7.983         
underflow_trigger_reg/C        out_0_reg[43]/D                7.985         
SNaN_trigger_reg/C             NaN_output_reg[7]/D            8.033         
out_inf_trigger_reg/C          out_1_reg[53]/D                8.034         
SNaN_trigger_reg/C             NaN_output_reg[12]/D           8.037         
out_inf_trigger_reg/C          out_1_reg[22]/D                8.038         
SNaN_trigger_reg/C             NaN_output_reg[11]/D           8.050         
a_NaN_reg/C                    NaN_output_0_reg[45]/D         8.051         
SNaN_trigger_reg/C             NaN_output_reg[48]/D           8.052         
a_NaN_reg/C                    NaN_output_0_reg[19]/D         8.055         
out_inf_trigger_reg/C          out_1_reg[54]/D                8.055         
SNaN_trigger_reg/C             NaN_output_reg[17]/D           8.062         
out_inf_trigger_reg/C          out_1_reg[3]/D                 8.062         
SNaN_trigger_reg/C             NaN_output_reg[50]/D           8.066         
out_inf_trigger_reg/C          out_1_reg[10]/D                8.069         
out_inf_trigger_reg/C          out_1_reg[13]/D                8.070         
underflow_trigger_reg/C        out_0_reg[11]/D                8.078         
out_inf_trigger_reg/C          out_1_reg[14]/D                8.080         
out_inf_trigger_reg/C          out_1_reg[9]/D                 8.082         
a_NaN_reg/C                    NaN_output_0_reg[14]/D         8.087         



