

================================================================
== Synthesis Summary Report of 'IGCN'
================================================================
+ General Information: 
    * Date:           Thu Oct 27 18:21:43 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        IGCN
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z045-ffv900-3
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |          |           |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|    FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+
    |+ IGCN                            |     -|  0.55|        -|          -|         -|        -|     -|        no|  2 (~0%)|   -|  96 (~0%)|  320 (~0%)|    -|
    | + IGCN_Pipeline_VITIS_LOOP_12_1  |     -|  2.97|        -|          -|         -|        -|     -|        no|        -|   -|   8 (~0%)|   59 (~0%)|    -|
    |  o VITIS_LOOP_12_1               |     -|  7.30|        -|          -|         1|        1|     -|       yes|        -|   -|         -|          -|    -|
    | + IGCN_Pipeline_VITIS_LOOP_19_2  |     -|  4.24|       65|    650.000|         -|       65|     -|        no|        -|   -|   9 (~0%)|   70 (~0%)|    -|
    |  o VITIS_LOOP_19_2               |     -|  7.30|       63|    630.000|         2|        1|    63|       yes|        -|   -|         -|          -|    -|
    | o IGCN_label0                    |     -|  7.30|      120|  1.200e+03|        12|        -|    10|        no|        -|   -|         -|          -|    -|
    |  o t_label1                      |     -|  7.30|       10|    100.000|         2|        -|     5|        no|        -|   -|         -|          -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| output_r  | ap_none | 32       |
| size      | ap_none | 32       |
| test      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| test     | in        | int*     |
| size     | in        | int      |
| output   | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+
| Argument | HW Interface    | HW Type |
+----------+-----------------+---------+
| test     | test            | port    |
| size     | size            | port    |
| output   | output_r        | port    |
| output   | output_r_ap_vld | port    |
+----------+-----------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+----------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------------------+-----+--------+----------+-----+--------+---------+
| + IGCN                           | 0   |        |          |     |        |         |
|   add_ln17_fu_174_p2             | -   |        | add_ln17 | add | fabric | 0       |
|   add_ln5_fu_205_p2              | -   |        | add_ln5  | add | fabric | 0       |
|   add_ln16_fu_226_p2             | -   |        | add_ln16 | add | fabric | 0       |
|  + IGCN_Pipeline_VITIS_LOOP_12_1 | 0   |        |          |     |        |         |
|    add_ln12_fu_78_p2             | -   |        | add_ln12 | add | fabric | 0       |
|  + IGCN_Pipeline_VITIS_LOOP_19_2 | 0   |        |          |     |        |         |
|    add_ln19_fu_83_p2             | -   |        | add_ln19 | add | fabric | 0       |
+----------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+-----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------+------+------+--------+-----------+---------+------+---------+
| + IGCN        | 2    | 0    |        |           |         |      |         |
|   testarr_U   | 1    | -    |        | testarr   | ram_1p  | auto | 1       |
|   outputarr_U | 1    | -    |        | outputarr | ram_1p  | auto | 1       |
+---------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+-------------+-----------------------------------------+
| Type           | Options     | Location                                |
+----------------+-------------+-----------------------------------------+
| pipeline       |             | IGCN/solution1/directives.tcl:7 in igcn |
| loop_tripcount | min=5 max=5 | IGCN/solution1/directives.tcl:8 in t    |
+----------------+-------------+-----------------------------------------+


