Yongjin Ahn , Keesung Han , Ganghee Lee , Hyunjik Song , Junhee Yoo , Kiyoung Choi , Xingguang Feng, SoCDAL: System-on-chip design AcceLerator, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-38, January 2008[doi>10.1145/1297666.1297683]
Tobias Bjerregaard , Shankar Mahadevan, A survey of research and practices of Network-on-chip, ACM Computing Surveys (CSUR), v.38 n.1, p.1-es, 2006[doi>http://doi.acm.org/10.1145/1132952.1132953]
Timothy J. Callahan , John R. Hauser , John Wawrzynek, The Garp Architecture and C Compiler, Computer, v.33 n.4, p.62-69, April 2000[doi>10.1109/2.839323]
Andrea Capitanio , Alexandru Nicolau , Nikil Dutt, A hypergraph-based model for port allocation on multiple-register-file VLIW architectures, International Journal of Parallel Programming, v.23 n.6, p.499-513, Dec. 1995[doi>10.1007/BF02577864]
Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002[doi>10.1145/508352.508353]
Keith D. Cooper , L. Taylor Simpson , Christopher A. Vick, Operator strength reduction, ACM Transactions on Programming Languages and Systems (TOPLAS), v.23 n.5, p.603-625, September 2001[doi>10.1145/504709.504710]
Criticalblue. 2012. Criticalblue cascade, programmable application coprocessor generation. http://www.criticalblue.com.
Demiris, A. and Blionas, S. 2011. Integrated system for the visual control, quantitative and qualitative flow measurement in microfluidics. Hellinic Industrial Property Organisation patent 20110100390.
J. Ph. Diguet , D. Chillet , O. Sentieys, A Framework for High Level Estimations of Signal Processing VLSI Implementations, Journal of VLSI Signal Processing Systems, v.25 n.3, p.261-284, July 2000[doi>10.1023/A:1008191708726]
Dimond, R., Mencer, O., and Luk, W. 2005. Custard - A customisable threaded fpga soft processor and tools. InProceedings of the International Conference on Field Programming Logic and Applications. IEEE, 1--6.
Ferrandi, F., Lanzi, P. L., Palermo, G., Pilato, C., Sciuto., and Tumeo, A. 2007. An evolutionary approach to area-time optimization of fpga designs. InProceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. IEEE, 145--152.
Holger Flatt , Holger Blume , Peter Pirsch, Mapping of a Real-Time Object Detection Application onto a Configurable RISC/Coprocessor Architecture at Full HD Resolution, Proceedings of the 2010 International Conference on Reconfigurable Computing and FPGAs, p.452-457, December 13-15, 2010[doi>10.1109/ReConFig.2010.16]
Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.84-100, March 1998[doi>10.1109/92.661251]
Zhi Guo , Walid Najjar , Betul Buyukkurt, Efficient hardware code generation for FPGAs, ACM Transactions on Architecture and Code Optimization (TACO), v.5 n.1, p.1-26, May 2008[doi>10.1145/1369396.1369402]
John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Chen Huang , Frank Vahid, Scalable object detection accelerators on FPGAs using custom design space exploration, Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, p.115-121, June 05-06, 2011[doi>10.1109/SASP.2011.5941089]
Jozwiak, L., Gawlowski, D., and Slusarczyk, A. 2006. Multi-objective optimal controller synthesis for heterogeneous embedded systems. InProceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.177--184.
Yongjoo Kim , Jongeun Lee , Toan X. Mai , Yunheung Paek, Improving performance of nested loops on reconfigurable array processors, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-23, January 2012[doi>10.1145/2086696.2086711]
David Ryan Koes , Seth Copen Goldstein, Near-optimal instruction selection on dags, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356065]
George Kornaros, A soft multi-core architecture for edge detection and data analysis of microarray images, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.1, p.48-62, January, 2010[doi>10.1016/j.sysarc.2009.11.004]
Kritikakou, A., Catthoor, F., Athanasiou, G. S., Kelefouras, V., and Goutis, C. 2012. A template-based methodology for efficient microprocessor and fpga accelerator co-design. InProceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS). 15--22.
Angeliki Kritikakou , Francky Catthoor , Vasilios Kelefouras , Costas Goutis, A systematic approach to classify design-time global scheduling techniques, ACM Computing Surveys (CSUR), v.45 n.2, p.1-30, February 2013[doi>10.1145/2431211.2431213]
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, ACM SIGPLAN Notices, v.23 n.7, p.318-328, July 1988[doi>10.1145/960116.54022]
Liao, J., Wong, W.-F., and Mitra, T. 2003. A model for hardware realization of kernel loops. InProceedings of the International Conference on Field Programmable Gate Arrays. Vol. 2778, Springer, 334--344.
Diego Melpignano , Luca Benini , Eric Flamand , Bruno Jego , Thierry Lepley , Germain Haugou , Fabien Clermidy , Denis Dutoit, Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228568]
Peter Milder , Franz Franchetti , James C. Hoe , Markus PÃ¼schel, Computer Generation of Hardware for Linear Digital Signal Processing Transforms, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.2, p.1-33, April 2012[doi>10.1145/2159542.2159547]
B. Neumann , T. von Sydow , H. Blume , T. G. Noll, Design flow for embedded FPGAs based on a flexible architecture template, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403391]
D. Novo , A. Kritikakou , P. Raghavan , L. Van der Perre , J. Huisken , F. Catthoor, Ultra low energy Domain Specific Instruction-set Processor for on-line surveillance, Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors (SASP), p.30-35, June 13-14, 2010[doi>10.1109/SASP.2010.5521151]
Gianluca Palermo , Cristina Silvano , Vittorio Zaccaria, Multi-objective design space exploration of embedded systems, Journal of Embedded Computing, v.1 n.3, p.305-316, August 2005
Massimiliano Poletto , Vivek Sarkar, Linear scan register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.5, p.895-913, Sept. 1999[doi>10.1145/330249.330250]
Pouchet, L.-N., et al. 2012. Polybenchmarks benchmark suite. http://www.cse.ohio-state.edu/~pouchet/software/polybench/.
Remy Eskinazi Sant'Anna , Manoel Eusebio de Lima , Paulo Romero Martins Maciel, A left-edge algorithm approach for scheduling and allocation of hardware contexts in dynamically reconfigurable architectures, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968355]
Muhammad Shahzad , Saira Zahid, Image Coprocessor: A Real-Time Approach Towards Object Tracking, Proceedings of the International Conference on Digital Image Processing, p.220-224, March 07-09, 2009[doi>10.1109/ICDIP.2009.81]
David Sheldon , Rakesh Kumar , Roman Lysecky , Frank Vahid , Dean Tullsen, Application-specific customization of parameterized FPGA soft-core processors, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233553]
David Sheldon , Frank Vahid, Making good points: application-specific pareto-point generation for design space exploration using statistical methods, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508149]
Synopsys. 2012. Synopsys synphony - high level synthesis solution. http://www.synopsys.com.
Nikolaos Vassiliadis , George Theodoridis , Spiridon Nikolaidis, The ARISE approach for extending embedded processors with arbitrary hardware accelerators, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.2, p.221-233, February 2009[doi>10.1109/TVLSI.2008.2004482]
Xilinx. 2011. Logicore ip multi-port memory controller.
