[
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"top.AXI4_Ram",
    "name":"top.AXI4_Ram.mem.v",
    "text":"module BindsTo_0_AXI4_Ram(\n  input         clock,\n  input         reset,\n  input  [63:0] io_awaddr,\n  input         io_awvalid,\n  output        io_awready,\n  input  [63:0] io_araddr,\n  input         io_arvalid,\n  output        io_arready,\n  output [63:0] io_rdata,\n  output        io_rvalid,\n  input  [63:0] io_wdata,\n  input  [7:0]  io_wstrb,\n  input         io_wvalid,\n  output        io_wready,\n  output        io_bvalid,\n  output        has_time_interrupt_0\n);\n\ninitial begin\n  $readmemh(\"./test1.txt\", AXI4_Ram.mem);\nend\n                      endmodule\n\nbind AXI4_Ram BindsTo_0_AXI4_Ram BindsTo_0_AXI4_Ram_Inst(.*);"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"generated/"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"top.AXI4_Ram.mem",
    "fileName":"./test1.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"mem"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|AXI4_Ram>has_time_interrupt"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"top.UARTHelper",
    "name":"UARTHelper.v",
    "text":"\nimport \"DPI-C\" function void uart_getchar(\n     output byte ch    \n);\nimport \"DPI-C\" function void uart_putchar(\n     input  byte ch    \n);\n\nmodule UARTHelper(\n  input clk,\n  input getc,\n  input putc,\n  input [7:0] ch_put,\n  output reg [7:0] ch_get\n);\n\n  always@(posedge clk) begin\n      if(getc) uart_getchar(ch_get);\n      if(putc) uart_putchar(ch_put);\n  end \n\nendmodule\n     "
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Cpath>cs_valid_inst"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Dpath>dp_wb_reg_instr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|CSRfile>io__is_retire"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Dpath>dp_wb_reg_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|CSRfile>io__isredir"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|CSRfile>_T_17759"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_3"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_4"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_7"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_8"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_9"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_10"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_11"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_12"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_13"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_14"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_15"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_16"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_17"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_18"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_19"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_20"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_21"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_22"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_23"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_24"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_25"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_26"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_27"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_28"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_29"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_30"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~top|Regfile>_T_41_31"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"top"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/"
  }
]