do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:11:05 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 10:11:05 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:11:05 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:11:05 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:11:05 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(58): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(62): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(75): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(78): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftes83kh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftes83kh
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:52 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 10:39:52 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:39:52 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:39:53 on Sep 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:39:55 on Sep 20,2019, Elapsed time: 0:28:50
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:39:55 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(58): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(62): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(75): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(78): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlfttgxvxi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttgxvxi
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:54:19 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 10:54:19 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:54:20 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:54:20 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:54:22 on Sep 20,2019, Elapsed time: 0:14:27
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:54:22 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(58): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(62): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(75): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(78): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftis5bs6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftis5bs6
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:55:27 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 10:55:27 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 10:55:27 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 10:55:27 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:55:30 on Sep 20,2019, Elapsed time: 0:01:08
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 10:55:30 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(58): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(58): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(62): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(62): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(71): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(75): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(78): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftjgx1jk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjgx1jk
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:10:58 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# ** Error: control.sv(209): (vlog-2730) Undefined variable: 'Overflow'.
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# End time: 11:10:59 on Sep 20,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./scriptzada line 5
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -f modulizada"
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/gme/Desktop/ProjetoHardware/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:11:34 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:11:34 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:11:34 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:11:34 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:11:37 on Sep 20,2019, Elapsed time: 0:16:07
# Errors: 4, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:11:37 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftcmznaz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcmznaz
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:13:22 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:13:22 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:13:22 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:13:22 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:13:26 on Sep 20,2019, Elapsed time: 0:01:49
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:13:26 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft6haqyw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6haqyw
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:14:33 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:14:34 on Sep 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:14:34 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:14:34 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:14:38 on Sep 20,2019, Elapsed time: 0:01:12
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:14:38 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftdc7nb6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdc7nb6
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/alu/Overflow
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/controle/Overflow
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/Overflow
restart
# ** Warning: (vsim-3017) cpu.sv(55): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(55): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(59): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(59): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(69): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(73): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(76): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
run
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/gme/Desktop/ProjetoHardware/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:18:17 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:18:17 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:18:17 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:18:17 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:18:20 on Sep 20,2019, Elapsed time: 0:03:42
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:18:20 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3839) cpu.sv(70): Variable '/teste/pczinho/Overflow', driven via a port connection, is multiply driven. See cpu.sv(47).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftkc5gtg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkc5gtg
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/Overflow
restart
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3839) cpu.sv(70): Variable '/teste/pczinho/Overflow', driven via a port connection, is multiply driven. See cpu.sv(47).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/controle/Overflow
restart
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3839) cpu.sv(70): Variable '/teste/pczinho/Overflow', driven via a port connection, is multiply driven. See cpu.sv(47).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/gme/Desktop/ProjetoHardware/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:20:23 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:20:23 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:20:23 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:20:23 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:20:26 on Sep 20,2019, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:20:26 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftis0aik".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftis0aik
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/gme/Desktop/ProjetoHardware/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:23:53 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:23:53 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:23:54 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:23:54 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:23:58 on Sep 20,2019, Elapsed time: 0:03:32
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:23:58 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftixha89".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftixha89
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/gme/Desktop/ProjetoHardware/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:25:18 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:25:19 on Sep 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:25:19 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:25:19 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:25:30 on Sep 20,2019, Elapsed time: 0:01:32
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:25:30 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftx4z8cm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx4z8cm
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/EPC
restart
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/gme/Desktop/ProjetoHardware/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:28:09 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:28:09 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:28:09 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:28:09 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:28:12 on Sep 20,2019, Elapsed time: 0:02:42
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:28:12 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft83ib6f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft83ib6f
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:34:30 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:34:30 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:34:30 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:34:30 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:34:34 on Sep 20,2019, Elapsed time: 0:06:22
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:34:34 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftkia47c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkia47c
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/ProjetoHardware/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/gme/Desktop/ProjetoHardware/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:38:07 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:38:07 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:38:07 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:38:07 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:38:10 on Sep 20,2019, Elapsed time: 0:03:36
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:38:10 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftvt7rb6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvt7rb6
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:39:38 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:39:38 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:39:38 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:39:38 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:39:41 on Sep 20,2019, Elapsed time: 0:01:31
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:39:41 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft3956vk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3956vk
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:40:13 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:40:13 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:40:13 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:40:14 on Sep 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:40:16 on Sep 20,2019, Elapsed time: 0:00:35
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:40:16 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftq29jyk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq29jyk
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/teste/pczinho/Alu
add wave -position end  sim:/teste/pczinho/DeslocValue
add wave -position end  sim:/teste/pczinho/AluOut
add wave -position end  sim:/teste/pczinho/MemOutInst
add wave -position end  sim:/teste/pczinho/WriteDataMem
add wave -position end  sim:/teste/pczinho/WriteRegister
add wave -position end  sim:/teste/pczinho/WriteDataReg
add wave -position end  sim:/teste/pczinho/RegWrite
add wave -position end  sim:/teste/pczinho/MDR
add wave -position end  sim:/teste/pczinho/AluOut
add wave -position 3  sim:/teste/pczinho/PC
add wave -position end  sim:/teste/pczinho/wrDataMem
add wave -position end  sim:/teste/pczinho/wrInstMem
add wave -position end  sim:/teste/pczinho/IRWrite
add wave -position end  sim:/teste/pczinho/EPC
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:50:11 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:50:11 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:50:11 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:50:12 on Sep 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:50:14 on Sep 20,2019, Elapsed time: 0:09:58
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:50:14 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftabwmt7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftabwmt7
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:51:00 on Sep 20,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module bancoReg
# -- Compiling module control
# -- Compiling module cpu
# -- Compiling module Deslocamento
# -- Compiling module extensor
# -- Compiling module Memoria32
# -- Compiling module Memoria64
# -- Compiling module mux
# -- Compiling module mux4
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module register
# -- Compiling module teste
# -- Compiling module historiador
# -- Compiling module armario
# 
# Top level modules:
# 	teste
# End time: 11:51:01 on Sep 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:51:01 on Sep 20,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 11:51:01 on Sep 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:51:03 on Sep 20,2019, Elapsed time: 0:00:49
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 11:51:03 on Sep 20,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.control
# Loading work.register
# Loading work.mux4
# Loading work.mux
# Loading work.historiador
# Loading work.extensor
# Loading work.Deslocamento
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.armario
# Loading work.bancoReg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-3017) cpu.sv(56): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/muxmemoria File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(56): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(57): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxMem File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'c'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(57): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(60): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxAlu2 File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(60): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-3017) cpu.sv(61): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/MuxPC File: mux4.sv
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'd'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'e'.
# ** Warning: (vsim-3722) cpu.sv(61): [TFMPC] - Missing connection for port 'f'.
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(70): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3015) cpu.sv(74): [PCDPC] - Port size (32) does not match connection size (64) for port 'entrada'. The port definition is at: extensor.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/memoria File: extensor.sv
# ** Warning: (vsim-3015) cpu.sv(77): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftq5ayy3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq5ayy3
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.memdata.memBlock7.altsyncram_component.m_default.altsyncram_inst
