<stg><name>load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %map_buf_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %map_buf_0_load

]]></Node>
<StgValue><ssdm name="map_buf_0_load_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i32 %map_buf_0_load_read, i32 %map_buf_0_loc_0_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %i_3 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:1 %icmp_ln49 = icmp_eq  i5 %i_3, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:3 %add_ln49 = add i5 %i_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln49 = br i1 %icmp_ln49, void %for.inc.split, void %VITIS_LOOP_53_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="5">
<![CDATA[
for.inc.split:2 %trunc_ln51 = trunc i5 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:3 %zext_ln51 = zext i4 %trunc_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc.split:4 %switch_ln51 = switch i4 %trunc_ln51, void %arrayidx3.case.15, i4 0, void %arrayidx3.case.0, i4 1, void %arrayidx3.case.1, i4 2, void %arrayidx3.case.2, i4 3, void %arrayidx3.case.3, i4 4, void %arrayidx3.case.4, i4 5, void %arrayidx3.case.5, i4 6, void %arrayidx3.case.6, i4 7, void %arrayidx3.case.7, i4 8, void %arrayidx3.case.8, i4 9, void %arrayidx3.case.9, i4 10, void %arrayidx3.case.10, i4 11, void %arrayidx3.case.11, i4 12, void %arrayidx3.case.12, i4 13, void %arrayidx3.case.13, i4 14, void %arrayidx3.case.14

]]></Node>
<StgValue><ssdm name="switch_ln51"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayidx3.case.14:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %map_buf_14, i2 2

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.14:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayidx3.case.13:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_13, i3 5

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.13:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayidx3.case.12:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_12, i3 4

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.12:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayidx3.case.11:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_11, i4 11

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.11:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayidx3.case.10:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_10, i4 10

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.10:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayidx3.case.9:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_9, i4 9

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.9:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayidx3.case.8:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_8, i4 8

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.8:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayidx3.case.7:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %map_buf_7, i1 1

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.7:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayidx3.case.6:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %map_buf_6, i2 2

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.6:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayidx3.case.5:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_5, i3 5

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.5:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayidx3.case.4:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_4, i3 4

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.4:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayidx3.case.3:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %map_buf_3, i1 1

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.3:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayidx3.case.2:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %map_buf_2, i2 2

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.2:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
arrayidx3.case.1:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %map_buf_1, i1 1

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.1:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx3.case.0:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %map_buf_0, i32 %zext_ln51

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
arrayidx3.case.0:1 %store_ln51 = store i32 %zext_ln51, i32 %map_buf_0_loc_0_out

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.0:2 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayidx3.case.15:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_15, i4 %trunc_ln51

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="trunc_ln51" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.15:1 %br_ln51 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3.exit:0 %store_ln49 = store i5 %add_ln49, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.exit:1 %br_ln49 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
VITIS_LOOP_53_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="map_buf_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_0_load"/></StgValue>
</port>
<port id="62" name="map_buf_0" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_0"/></StgValue>
</port>
<port id="63" name="map_buf_15" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_15"/></StgValue>
</port>
<port id="64" name="map_buf_14" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_14"/></StgValue>
</port>
<port id="65" name="map_buf_13" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_13"/></StgValue>
</port>
<port id="66" name="map_buf_12" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_12"/></StgValue>
</port>
<port id="67" name="map_buf_11" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_11"/></StgValue>
</port>
<port id="68" name="map_buf_10" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_10"/></StgValue>
</port>
<port id="69" name="map_buf_9" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_9"/></StgValue>
</port>
<port id="70" name="map_buf_8" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_8"/></StgValue>
</port>
<port id="71" name="map_buf_7" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_7"/></StgValue>
</port>
<port id="72" name="map_buf_6" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_6"/></StgValue>
</port>
<port id="73" name="map_buf_5" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_5"/></StgValue>
</port>
<port id="74" name="map_buf_4" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_4"/></StgValue>
</port>
<port id="75" name="map_buf_3" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_3"/></StgValue>
</port>
<port id="76" name="map_buf_2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_2"/></StgValue>
</port>
<port id="77" name="map_buf_1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_1"/></StgValue>
</port>
<port id="78" name="map_buf_0_loc_0_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="map_buf_0_loc_0_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="80" from="StgValue_79" to="i" fromId="79" toId="4">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i32" to="map_buf_0_load_read" fromId="81" toId="5">
</dataflow>
<dataflow id="83" from="map_buf_0_load" to="map_buf_0_load_read" fromId="61" toId="5">
</dataflow>
<dataflow id="84" from="map_buf_0_load_read" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="85" from="map_buf_0_loc_0_out" to="store_ln0" fromId="78" toId="6">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln0" fromId="86" toId="7">
</dataflow>
<dataflow id="88" from="i" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="89" from="i" to="i_3" fromId="4" toId="9">
</dataflow>
<dataflow id="90" from="i_3" to="icmp_ln49" fromId="9" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_91" to="icmp_ln49" fromId="91" toId="10">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="93" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_95" to="empty" fromId="95" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_95" to="empty" fromId="95" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_95" to="empty" fromId="95" toId="11">
</dataflow>
<dataflow id="99" from="i_3" to="add_ln49" fromId="9" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_100" to="add_ln49" fromId="100" toId="12">
</dataflow>
<dataflow id="102" from="icmp_ln49" to="br_ln49" fromId="10" toId="13">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln50" fromId="103" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_79" to="specpipeline_ln50" fromId="79" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specpipeline_ln50" fromId="106" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_106" to="specpipeline_ln50" fromId="106" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_106" to="specpipeline_ln50" fromId="106" toId="14">
</dataflow>
<dataflow id="111" from="empty_3" to="specpipeline_ln50" fromId="110" toId="14">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopName" to="specloopname_ln49" fromId="112" toId="15">
</dataflow>
<dataflow id="115" from="empty_24" to="specloopname_ln49" fromId="114" toId="15">
</dataflow>
<dataflow id="116" from="i_3" to="trunc_ln51" fromId="9" toId="16">
</dataflow>
<dataflow id="117" from="trunc_ln51" to="zext_ln51" fromId="16" toId="17">
</dataflow>
<dataflow id="118" from="trunc_ln51" to="switch_ln51" fromId="16" toId="18">
</dataflow>
<dataflow id="120" from="StgValue_119" to="switch_ln51" fromId="119" toId="18">
</dataflow>
<dataflow id="122" from="StgValue_121" to="switch_ln51" fromId="121" toId="18">
</dataflow>
<dataflow id="124" from="StgValue_123" to="switch_ln51" fromId="123" toId="18">
</dataflow>
<dataflow id="126" from="StgValue_125" to="switch_ln51" fromId="125" toId="18">
</dataflow>
<dataflow id="128" from="StgValue_127" to="switch_ln51" fromId="127" toId="18">
</dataflow>
<dataflow id="130" from="StgValue_129" to="switch_ln51" fromId="129" toId="18">
</dataflow>
<dataflow id="132" from="StgValue_131" to="switch_ln51" fromId="131" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_133" to="switch_ln51" fromId="133" toId="18">
</dataflow>
<dataflow id="136" from="StgValue_135" to="switch_ln51" fromId="135" toId="18">
</dataflow>
<dataflow id="138" from="StgValue_137" to="switch_ln51" fromId="137" toId="18">
</dataflow>
<dataflow id="140" from="StgValue_139" to="switch_ln51" fromId="139" toId="18">
</dataflow>
<dataflow id="142" from="StgValue_141" to="switch_ln51" fromId="141" toId="18">
</dataflow>
<dataflow id="144" from="StgValue_143" to="switch_ln51" fromId="143" toId="18">
</dataflow>
<dataflow id="146" from="StgValue_145" to="switch_ln51" fromId="145" toId="18">
</dataflow>
<dataflow id="148" from="StgValue_147" to="switch_ln51" fromId="147" toId="18">
</dataflow>
<dataflow id="150" from="_ssdm_op_Write.ap_auto.i2P0A" to="write_ln51" fromId="149" toId="19">
</dataflow>
<dataflow id="151" from="map_buf_14" to="write_ln51" fromId="64" toId="19">
</dataflow>
<dataflow id="153" from="StgValue_152" to="write_ln51" fromId="152" toId="19">
</dataflow>
<dataflow id="155" from="_ssdm_op_Write.ap_auto.i3P0A" to="write_ln51" fromId="154" toId="21">
</dataflow>
<dataflow id="156" from="map_buf_13" to="write_ln51" fromId="65" toId="21">
</dataflow>
<dataflow id="158" from="StgValue_157" to="write_ln51" fromId="157" toId="21">
</dataflow>
<dataflow id="159" from="_ssdm_op_Write.ap_auto.i3P0A" to="write_ln51" fromId="154" toId="23">
</dataflow>
<dataflow id="160" from="map_buf_12" to="write_ln51" fromId="66" toId="23">
</dataflow>
<dataflow id="162" from="StgValue_161" to="write_ln51" fromId="161" toId="23">
</dataflow>
<dataflow id="164" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln51" fromId="163" toId="25">
</dataflow>
<dataflow id="165" from="map_buf_11" to="write_ln51" fromId="67" toId="25">
</dataflow>
<dataflow id="166" from="StgValue_141" to="write_ln51" fromId="141" toId="25">
</dataflow>
<dataflow id="167" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln51" fromId="163" toId="27">
</dataflow>
<dataflow id="168" from="map_buf_10" to="write_ln51" fromId="68" toId="27">
</dataflow>
<dataflow id="169" from="StgValue_139" to="write_ln51" fromId="139" toId="27">
</dataflow>
<dataflow id="170" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln51" fromId="163" toId="29">
</dataflow>
<dataflow id="171" from="map_buf_9" to="write_ln51" fromId="69" toId="29">
</dataflow>
<dataflow id="172" from="StgValue_137" to="write_ln51" fromId="137" toId="29">
</dataflow>
<dataflow id="173" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln51" fromId="163" toId="31">
</dataflow>
<dataflow id="174" from="map_buf_8" to="write_ln51" fromId="70" toId="31">
</dataflow>
<dataflow id="175" from="StgValue_135" to="write_ln51" fromId="135" toId="31">
</dataflow>
<dataflow id="177" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln51" fromId="176" toId="33">
</dataflow>
<dataflow id="178" from="map_buf_7" to="write_ln51" fromId="71" toId="33">
</dataflow>
<dataflow id="180" from="StgValue_179" to="write_ln51" fromId="179" toId="33">
</dataflow>
<dataflow id="181" from="_ssdm_op_Write.ap_auto.i2P0A" to="write_ln51" fromId="149" toId="35">
</dataflow>
<dataflow id="182" from="map_buf_6" to="write_ln51" fromId="72" toId="35">
</dataflow>
<dataflow id="183" from="StgValue_152" to="write_ln51" fromId="152" toId="35">
</dataflow>
<dataflow id="184" from="_ssdm_op_Write.ap_auto.i3P0A" to="write_ln51" fromId="154" toId="37">
</dataflow>
<dataflow id="185" from="map_buf_5" to="write_ln51" fromId="73" toId="37">
</dataflow>
<dataflow id="186" from="StgValue_157" to="write_ln51" fromId="157" toId="37">
</dataflow>
<dataflow id="187" from="_ssdm_op_Write.ap_auto.i3P0A" to="write_ln51" fromId="154" toId="39">
</dataflow>
<dataflow id="188" from="map_buf_4" to="write_ln51" fromId="74" toId="39">
</dataflow>
<dataflow id="189" from="StgValue_161" to="write_ln51" fromId="161" toId="39">
</dataflow>
<dataflow id="190" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln51" fromId="176" toId="41">
</dataflow>
<dataflow id="191" from="map_buf_3" to="write_ln51" fromId="75" toId="41">
</dataflow>
<dataflow id="192" from="StgValue_179" to="write_ln51" fromId="179" toId="41">
</dataflow>
<dataflow id="193" from="_ssdm_op_Write.ap_auto.i2P0A" to="write_ln51" fromId="149" toId="43">
</dataflow>
<dataflow id="194" from="map_buf_2" to="write_ln51" fromId="76" toId="43">
</dataflow>
<dataflow id="195" from="StgValue_152" to="write_ln51" fromId="152" toId="43">
</dataflow>
<dataflow id="196" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln51" fromId="176" toId="45">
</dataflow>
<dataflow id="197" from="map_buf_1" to="write_ln51" fromId="77" toId="45">
</dataflow>
<dataflow id="198" from="StgValue_179" to="write_ln51" fromId="179" toId="45">
</dataflow>
<dataflow id="200" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln51" fromId="199" toId="47">
</dataflow>
<dataflow id="201" from="map_buf_0" to="write_ln51" fromId="62" toId="47">
</dataflow>
<dataflow id="202" from="zext_ln51" to="write_ln51" fromId="17" toId="47">
</dataflow>
<dataflow id="203" from="zext_ln51" to="store_ln51" fromId="17" toId="48">
</dataflow>
<dataflow id="204" from="map_buf_0_loc_0_out" to="store_ln51" fromId="78" toId="48">
</dataflow>
<dataflow id="205" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln51" fromId="163" toId="50">
</dataflow>
<dataflow id="206" from="map_buf_15" to="write_ln51" fromId="63" toId="50">
</dataflow>
<dataflow id="207" from="trunc_ln51" to="write_ln51" fromId="16" toId="50">
</dataflow>
<dataflow id="208" from="add_ln49" to="store_ln49" fromId="12" toId="52">
</dataflow>
<dataflow id="209" from="i" to="store_ln49" fromId="4" toId="52">
</dataflow>
<dataflow id="210" from="icmp_ln49" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="211" from="trunc_ln51" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
