# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do V1_v1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1 {C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/decoder3to8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:25 on Mar 09,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1" C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/decoder3to8.v 
# -- Compiling module decoder3to8
# 
# Top level modules:
# 	decoder3to8
# End time: 12:59:25 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/flipflop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:39 on Mar 09,2018
# vlog -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/flipflop.v 
# -- Compiling module flipflop
# 
# Top level modules:
# 	flipflop
# End time: 12:59:39 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:39 on Mar 09,2018
# vlog -reportprogress 300 -work work C:/intelFPGA/16.1/Projects/Prokinka/Verilog/V1_v1/tb_DFF.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 12:59:39 on Mar 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_DFF
# vsim work.tb_DFF 
# Start time: 12:59:42 on Mar 09,2018
# Loading work.tb_DFF
# Loading work.flipflop
add wave -position end  sim:/tb_DFF/D
add wave -position end  sim:/tb_DFF/clk
add wave -position end  sim:/tb_DFF/reset
add wave -position end  sim:/tb_DFF/Q
run -all
# Break key hit
# Simulation stop requested.
# End time: 13:01:40 on Mar 09,2018, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
