// Seed: 2419489650
module module_0;
  wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_14;
  wire id_15;
  assign id_8 = -1 & id_5;
  and primCall (id_12, id_13, id_14, id_15, id_16, id_3, id_5, id_6, id_7, id_8, id_9);
  wire id_16;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always id_8 <= -1 - 1;
  assign id_12 = -1'b0;
endmodule
