-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
-- Date        : Thu Mar 29 06:01:41 2018
-- Host        : acme1 running 64-bit Ubuntu 16.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_
--               test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23_sim_netlist.vhdl
-- Design      : test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tffg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 35 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC;
  signal sel_pipe_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[16]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[17]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(18),
      I1 => douta_array(0),
      I2 => sel_pipe_d1,
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(28),
      I1 => douta_array(10),
      I2 => sel_pipe_d1,
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(29),
      I1 => douta_array(11),
      I2 => sel_pipe_d1,
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(30),
      I1 => douta_array(12),
      I2 => sel_pipe_d1,
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(31),
      I1 => douta_array(13),
      I2 => sel_pipe_d1,
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(32),
      I1 => douta_array(14),
      I2 => sel_pipe_d1,
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(33),
      I1 => douta_array(15),
      I2 => sel_pipe_d1,
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(34),
      I1 => douta_array(16),
      I2 => sel_pipe_d1,
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(35),
      I1 => douta_array(17),
      I2 => sel_pipe_d1,
      O => douta(17)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(19),
      I1 => douta_array(1),
      I2 => sel_pipe_d1,
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(20),
      I1 => douta_array(2),
      I2 => sel_pipe_d1,
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(21),
      I1 => douta_array(3),
      I2 => sel_pipe_d1,
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(22),
      I1 => douta_array(4),
      I2 => sel_pipe_d1,
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(23),
      I1 => douta_array(5),
      I2 => sel_pipe_d1,
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(24),
      I1 => douta_array(6),
      I2 => sel_pipe_d1,
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(25),
      I1 => douta_array(7),
      I2 => sel_pipe_d1,
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(26),
      I1 => douta_array(8),
      I2 => sel_pipe_d1,
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => douta_array(27),
      I1 => douta_array(9),
      I2 => sel_pipe_d1,
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sel_pipe,
      I1 => ena,
      I2 => sel_pipe_d1,
      O => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1[0]_i_1_n_0\,
      Q => sel_pipe_d1,
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"0000003FFFFFFFFC0000000003FFFFFFFFFF8000000000003FFFFFFFFFFFFFF8",
      INITP_02 => X"00FFFFFE000001FFFFFE000000FFFFFFE0000003FFFFFFE00000007FFFFFFF00",
      INITP_03 => X"FF80003FFFF00003FFFF00001FFFFC00003FFFFC00003FFFFE00000FFFFFC000",
      INITP_04 => X"FFFC0007FFE0003FFF8000FFFE0003FFF80007FFF80007FFF80003FFFE0000FF",
      INITP_05 => X"FC001FFE001FFF0007FF8003FFE000FFF8003FFF0007FFE000FFFC000FFFC000",
      INITP_06 => X"FE003FFC007FF001FFC003FF800FFF001FFE001FFC003FFC003FFC003FFC003F",
      INITP_07 => X"7FE007FE003FF003FF001FF801FFC00FFE007FF003FF800FFC007FF001FFC00F",
      INITP_08 => X"1FF803FF003FE007FC00FFC01FF801FF003FF003FF007FE007FE007FE007FE00",
      INITP_09 => X"FF803FE00FF801FF007FC01FF803FE00FFC01FF007FE00FFC01FF003FE007FC0",
      INITP_0A => X"07F803FE00FF803FE00FF803FE00FF807FC01FF007FC01FF007FE00FF803FE00",
      INITP_0B => X"F007FC01FE00FF803FE01FF007FC01FF00FF803FE00FF803FC01FF007FC01FF0",
      INITP_0C => X"0FF007FC01FF007FC01FE00FF803FE00FF807FC01FF007FC03FE00FF803FC01F",
      INITP_0D => X"00FF803FE00FF803FE007FC01FF007FC01FE00FF803FE00FF803FE00FF803FE0",
      INITP_0E => X"07FC00FF801FF007FE00FF801FF007FC00FF803FE007FC01FF007FC00FF803FE",
      INITP_0F => X"003FE007FE007FE007FC00FFC00FF801FF803FF003FE007FC00FFC01FF803FF0",
      INIT_00 => X"F9F9FAFAFAFBFBFCFCFCFDFDFDFDFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"E2E2E3E4E5E6E7E8E9EAEAEBECEDEEEEEFF0F0F1F2F2F3F4F4F5F5F6F7F7F8F8",
      INIT_02 => X"BBBCBEBFC0C2C3C5C6C7C9CACBCCCECFD0D1D2D4D5D6D7D8D9DADBDCDEDFE0E1",
      INIT_03 => X"8486888A8C8E9092939597999B9C9EA0A2A3A5A7A8AAABADAFB0B2B3B5B6B8B9",
      INIT_04 => X"3E414346484A4D4F515456585B5D5F616366686A6C6E70727476797B7D7F8182",
      INIT_05 => X"E9ECEFF2F4F7FAFD000305080B0E101316181B1E202325282B2D303235373A3C",
      INIT_06 => X"84878A8E9195989B9EA2A5A8ABAFB2B5B8BBBFC2C5C8CBCED1D4D7DADDE0E3E6",
      INIT_07 => X"0F13171B1E22262A2E3135393D4044484B4F53565A5D6164686C6F7276797D80",
      INIT_08 => X"8B8F94989CA0A5A9ADB2B6BABEC2C7CBCFD3D7DBDFE3E7EBEFF3F7FBFF03070B",
      INIT_09 => X"F7FC01060A0F14191D22272C30353A3E43474C51555A5E63676C7075797E8286",
      INIT_0A => X"54595F64696E74797E83898E93989DA2A7ADB2B7BCC1C6CBD0D5DADFE4E8EDF2",
      INIT_0B => X"A1A7ADB3B9BEC4CAD0D5DBE1E6ECF1F7FD02080D13181E23292E34393F44494F",
      INIT_0C => X"E0E6ECF2F9FF050B12181E242A30363C42494F555B61676D72787E848A90969C",
      INIT_0D => X"0F151C232A30373E444B52585F656C727980868D939AA0A6ADB3BAC0C6CDD3D9",
      INIT_0E => X"2E363D444B525A61686F767D848B9299A0A7AEB5BCC3CAD1D8DFE6EDF3FA0108",
      INIT_0F => X"3F474E565E656D757C848B939AA2A9B1B8C0C7CFD6DEE5ECF4FB030A11182027",
      INIT_10 => X"40495159616971798189929AA2AAB2BAC1C9D1D9E1E9F1F90108101820282F37",
      INIT_11 => X"333C444D555E676F788089919AA2ABB3BBC4CCD5DDE5EEF6FE070F1720283038",
      INIT_12 => X"162029323B444D565F68717A838C959EA7AFB8C1CAD3DCE4EDF6FF071019222A",
      INIT_13 => X"EBF5FE08111B252E37414A545D677079838C959FA8B1BBC4CDD6E0E9F2FB040D",
      INIT_14 => X"B1BBC5CFD9E3EDF7010B151F29333C46505A646E77818B949EA8B2BBC5CED8E2",
      INIT_15 => X"69737E88939DA7B2BCC7D1DBE6F0FA050F19232E38424C56616B757F89939DA7",
      INIT_16 => X"121D27323D48535E69747E89949FA9B4BFCAD4DFEAF4FF0A141F29343F49545E",
      INIT_17 => X"ACB7C3CED9E5F0FB07121D29343F4A55616C77828D98A3AEBAC5D0DBE6F1FC07",
      INIT_18 => X"3844505C67737F8B96A2AEBAC5D1DDE8F4FF0B17222E3945505C67737E8A95A1",
      INIT_19 => X"B6C2CEDBE7F3FF0C1824303C4855616D7985919DA9B5C1CDD9E5F1FD0914202C",
      INIT_1A => X"26323F4C5865727E8B98A4B1BDCAD7E3F0FC0915212E3A4753606C7885919DAA",
      INIT_1B => X"8795A2AFBCC9D6E3F0FD0A1724313E4B5865727F8C99A6B3BFCCD9E6F3FF0C19",
      INIT_1C => X"DBE9F604121F2D3A485563707D8B98A6B3C0CEDBE9F603101E2B384553606D7A",
      INIT_1D => X"212F3D4B59677583919FADBBC9D7E4F2000E1C29374553606E7C8A97A5B2C0CE",
      INIT_1E => X"5A68778594A2B0BFCDDBEAF8061523313F4E5C6A788695A3B1BFCDDBE9F70513",
      INIT_1F => X"8594A3B2C0CFDEEDFC0A19283645546371808E9DACBAC9D7E6F50312202F3D4C",
      INIT_20 => X"A3B2C1D0E0EFFE0D1D2C3B4A5968778696A5B4C3D2E1F0FF0E1D2C3B49586776",
      INIT_21 => X"B3C3D3E2F202112130404F5F6F7E8E9DADBCCCDBEAFA09192837475665758493",
      INIT_22 => X"B7C7D7E7F707172737475767778797A7B7C6D6E6F606162635455565748494A4",
      INIT_23 => X"ADBECEDFEF00102031415262728393A3B4C4D4E4F505152536465666768696A7",
      INIT_24 => X"97A8B9CADAEBFC0D1E2F3F5061728293A4B4C5D6E6F7081829394A5B6B7C8C9D",
      INIT_25 => X"748597A8B9CADCEDFE0F2032435465768798A9BACBDCEDFE0F20314253647586",
      INIT_26 => X"4557687A8C9DAFC0D2E3F507182A3B4D5E708192A4B5C7D8EAFB0C1E2F405263",
      INIT_27 => X"091B2E405264768899ABBDCFE1F30517293B4C5E708294A5B7C9DBECFE102233",
      INIT_28 => X"C2D4E7F90B1E30435567798C9EB0C3D5E7F90C1E30425467798B9DAFC1D3E5F7",
      INIT_29 => X"6E8194A7B9CCDFF204172A3C4F6274879AACBFD1E4F6091C2E415366788A9DAF",
      INIT_2A => X"0F2235485C6F8295A8BBCEE1F4071A2D405366798C9FB2C5D8EAFD102336495B",
      INIT_2B => X"A4B8CBDFF206192C4053677A8DA1B4C8DBEE0215283B4F6275899CAFC2D5E9FC",
      INIT_2C => X"2E4255697D91A5B9CCE0F4081B2F43576A7E92A5B9CDE0F4081B2F4256697D91",
      INIT_2D => X"ACC0D5E9FD1125394E62768A9EB2C6DAEE02162A3E52667A8EA2B6CADEF2061A",
      INIT_2E => X"2034495D72869BAFC4D8ED01162A3E53677C90A4B9CDE1F60A1E33475B6F8498",
      INIT_2F => X"889DB2C7DCF1051A2F44596D8297ACC0D5EAFF13283D51667B8FA4B9CDE2F60B",
      INIT_30 => X"E6FB10263B50657A90A5BACFE4F90E23384D63788DA2B7CCE1F60B2034495E73",
      INIT_31 => X"394F657A90A5BBD0E6FB11263B51667C91A6BCD1E7FC11273C51667C91A6BCD1",
      INIT_32 => X"8399AEC4DAF0061C31475D73889EB4CADFF50B20364C61778DA2B8CEE3F90E24",
      INIT_33 => X"C2D8EE041A31475D73899FB5CBE1F70D23394F657B91A7BDD3E9FF152B41576D",
      INIT_34 => X"F70D243A51677E94ABC1D7EE041A31475E748AA1B7CDE3FA10263C53697F95AC",
      INIT_35 => X"223950677E94ABC2D8EF061D334A61778EA5BBD2E8FF162C435970869DB3CAE0",
      INIT_36 => X"455C738AA1B8CFE6FD142B425970879EB5CCE3F910273E556C839AB0C7DEF50C",
      INIT_37 => X"5D758CA3BBD2E901182F475E758CA4BBD2E900182F465D748CA3BAD1E8FF162D",
      INIT_38 => X"6D859CB4CCE3FB122A42597188A0B7CFE6FE152D445C738BA2BAD1E800172F46",
      INIT_39 => X"748CA4BCD4EB031B334B637B92AAC2DAF209213951688098B0C7DFF70E263E55",
      INIT_3A => X"728AA3BBD3EB031B344C647C94ACC4DCF40C243C546C849CB4CCE4FC142C445C",
      INIT_3B => X"688199B1CAE2FB132B445C758DA5BED6EE071F374F688098B1C9E1F9112A425A",
      INIT_3C => X"566F87A0B9D1EA031B344C657E96AFC7E0F9112A425B738CA4BDD5EE061F3750",
      INIT_3D => X"3C556D869FB8D1EA031C354D667F98B1CAE3FB142D465E7790A9C2DAF30C243D",
      INIT_3E => X"1A334C657E97B1CAE3FC152E47607992ACC5DEF71029425B748DA6BFD8F10A23",
      INIT_3F => X"F009233C566F88A2BBD4EE07203A536C869FB8D2EB041D375069829CB5CEE700",
      INIT_40 => X"BFD9F20C263F59728CA6BFD9F20C253F58728BA5BFD8F10B243E57718AA4BDD7",
      INIT_41 => X"87A1BBD5EF08223C567089A3BDD7F10A243E58718BA5BED8F20B253F59728CA5",
      INIT_42 => X"48627D97B1CBE5FF19334D67819BB5CFE9031D36506A849EB8D2EC06203A536D",
      INIT_43 => X"031D37526C86A0BBD5EF09243E58728CA6C1DBF50F29435E7892ACC6E0FA142E",
      INIT_44 => X"B7D2EC07213B56708BA5C0DAF40F29435E7893ADC7E2FC16314B65809AB4CEE9",
      INIT_45 => X"65809AB5D0EA05203A556F8AA5BFDAF40F29445F7994AEC9E3FE18334D68829D",
      INIT_46 => X"0D28435E7993AEC9E4FF19344F6A849FBAD5EF0A25405A7590AAC5E0FA15304A",
      INIT_47 => X"B0CBE6011C37526D88A2BDD8F30E29445F7A95B0CBE6011B36516C87A2BDD8F2",
      INIT_48 => X"4C68839EB9D4EF0B26415C7792ADC8E4FF1A35506B86A1BCD7F20D28435F7A95",
      INIT_49 => X"E4FF1B36516D88A3BFDAF5112C47627E99B4CFEB06213C58738EA9C5E0FB1631",
      INIT_4A => X"7792AEC9E5001C37536E89A5C0DCF7132E4965809CB7D2EE0925405B7792ADC9",
      INIT_4B => X"05203C58738FAAC6E2FD1934506C87A3BEDAF5112D48647F9BB6D2ED0924405B",
      INIT_4C => X"8EAAC5E1FD1935506C88A4BFDBF7122E4A66819DB9D4F00C27435F7A96B2CDE9",
      INIT_4D => X"132F4B67839EBAD6F20E2A46627D99B5D1ED0924405C7894B0CBE7031F3B5672",
      INIT_4E => X"94B0CCE804203C587490ACC8E4001C3854708CA8C4E0FC1834506B87A3BFDBF7",
      INIT_4F => X"112D4965829EBAD6F20E2A46637F9BB7D3EF0B27435F7B97B4D0EC0824405C78",
      INIT_50 => X"8BA7C3DFFC1834506C89A5C1DDFA16324E6A87A3BFDBF714304C6884A0BDD9F5",
      INIT_51 => X"011D3956728EABC7E3001C3855718DAAC6E2FF1B3754708CA8C5E1FD1936526E",
      INIT_52 => X"7490ADC9E5021E3B577490ACC9E5021E3B577390ACC9E5011E3A56738FACC8E4",
      INIT_53 => X"E4001D3956728FABC8E5011E3A577390ACC9E5021E3B577390ACC9E5021E3B57",
      INIT_54 => X"516E8AA7C4E0FD1936536F8CA8C5E2FE1B3754718DAAC6E3FF1C3855728EABC7",
      INIT_55 => X"BCD9F6122F4C6885A2BEDBF814314E6A87A4C0DDFA1633506C89A5C2DFFB1835",
      INIT_56 => X"25425F7B98B5D2EE0B2844617E9BB7D4F10E2A4764809DBAD7F3102D496683A0",
      INIT_57 => X"8CA9C5E2FF1C3956728FACC9E5021F3C597592AFCCE905223F5C7895B2CFEB08",
      INIT_58 => X"F10E2B4864819EBBD8F5122E4B6885A2BFDBF815324F6C88A5C2DFFC1935526F",
      INIT_59 => X"55718EABC8E5021F3C597692AFCCE90623405D7A96B3D0ED0A2744617D9AB7D4",
      INIT_5A => X"B7D4F10E2B4865819EBBD8F5122F4C6986A3C0DDFA1633506D8AA7C4E1FE1B38",
      INIT_5B => X"1835526F8CA9C6E3001D3A577491AECBE805223E5B7895B2CFEC092643607D9A",
      INIT_5C => X"7996B3D0ED0A2744617E9BB8D4F10E2B4865829FBCD9F613304D6A87A4C1DEFB",
      INIT_5D => X"D8F5122F4C6987A4C1DEFB1835526F8CA9C6E3001D3A577491AECBE805223F5C",
      INIT_5E => X"3855728FACC9E603203D5A7794B1CEEB0825425F7C99B6D3F00D2A4764819EBB",
      INIT_5F => X"97B4D1EE0B2845627F9CB9D7F4112E4B6885A2BFDCF91633506D8AA7C4E1FE1B",
      INIT_60 => X"F714314E6B88A5C2DFFC193653708DAAC7E4011E3B587592AFCCE90623405D7A",
      INIT_61 => X"567390ADCAE704213E5C7996B3D0ED0A2744617E9BB8D5F20F2C496683A0BDDA",
      INIT_62 => X"B7D4F10E2B4865829FBCD9F613304D6A87A4C1DEFA1734516E8BA8C5E2FF1C39",
      INIT_63 => X"1835526F8CA9C5E2FF1C39567390ADCAE704213E5B7895B2CFEC092643607D9A",
      INIT_64 => X"7A97B4D0ED0A2744617E9BB8D5F20F2C4966829FBCD9F613304D6A87A4C1DEFB",
      INIT_65 => X"DDFA1733506D8AA7C4E1FE1B3854718EABC8E5021F3C597592AFCCE90623405D",
      INIT_66 => X"415E7B98B5D2EE0B2845627F9BB8D5F20F2C4966829FBCD9F613304C6986A3C0",
      INIT_67 => X"A7C4E1FE1B3754718EABC7E4011E3B577491AECBE704213E5B7894B1CEEB0825",
      INIT_68 => X"0F2C4966829FBCD9F5122F4B6885A2BEDBF815314E6B88A5C1DEFB1834516E8B",
      INIT_69 => X"7996B3CFEC0925425F7B98B5D1EE0B2744617E9AB7D4F00D2A4663809DB9D6F3",
      INIT_6A => X"E6021F3B587491AECAE703203D597693AFCCE805223E5B7894B1CDEA0723405D",
      INIT_6B => X"54718DAAC6E3FF1C3855718EAAC7E3001D3956728FABC8E4011E3A577390ACC9",
      INIT_6C => X"C5E2FE1B3753708CA9C5E2FE1B3753708CA9C5E2FE1B3754708DA9C6E2FF1B38",
      INIT_6D => X"3956728EABC7E3001C3855718EAAC6E3FF1B3854718DA9C6E2FE1B3754708DA9",
      INIT_6E => X"B0CDE905213E5A7692AFCBE703203C587591ADC9E6021E3B57738FACC8E4011D",
      INIT_6F => X"2B47637F9BB7D4F00C2844607C99B5D1ED0926425E7A96B3CFEB0723405C7894",
      INIT_70 => X"A8C4E0FC1835516D89A5C1DDF915314D6985A1BDD9F6122E4A66829EBAD6F20F",
      INIT_71 => X"2A46617D99B5D1ED0925415D7995B1CDE905203C587490ACC8E4001C3854708C",
      INIT_72 => X"AFCAE6021E3A55718DA9C5E1FC1834506C88A3BFDBF7132F4B66829EBAD6F20E",
      INIT_73 => X"38536F8BA6C2DEF915314C6884A0BBD7F30E2A46627D99B5D1EC0824405B7793",
      INIT_74 => X"C5E0FC17334F6A86A1BDD8F40F2B47627E99B5D1EC08233F5B7692ADC9E5001C",
      INIT_75 => X"56728DA8C4DFFB16324D68849FBBD6F20D28445F7B96B2CDE904203B57728EA9",
      INIT_76 => X"EC08233E597590ABC6E2FD18334F6A85A1BCD7F30E2945607B97B2CDE904203B",
      INIT_77 => X"87A2BDD8F30E2A45607B96B1CCE8031E39546F8BA6C1DCF7122E49647F9BB6D1",
      INIT_78 => X"26415C7792ADC8E3FE19344F6A85A0BBD6F10C27425D7893AEC9E4FF1B36516C",
      INIT_79 => X"CBE6001B36516C86A1BCD7F20D27425D7893AEC9E3FE19344F6A85A0BBD6F00B",
      INIT_7A => X"748FAAC4DFFA142F4A647F9AB4CFEA041F3A546F8AA5BFDAF50F2A45607A95B0",
      INIT_7B => X"233E58738DA8C2DDF7122C47617C96B1CBE6001B35506B85A0BAD5EF0A253F5A",
      INIT_7C => X"D8F20C27415B7690AAC4DFF9132E48637D97B2CCE6011B36506A859FBAD4EE09",
      INIT_7D => X"92ACC6E0FA142F49637D97B1CBE6001A344E68839DB7D1EC06203A546F89A3BE",
      INIT_7E => X"526C869FB9D3ED07213B556F89A3BDD7F10B253F59738DA7C1DBF50F2A445E78",
      INIT_7F => X"17314B657E98B2CCE5FF19334D66809AB4CEE7011B354F69839CB6D0EA041E38",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FF800FFC007FE003FF001FF800FFC00FFC007FE007FE007FE003FF003FF003FF",
      INITP_01 => X"000FFE001FFC007FF800FFE003FF8007FF001FFC00FFE003FF800FFE007FF001",
      INITP_02 => X"1FFE000FFF0007FF8003FFC003FFC003FFE001FFC003FFC003FFC007FF8007FF",
      INITP_03 => X"F0003FFF0003FFF0003FFF0007FFE000FFFC001FFF0007FFC001FFF0007FFC00",
      INITP_04 => X"1FFFE0001FFFE0001FFFC0003FFF8000FFFE0003FFF8000FFFE0007FFF0003FF",
      INITP_05 => X"00007FFFF00003FFFF00003FFFF00007FFFC0000FFFF80007FFFC0001FFFE000",
      INITP_06 => X"FFE000007FFFFC00001FFFFF000007FFFF800003FFFF800007FFFF00000FFFFC",
      INITP_07 => X"FFFFFFC0000007FFFFFC000001FFFFFF000000FFFFFF000001FFFFFC000007FF",
      INITP_08 => X"00001FFFFFFFF00000001FFFFFFFC0000001FFFFFFF00000007FFFFFF8000000",
      INITP_09 => X"FFFFC0000000001FFFFFFFFFC000000000FFFFFFFFF800000000FFFFFFFFC000",
      INITP_0A => X"00000000007FFFFFFFFFFFF8000000000007FFFFFFFFFFF00000000000FFFFFF",
      INITP_0B => X"000000000000007FFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFE000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFF8000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000003",
      INITP_0F => X"000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_00 => X"E3FD163049637D96B0C9E3FD163049637D96B0CAE3FD16304A647D97B1CAE4FE",
      INIT_01 => X"B5CFE8011B344D67809AB3CCE6FF19324C657E98B1CBE4FE17314A647D97B0CA",
      INIT_02 => X"8EA7C0D9F20B253E577089A3BCD5EE07213A536C869FB8D2EB041D375069839C",
      INIT_03 => X"6D869EB7D0E9021B344D667F98B1CAE3FC152E47617A93ACC5DEF71029425B75",
      INIT_04 => X"526B849CB5CEE7FF18314A627B94ADC6DEF71029425B748CA5BED7F009223B54",
      INIT_05 => X"3E576F88A0B9D1EA031B344C657D96AFC7E0F9112A425B748CA5BED7EF082139",
      INIT_06 => X"314A627A93ABC3DCF40C253D556E869FB7CFE800193149627A93ABC4DCF50D26",
      INIT_07 => X"2B435C748CA4BCD4EC041C354D657D95ADC6DEF60E273F576F87A0B8D0E80119",
      INIT_08 => X"2D445C748CA4BCD4EC031B334B637B93ABC3DBF30B233B536B839BB3CBE3FB13",
      INIT_09 => X"354D647C93ABC3DAF20A213951698098B0C8DFF70F273E566E869EB5CDE5FD15",
      INIT_0A => X"455C738BA2BAD1E800172F465E758DA4BCD3EB021A3149617890A7BFD6EE061D",
      INIT_0B => X"5C738AA1B8CFE7FE152C445B7289A1B8CFE6FE152C445B728AA1B8D0E7FE162D",
      INIT_0C => X"7A91A8BFD6ED041B324960778EA5BCD3EA01182F465D748BA3BAD1E8FF162D44",
      INIT_0D => X"A0B7CEE4FB12293F566D849AB1C8DFF60C233A51687E95ACC3DAF1081F354C63",
      INIT_0E => X"CEE5FB12283F556C8299AFC6DCF30920364D637A91A7BED4EB02182F465C738A",
      INIT_0F => X"041A30475D7389A0B6CCE2F90F253C52687E95ABC1D8EE051B31485E758BA1B8",
      INIT_10 => X"42576D8399AFC5DBF1071D334A60768CA2B8CEE4FA10263C53697F95ABC1D8EE",
      INIT_11 => X"879DB2C8DEF4091F354B60768CA2B8CDE3F90F253B51667C92A8BED4EA00162C",
      INIT_12 => X"D5EA00152A40556B8096ACC1D7EC02172D42586E8399AEC4DAEF051B30465C71",
      INIT_13 => X"2A3F556A7F94AABFD4E9FF14293F54697E94A9BED4E9FF14293F54697F94AABF",
      INIT_14 => X"889DB2C7DCF1061B30455A6F8499AEC3D8ED02172D42576C8196ABC0D6EB0015",
      INIT_15 => X"EE03182C41566A7F94A9BDD2E7FC11253A4F64798DA2B7CCE1F60B2034495E73",
      INIT_16 => X"5D71869AAEC3D7EC0015293E52677B90A4B9CEE2F70B2034495E72879CB0C5DA",
      INIT_17 => X"D3E8FC1024384D6175899DB2C6DAEE03172B4054687D91A5BACEE2F70B1F3448",
      INIT_18 => X"53677A8EA2B6CADEF2061A2E42566A7E92A6BACEE2F60A1E32475B6F8397ABBF",
      INIT_19 => X"DAEE0215293D5064788B9FB3C6DAEE0215293D5165788CA0B4C8DBEF03172B3F",
      INIT_1A => X"6B7E91A5B8CBDFF206192D4053677A8EA1B5C8DCEF03172A3E5165788CA0B3C7",
      INIT_1B => X"03162A3D506376899CAFC3D6E9FC0F2336495C708396A9BDD0E3F70A1D314457",
      INIT_1C => X"A5B8CADDF00316293C4E6174879AADC0D3E6F90C1F3245586B7E91A4B7CADDF0",
      INIT_1D => X"4F61748699ACBED1E3F6091B2E415366798B9EB1C3D6E9FC0E213447596C7F92",
      INIT_1E => X"011426384B5D6F8294A6B9CBDDF0021527394C5E718396A8BBCDE0F205172A3C",
      INIT_1F => X"BDCFE1F30517293B4D5F718395A8BACCDEF0021427394B5D6F8294A6B8CBDDEF",
      INIT_20 => X"8193A4B6C8DAEBFD0F21334456687A8C9EB0C2D3E5F7091B2D3F5163758799AB",
      INIT_21 => X"4E5F718294A5B7C8DAEBFD0E203143556678899BADBED0E2F30517283A4C5D6F",
      INIT_22 => X"2335465768798B9CADBED0E1F204152637495A6B7D8EA0B1C2D4E5F708192B3C",
      INIT_23 => X"0213243545566778899AABBCCDDEEF0011233445566778899AABBCCEDFF00112",
      INIT_24 => X"E9FA0A1B2C3C4D5E6E7F90A0B1C2D3E3F40516273748596A7B8C9CADBECFE0F1",
      INIT_25 => X"D9E9FA0A1A2B3B4C5C6D7D8D9EAEBFCFE0F001112232435464758596A6B7C8D8",
      INIT_26 => X"D2E2F202122232435363738393A4B4C4D4E4F505152536465667778798A8B8C9",
      INIT_27 => X"D3E3F303132232425262728292A2B1C1D1E1F101112131415161718191A1B2C2",
      INIT_28 => X"DEEDFD0C1C2B3B4B5A6A798999A8B8C8D7E7F706162636455565748494A4B4C3",
      INIT_29 => X"F1000F1F2E3D4C5C6B7A8A99A8B8C7D7E6F5051424334352627180909FAFBECE",
      INIT_2A => X"0D1C2B3A495867768594A3B2C1D0DFEEFE0D1C2B3A495868778695A4B4C3D2E1",
      INIT_2B => X"31404F5D6C7B8A98A7B6C5D4E2F1000F1E2D3C4A5968778695A4B3C2D1E0EFFE",
      INIT_2C => X"5F6D7B8A98A7B5C4D2E1EFFE0D1B2A384755647381909EADBCCAD9E8F6051422",
      INIT_2D => X"95A3B1BFCDDCEAF8061523313F4E5C6A798795A3B2C0CFDDEBFA081625334250",
      INIT_2E => X"D3E1EFFD0B19273543515F6D7B8997A5B3C1CFDDEBF907152432404E5C6A7886",
      INIT_2F => X"1B283644515F6D7A8896A4B1BFCDDAE8F604121F2D3B49576472808E9CAAB8C5",
      INIT_30 => X"6B788693A0AEBBC9D6E3F1FE0C192734424F5D6A788593A0AEBCC9D7E4F2000D",
      INIT_31 => X"C3D1DEEBF805121F2C3A4754616E7C8996A3B1BECBD8E6F3000D1B283543505D",
      INIT_32 => X"25313E4B5865727F8B98A5B2BFCCD9E6F3000D1A2734414E5B6875828F9CA9B6",
      INIT_33 => X"8E9BA7B4C1CDDAE6F3000C1926323F4C5865727E8B98A5B1BECBD8E5F1FE0B18",
      INIT_34 => X"000D1925323E4A57636F7C8895A1ADBAC6D3DFECF805111D2A3643505C697582",
      INIT_35 => X"7B87939FABB7C3CFDBE8F4000C1824303D4955616D7A86929EAAB7C3CFDCE8F4",
      INIT_36 => X"FE0A15212D3945505C6874808C98A3AFBBC7D3DFEBF7030F1B27333F4B57636F",
      INIT_37 => X"8995A0ACB7C3CEDAE5F1FD08141F2B37424E5A65717D8894A0ACB7C3CFDAE6F2",
      INIT_38 => X"1C28333E4A55606B77828D99A4B0BBC6D2DDE8F4FF0B16222D39444F5B66727D",
      INIT_39 => X"B8C3CED9E4EFFA05101B27323D48535E69747F8B96A1ACB7C3CED9E4EFFB0611",
      INIT_3A => X"5C67717C87929CA7B2BDC8D3DDE8F3FE09141F2A343F4A55606B76818C97A2AD",
      INIT_3B => X"08121D27323C47515C66717C86919BA6B1BBC6D1DBE6F1FB06111B26313C4651",
      INIT_3C => X"BBC6D0DAE4EFF9030E18222D37414C56606B75808A949FA9B4BEC9D3DEE8F3FD",
      INIT_3D => X"77818B959FA9B3BDC7D1DCE6F0FA040E18222D37414B555F6A747E88929DA7B1",
      INIT_3E => X"3B444E58626C757F89939DA7B0BAC4CED8E2ECF6FF09131D27313B454F59636D",
      INIT_3F => X"060F19232C363F49525C666F79828C969FA9B3BCC6D0D9E3EDF6000A141D2731",
      INIT_40 => X"D9E2EBF5FE07111A232D364049525C656E78818B949EA7B0BAC3CDD6E0E9F3FC",
      INIT_41 => X"B3BDC6CFD8E1EAF3FC050E17212A333C454E58616A737C868F98A1ABB4BDC6D0",
      INIT_42 => X"969EA7B0B9C2CBD3DCE5EEF70009121B242D353E475059626B747D868F98A1AA",
      INIT_43 => X"7F889099A2AAB3BBC4CDD5DEE7EFF80109121B242C353E474F58616A727B848D",
      INIT_44 => X"70788189919AA2ABB3BCC4CCD5DDE6EEF7FF081019212A323B434C545D656E77",
      INIT_45 => X"68707881899199A1A9B2BAC2CAD2DBE3EBF3FC040C141D252D363E464F575F68",
      INIT_46 => X"676F777F878F979FA7AFB7BFC7CFD7DFE7EFF7FF070F171F272F374048505860",
      INIT_47 => X"6E757D858D949CA4ACB3BBC3CBD2DAE2EAF2F901091119212830384048505860",
      INIT_48 => X"7B838A9299A1A8B0B7BFC6CED5DDE4ECF4FB030A121A2129303840474F575E66",
      INIT_49 => X"8F979EA5ACB4BBC2CAD1D8E0E7EEF6FD040C131A222931383F474E565D656C74",
      INIT_4A => X"AAB1B8BFC6CED5DCE3EAF1F8FF060E151C232A313940474E555D646B727A8188",
      INIT_4B => X"CCD3DAE0E7EEF5FC030A11181E252C333A41484F565D646B727980878E959CA3",
      INIT_4C => X"F4FB01080F151C232930373D444B52585F666D737A81888E959CA3AAB0B7BEC5",
      INIT_4D => X"23292F363C434950565D636A70777D848A91989EA5ABB2B8BFC6CCD3D9E0E7ED",
      INIT_4E => X"585E646A71777D838A90969DA3A9B0B6BCC3C9CFD6DCE2E9EFF6FC02090F161C",
      INIT_4F => X"93999FA5ABB1B7BDC3C9D0D6DCE2E8EEF4FA01070D131920262C32383F454B51",
      INIT_50 => X"D4DAE0E6EBF1F7FD03090F151B21272D33393E444A50565C62686E747B81878D",
      INIT_51 => X"1B21272C32383D43494F545A60666B71777D82888E949A9FA5ABB1B7BDC2C8CE",
      INIT_52 => X"686E73797E848A8F959AA0A5ABB0B6BCC1C7CCD2D8DDE3E8EEF4F9FF050A1016",
      INIT_53 => X"BBC1C6CBD1D6DBE1E6EBF1F6FC01060C11171C21272C32373D42484D52585D63",
      INIT_54 => X"14191E23292E33383D43484D52575D62676C71777C81868C91969CA1A6ABB1B6",
      INIT_55 => X"72777C81868B90959A9FA4A9AEB3B8BDC2C7CDD2D7DCE1E6EBF0F5FAFF050A0F",
      INIT_56 => X"D6DBDFE4E9EEF3F7FC01060B1015191E23282D32373C41464B4F54595E63686D",
      INIT_57 => X"3F43484D51565B5F64696D72777B8085898E93989CA1A6ABAFB4B9BEC3C7CCD1",
      INIT_58 => X"ADB1B6BABFC3C8CCD1D5DADEE3E7ECF0F5FAFE03070C10151A1E23272C31353A",
      INIT_59 => X"2024282D31353A3E42474B5054585D61666A6E73777C8085898D92969B9FA4A8",
      INIT_5A => X"989CA0A4A9ADB1B5B9BEC2C6CACED3D7DBDFE4E8ECF0F5F9FD02060A0E13171B",
      INIT_5B => X"15191D2125292D3135393D4145494D52565A5E62666A6E72777B7F83878B8F94",
      INIT_5C => X"969A9EA2A6AAAEB1B5B9BDC1C5C9CDD1D5D9DDE1E5E9EDF1F5F9FD0105090D11",
      INIT_5D => X"1C2024272B2F33373A3E4246494D5155595C6064686C7073777B7F83878B8E92",
      INIT_5E => X"A7AAAEB2B5B9BCC0C4C7CBCFD2D6DADDE1E5E8ECF0F3F7FBFE02060A0D111518",
      INIT_5F => X"36393D4043474A4E5155585C6063676A6E7175787C7F83868A8E9195989CA0A3",
      INIT_60 => X"C9CCCFD3D6D9DDE0E3E7EAEEF1F4F8FBFF0205090C1013171A1D2124282B2F32",
      INIT_61 => X"606366696D7073767A7D8083878A8D9094979A9DA1A4A7ABAEB1B5B8BBBFC2C5",
      INIT_62 => X"FBFE0104070A0D1014171A1D2023262A2D303336393C404346494C505356595C",
      INIT_63 => X"999C9FA2A5A8ABAEB1B4B7BABDC0C4C7CACDD0D3D6D9DCDFE2E5E8EBEEF1F4F8",
      INIT_64 => X"3C3F4245474A4D505356595C5F6164676A6D707376797C7F8285888B8E919396",
      INIT_65 => X"E2E5E7EAEDF0F3F5F8FBFE000306090C0E1114171A1D1F2225282B2E30333639",
      INIT_66 => X"8B8E919396999B9EA1A3A6A9ABAEB1B3B6B9BCBEC1C4C6C9CCCFD1D4D7DADCDF",
      INIT_67 => X"383B3D404245474A4D4F525457595C5F616466696C6E717476797B7E81838689",
      INIT_68 => X"E8EAEDEFF2F4F7F9FCFE010306080B0D101215171A1C1F212426292B2E303335",
      INIT_69 => X"9B9DA0A2A4A7A9ABAEB0B3B5B7BABCBFC1C3C6C8CBCDD0D2D4D7D9DCDEE1E3E5",
      INIT_6A => X"515355585A5C5E616365686A6C6E717375787A7C7F818386888A8D8F91949698",
      INIT_6B => X"090B0E10121416191B1D1F222426282A2D2F313336383A3C3F414345484A4C4E",
      INIT_6C => X"C5C7C9CBCDCFD1D3D5D8DADCDEE0E2E4E7E9EBEDEFF1F4F6F8FAFCFE01030507",
      INIT_6D => X"828486888A8D8F91939597999B9D9FA1A3A5A7A9ABAEB0B2B4B6B8BABCBEC0C2",
      INIT_6E => X"434546484A4C4E50525456585A5C5E60626466686A6C6E70727476787A7C7E80",
      INIT_6F => X"0507090B0D0F10121416181A1C1E2022242527292B2D2F31333537393B3D3F41",
      INIT_70 => X"CACCCDCFD1D3D5D7D8DADCDEE0E2E3E5E7E9EBEDEFF0F2F4F6F8FAFCFEFF0103",
      INIT_71 => X"9092949697999B9D9FA0A2A4A6A7A9ABADAFB0B2B4B6B8B9BBBDBFC1C2C4C6C8",
      INIT_72 => X"595B5C5E6062636567686A6C6E6F71737476787A7B7D7F8182848688898B8D8F",
      INIT_73 => X"232527282A2C2D2F3132343637393B3C3E4041434546484A4B4D4F5052545657",
      INIT_74 => X"EFF1F3F4F6F7F9FBFCFEFF0103040608090B0C0E1011131516181A1B1D1E2022",
      INIT_75 => X"BDBFC0C2C3C5C6C8CACBCDCED0D1D3D4D6D8D9DBDCDEE0E1E3E4E6E7E9EBECEE",
      INIT_76 => X"8C8E8F9192949597989A9B9D9EA0A1A3A4A6A7A9ABACAEAFB1B2B4B5B7B8BABC",
      INIT_77 => X"5C5E5F6162646567686A6B6D6E707173747677797A7C7D7F808283858688898B",
      INIT_78 => X"2E2F3132343537383A3B3C3E3F414244454748494B4C4E4F5152545557585A5B",
      INIT_79 => X"010204050608090B0C0D0F101213141617191A1C1D1E202123242527282A2B2D",
      INIT_7A => X"D4D6D7D8DADBDDDEDFE1E2E4E5E6E8E9EAECEDEFF0F1F3F4F6F7F8FAFBFDFEFF",
      INIT_7B => X"A9AAACADAEB0B1B2B4B5B6B8B9BABCBDBFC0C1C3C4C5C7C8C9CBCCCECFD0D2D3",
      INIT_7C => X"7E7F818283858687898A8B8D8E8F919293959697999A9B9D9E9FA1A2A3A5A6A8",
      INIT_7D => X"54555758595B5C5D5E60616264656668696A6C6D6E70717274757677797A7B7D",
      INIT_7E => X"2A2C2D2E30313233353637393A3B3D3E3F404243444647484A4B4C4D4F505153",
      INIT_7F => X"010304050608090A0C0D0E0F111213151617181A1B1C1E1F2021232425272829",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFF",
      INIT_09 => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0A => X"FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0B => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_0C => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_0D => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_0E => X"FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFDFD",
      INIT_0F => X"FCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFC",
      INIT_10 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFCFCFCFCFCFCFCFC",
      INIT_11 => X"FBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFB",
      INIT_12 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFBFBFBFBFB",
      INIT_13 => X"F9F9F9FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA",
      INIT_14 => X"F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9",
      INIT_15 => X"F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9",
      INIT_16 => X"F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_17 => X"F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F8",
      INIT_18 => X"F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F7F7F7F7F7F7F7F7F7F7F7F7F7F7",
      INIT_19 => X"F5F5F5F5F5F5F5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6",
      INIT_1A => X"F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5",
      INIT_1B => X"F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F5F5",
      INIT_1C => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F4F4F4F4F4F4F4F4F4F4",
      INIT_1D => X"F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_1E => X"F1F1F1F1F1F1F1F1F1F1F1F1F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2",
      INIT_1F => X"F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1",
      INIT_20 => X"EFEFEFEFEFEFEFF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0",
      INIT_21 => X"EEEEEEEEEEEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_22 => X"EDEDEDEDEDEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_23 => X"ECECECECECEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_24 => X"EBEBEBEBEBEBEBECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_25 => X"EAEAEAEAEAEAEAEAEAEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEB",
      INIT_26 => X"E9E9E9E9E9E9E9E9E9E9E9EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_27 => X"E8E8E8E8E8E8E8E8E8E8E8E8E8E8E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9",
      INIT_28 => X"E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E8E8E8E8E8E8E8E8E8E8E8E8E8E8",
      INIT_29 => X"E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E7E7E7E7E7E7E7E7E7E7",
      INIT_2A => X"E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E6E6E6E6E6",
      INIT_2B => X"E3E3E3E3E3E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4",
      INIT_2C => X"E2E2E2E2E2E2E2E2E2E2E2E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3",
      INIT_2D => X"E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2",
      INIT_2E => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E1E1E1E1E1E1E1E1",
      INIT_2F => X"DEDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFE0",
      INIT_30 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE",
      INIT_31 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDDDDDDDDDDDDDDDDDDDD",
      INIT_32 => X"DADADADADADADBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDCDC",
      INIT_33 => X"D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9DADADADADADADADADADADADADADADADADA",
      INIT_34 => X"D7D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D9D9D9D9D9D9D9D9",
      INIT_35 => X"D6D6D6D6D6D6D6D6D6D6D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_36 => X"D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D6D6D6D6D6D6D6D6D6D6D6D6",
      INIT_37 => X"D3D3D3D3D3D3D3D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D5D5",
      INIT_38 => X"D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D3D3D3D3D3D3D3D3D3D3D3D3D3D3",
      INIT_39 => X"D0D0D0D0D0D0D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D2D2D2D2",
      INIT_3A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFD0D0D0D0D0D0D0D0D0D0D0D0D0D0D0",
      INIT_3B => X"CDCDCDCDCDCDCDCECECECECECECECECECECECECECECECECECECECECECFCFCFCF",
      INIT_3C => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_3D => X"CACACACACACACACACBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCCCCCC",
      INIT_3E => X"C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9CACACACACACACACACACACACA",
      INIT_3F => X"C7C7C7C7C7C7C7C7C7C7C7C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C9",
      INIT_40 => X"C5C5C5C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C7C7C7C7C7C7C7C7C7",
      INIT_41 => X"C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5",
      INIT_42 => X"C2C2C2C2C2C2C2C2C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C4C4C4C4C4",
      INIT_43 => X"C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_44 => X"BFBFBFBFBFBFBFBFBFBFBFBFBFC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0",
      INIT_45 => X"BDBDBDBDBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBF",
      INIT_46 => X"BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_47 => X"BABABABABABABABABABABABABABBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_48 => X"B8B8B8B8B8B8B8B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BABABABABABA",
      INIT_49 => X"B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B8B8B8B8B8B8B8B8B8B8B8B8",
      INIT_4A => X"B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6",
      INIT_4B => X"B3B3B3B3B3B3B3B3B3B3B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B5B5B5B5",
      INIT_4C => X"B1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B3",
      INIT_4D => X"B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B1B1B1B1B1B1B1B1B1B1B1B1B1B1",
      INIT_4E => X"AEAEAEAEAEAEAEAEAEAEAEAEAEAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_4F => X"ACACACACACACACACACADADADADADADADADADADADADADADADADADADAEAEAEAEAE",
      INIT_50 => X"AAAAAAAAAAABABABABABABABABABABABABABABABABABABACACACACACACACACAC",
      INIT_51 => X"A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9AAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_52 => X"A7A7A7A7A7A7A7A7A7A7A7A7A7A7A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_53 => X"A5A5A5A5A5A5A5A5A5A5A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A7A7A7A7",
      INIT_54 => X"A3A3A3A3A3A3A3A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5A5A5A5A5A5A5",
      INIT_55 => X"A1A1A1A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A3A3A3A3A3A3A3A3",
      INIT_56 => X"A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1",
      INIT_57 => X"9E9E9E9E9E9E9E9E9E9E9E9E9E9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9FA0",
      INIT_58 => X"9C9C9C9C9C9C9C9C9C9C9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9E9E9E9E",
      INIT_59 => X"9A9A9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9C9C9C9C9C9C9C9C",
      INIT_5A => X"9898989999999999999999999999999999999999999A9A9A9A9A9A9A9A9A9A9A",
      INIT_5B => X"9797979797979797979797979797979797989898989898989898989898989898",
      INIT_5C => X"9595959595959595959595959595969696969696969696969696969696969696",
      INIT_5D => X"9393939393939393939393949494949494949494949494949494949495959595",
      INIT_5E => X"9191919191919192929292929292929292929292929292929293939393939393",
      INIT_5F => X"8F8F8F8F90909090909090909090909090909090909091919191919191919191",
      INIT_60 => X"8D8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F",
      INIT_61 => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_62 => X"8A8A8A8A8A8A8A8A8A8A8A8A8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8C8C",
      INIT_63 => X"88888888888888888889898989898989898989898989898989898A8A8A8A8A8A",
      INIT_64 => X"8686868686878787878787878787878787878787878787888888888888888888",
      INIT_65 => X"8484858585858585858585858585858585858586868686868686868686868686",
      INIT_66 => X"8383838383838383838383838383838384848484848484848484848484848484",
      INIT_67 => X"8181818181818181818181818282828282828282828282828282828282828383",
      INIT_68 => X"7F7F7F7F7F7F7F7F7F8080808080808080808080808080808080808181818181",
      INIT_69 => X"7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F",
      INIT_6A => X"7B7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D7D7D7D7D7D7D",
      INIT_6B => X"7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_6C => X"7878787878787878787878787979797979797979797979797979797979797A7A",
      INIT_6D => X"7676767676767677777777777777777777777777777777777777787878787878",
      INIT_6E => X"7474747575757575757575757575757575757575757676767676767676767676",
      INIT_6F => X"7373737373737373737373737373737373747474747474747474747474747474",
      INIT_70 => X"7171717171717171717171717172727272727272727272727272727272727273",
      INIT_71 => X"6F6F6F6F6F6F6F6F707070707070707070707070707070707070717171717171",
      INIT_72 => X"6D6D6D6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6F6F6F6F6F6F6F6F6F6F",
      INIT_73 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D",
      INIT_74 => X"6A6A6A6A6A6A6A6A6A6A6A6A6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6C6C",
      INIT_75 => X"686868686868686969696969696969696969696969696969696A6A6A6A6A6A6A",
      INIT_76 => X"6667676767676767676767676767676767676767686868686868686868686868",
      INIT_77 => X"6565656565656565656565656565666666666666666666666666666666666666",
      INIT_78 => X"6363636363636363636464646464646464646464646464646464646465656565",
      INIT_79 => X"6161626262626262626262626262626262626262626263636363636363636363",
      INIT_7A => X"6060606060606060606060606060606161616161616161616161616161616161",
      INIT_7B => X"5E5E5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F60606060",
      INIT_7C => X"5C5C5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5E5E5E5E5E5E5E5E5E5E5E",
      INIT_7D => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_7E => X"595959595959595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B5B5B5B5B",
      INIT_7F => X"5858585858585858585858585858585858585859595959595959595959595959",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \^ena_array\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ena_array(0) <= \^ena_array\(0);
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5656565656565656565656565757575757575757575757575757575757575757",
      INIT_01 => X"5454545555555555555555555555555555555555555555555656565656565656",
      INIT_02 => X"5353535353535353535353535353535454545454545454545454545454545454",
      INIT_03 => X"5151515151515252525252525252525252525252525252525252525353535353",
      INIT_04 => X"5050505050505050505050505050505050505151515151515151515151515151",
      INIT_05 => X"4E4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F505050",
      INIT_06 => X"4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_07 => X"4B4B4B4B4B4B4B4B4B4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D",
      INIT_08 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4B4B4B",
      INIT_09 => X"484848484848484848494949494949494949494949494949494949494949494A",
      INIT_0A => X"4747474747474747474747474747474747474748484848484848484848484848",
      INIT_0B => X"4545454545454545464646464646464646464646464646464646464646464747",
      INIT_0C => X"4444444444444444444444444444444444454545454545454545454545454545",
      INIT_0D => X"4242424242434343434343434343434343434343434343434343434444444444",
      INIT_0E => X"4141414141414141414141414141424242424242424242424242424242424242",
      INIT_0F => X"4040404040404040404040404040404040404040404040414141414141414141",
      INIT_10 => X"3E3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_11 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_12 => X"3B3B3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3D3D3D3D3D3D",
      INIT_13 => X"3A3A3A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_14 => X"3939393939393939393939393939393939393A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_15 => X"3738383838383838383838383838383838383838383838383838393939393939",
      INIT_16 => X"3636363636363636373737373737373737373737373737373737373737373737",
      INIT_17 => X"3535353535353535353535353535353636363636363636363636363636363636",
      INIT_18 => X"3434343434343434343434343434343434343434343435353535353535353535",
      INIT_19 => X"3232333333333333333333333333333333333333333333333333333334343434",
      INIT_1A => X"3131313131313131323232323232323232323232323232323232323232323232",
      INIT_1B => X"3030303030303030303030303030313131313131313131313131313131313131",
      INIT_1C => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F30303030303030303030303030",
      INIT_1D => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2F2F2F2F2F2F2F2F",
      INIT_1E => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2E2E2E2E",
      INIT_1F => X"2B2B2B2B2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_20 => X"2A2A2A2A2A2A2A2A2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B",
      INIT_21 => X"29292929292929292929292A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A",
      INIT_22 => X"2828282828282828282828282829292929292929292929292929292929292929",
      INIT_23 => X"2727272727272727272727272727272828282828282828282828282828282828",
      INIT_24 => X"2626262626262626262626262626262626272727272727272727272727272727",
      INIT_25 => X"2525252525252525252525252525252525252626262626262626262626262626",
      INIT_26 => X"2424242424242424242424242424242424242425252525252525252525252525",
      INIT_27 => X"2323232323232323232323232323232323232324242424242424242424242424",
      INIT_28 => X"2222222222222222222222222222222222222223232323232323232323232323",
      INIT_29 => X"2121212121212121212121212121212121212222222222222222222222222222",
      INIT_2A => X"2020202020202020202020202020202020212121212121212121212121212121",
      INIT_2B => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F202020202020202020202020202020202020",
      INIT_2C => X"1E1E1E1E1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_2D => X"1D1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_2E => X"1C1C1C1C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_2F => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_30 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1C1C",
      INIT_31 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B",
      INIT_32 => X"19191919191919191919191919191919191A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_33 => X"1818181818181818181919191919191919191919191919191919191919191919",
      INIT_34 => X"1818181818181818181818181818181818181818181818181818181818181818",
      INIT_35 => X"1717171717171717171717171717171717171717171717171717171717171717",
      INIT_36 => X"1616161616161616161616161616161616161616161617171717171717171717",
      INIT_37 => X"1515151515151515151515161616161616161616161616161616161616161616",
      INIT_38 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_39 => X"1414141414141414141414141414141414141414141414141414141414141515",
      INIT_3A => X"1313131313131313131313131313131314141414141414141414141414141414",
      INIT_3B => X"1313131313131313131313131313131313131313131313131313131313131313",
      INIT_3C => X"1212121212121212121212121212121212121212121212121212121212121212",
      INIT_3D => X"1111111111111111111111111111121212121212121212121212121212121212",
      INIT_3E => X"1111111111111111111111111111111111111111111111111111111111111111",
      INIT_3F => X"1010101010101010101010101010101010101010101010101010111111111111",
      INIT_40 => X"0F0F0F0F0F101010101010101010101010101010101010101010101010101010",
      INIT_41 => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_42 => X"0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_43 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_44 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_45 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_46 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_47 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_48 => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_49 => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_4A => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_4B => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_4C => X"09090A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_4D => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_4E => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_4F => X"0808080808080808080808080808080808080909090909090909090909090909",
      INIT_50 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_51 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_52 => X"0707070707070707070707070707070707070707070707070707070708080808",
      INIT_53 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_54 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_55 => X"0606060606060606060606060606060606060606060606060606060606070707",
      INIT_56 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_57 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_58 => X"0505050505050505050505050505050505050506060606060606060606060606",
      INIT_59 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_5A => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_5B => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_5C => X"0404040404040404040404040404040404040404040404040404040505050505",
      INIT_5D => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_5E => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_5F => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_60 => X"0303030303030303030303030303030303040404040404040404040404040404",
      INIT_61 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_62 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_63 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_64 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_65 => X"0202020202020202020202030303030303030303030303030303030303030303",
      INIT_66 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_67 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_68 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_69 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_6A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_6B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_6C => X"0101010101010101010101010101010101010101010101010101010102020202",
      INIT_6D => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_6E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_6F => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_70 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_71 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_72 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_73 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_74 => X"0000000000000000000000010101010101010101010101010101010101010101",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_array\(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      O => \^ena_array\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      douta_array(35 downto 0) => douta_array(35 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(26 downto 18),
      ena => ena,
      ena_array(0) => ena_array(1)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      douta_array(8 downto 0) => douta_array(17 downto 9),
      ena => ena
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(35 downto 27),
      ena => ena,
      ena_array(0) => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 17 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "Estimated Power for IP     :     4.7071990000000001 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "kintex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23,blk_mem_gen_v8_3_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_3_5,Vivado 2016.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.7071990000000001 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 18;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 18;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 18;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 18;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(17 downto 0) => B"000000000000000000",
      dinb(17 downto 0) => B"000000000000000000",
      douta(17 downto 0) => douta(17 downto 0),
      doutb(17 downto 0) => NLW_U0_doutb_UNCONNECTED(17 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(17 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(17 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(17 downto 0) => B"000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
