<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6aeebb853ebd8c514e6186653c592c82.html">otzone</a></li><li class="navelem"><a class="el" href="dir_fb44076c8b62c63869cf8a830933e50d.html">src</a></li><li class="navelem"><a class="el" href="dir_5054d892aa124e015c653e8232659643.html">arch</a></li><li class="navelem"><a class="el" href="dir_a8ff73de53c273984b8a08f3bd00cae5.html">arm</a></li><li class="navelem"><a class="el" href="dir_0f6da8a9c5259cd162214505231682b4.html">armv7</a></li><li class="navelem"><a class="el" href="dir_314c54530644a99bb6b146f499079a5e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="sw__types_8h_source.html">sw_types.h</a>&gt;</code><br/>
</div>
<p><a href="cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae05da5eff6babaf91257a4accdf8e0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ae05da5eff6babaf91257a4accdf8e0b6">CACHELINE_SIZE</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ae05da5eff6babaf91257a4accdf8e0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf945eacffc7b2486a0ead163cc1f129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#adf945eacffc7b2486a0ead163cc1f129">__asmeq</a>(x, y)&#160;&#160;&#160;&quot;.ifnc &quot; x &quot;,&quot; y &quot; ; .err ; .endif\n\t&quot;</td></tr>
<tr class="separator:adf945eacffc7b2486a0ead163cc1f129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe99dc6083b4bfc86a229928483c84a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#abe99dc6083b4bfc86a229928483c84a4">SCTLR_M</a>&#160;&#160;&#160;0x00000001  /* MMU bit        */</td></tr>
<tr class="separator:abe99dc6083b4bfc86a229928483c84a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29d865ad7a8a670db94641a194ccaf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a>&#160;&#160;&#160;(1 &lt;&lt; 2)    /* Dcache enable      */</td></tr>
<tr class="separator:ab29d865ad7a8a670db94641a194ccaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4463aca82a645205290b851968b6a9a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a>&#160;&#160;&#160;(1 &lt;&lt; 12)   /* Icache enable      */</td></tr>
<tr class="separator:a4463aca82a645205290b851968b6a9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d7b14b8e35c56f940185c098e8c014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ad8d7b14b8e35c56f940185c098e8c014">SCTLR_Z</a>&#160;&#160;&#160;(1 &lt;&lt; 11)   /* Branch prediction enable      */</td></tr>
<tr class="separator:ad8d7b14b8e35c56f940185c098e8c014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f7cb726dd83983648772947d1e60d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a14f7cb726dd83983648772947d1e60d8">isb</a>()&#160;&#160;&#160;__asm__ __volatile__(&quot;ISB&quot;)</td></tr>
<tr class="separator:a14f7cb726dd83983648772947d1e60d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3e456bfd6d0406bc6e20318da1760b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a3c3e456bfd6d0406bc6e20318da1760b">dmb</a>()&#160;&#160;&#160;__asm__ __volatile__(&quot;DMB&quot;)</td></tr>
<tr class="separator:a3c3e456bfd6d0406bc6e20318da1760b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394753c117a76e258bf17fa55a67b1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a394753c117a76e258bf17fa55a67b1bf">dsb</a>()&#160;&#160;&#160;__asm__ __volatile__(&quot;DSB&quot;)</td></tr>
<tr class="separator:a394753c117a76e258bf17fa55a67b1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c92c29fa8e83ab85e05543010e10d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a6c92c29fa8e83ab85e05543010e10d7c">nop</a>()&#160;&#160;&#160;__asm__ __volatile__(&quot;mov\tr0,r0\t@ nop\n\t&quot;);</td></tr>
<tr class="memdesc:a6c92c29fa8e83ab85e05543010e10d7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">NOP must be encoded as 'MOV r0,r0' in ARM code and 'MOV r8,r8' in Thumb code, see ARMv7-A/R ARM C.2.  <a href="#a6c92c29fa8e83ab85e05543010e10d7c">More...</a><br/></td></tr>
<tr class="separator:a6c92c29fa8e83ab85e05543010e10d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2701431c3c1ecfdc045be7821ebb5c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a2701431c3c1ecfdc045be7821ebb5c11">infinite_idle_loop</a>()</td></tr>
<tr class="memdesc:a2701431c3c1ecfdc045be7821ebb5c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Infinite loop waiting for interrupts (even if they are masked)  <a href="#a2701431c3c1ecfdc045be7821ebb5c11">More...</a><br/></td></tr>
<tr class="separator:a2701431c3c1ecfdc045be7821ebb5c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a883241269413027c206ddb84a5b363ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a883241269413027c206ddb84a5b363ff">get_mpid</a> (void)</td></tr>
<tr class="separator:a883241269413027c206ddb84a5b363ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab149c6f081a23305ff40bc7c24ed28ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ab149c6f081a23305ff40bc7c24ed28ce">read_sctlr</a> (void)</td></tr>
<tr class="separator:ab149c6f081a23305ff40bc7c24ed28ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87e17048aa4c648ea4b3944546a172f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ad87e17048aa4c648ea4b3944546a172f">write_sctlr</a> (<a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg)</td></tr>
<tr class="separator:ad87e17048aa4c648ea4b3944546a172f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cc2148610df892307172bc5b6721b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a82cc2148610df892307172bc5b6721b4">read_dfsr</a> (void)</td></tr>
<tr class="separator:a82cc2148610df892307172bc5b6721b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7778b32b7cfdb6717428bb6d27bd5436"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a7778b32b7cfdb6717428bb6d27bd5436">read_dfar</a> (void)</td></tr>
<tr class="separator:a7778b32b7cfdb6717428bb6d27bd5436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1015494da00c2f4ca23a8458ab3f899b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1015494da00c2f4ca23a8458ab3f899b">read_ifsr</a> (void)</td></tr>
<tr class="separator:a1015494da00c2f4ca23a8458ab3f899b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3a5c923f6e45871754f761ce116196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a2b3a5c923f6e45871754f761ce116196">read_ifar</a> (void)</td></tr>
<tr class="separator:a2b3a5c923f6e45871754f761ce116196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c9dd8b2c1f9efd63fb0bc30dc0baa4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a46c9dd8b2c1f9efd63fb0bc30dc0baa4">clear_icache</a> (void)</td></tr>
<tr class="separator:a46c9dd8b2c1f9efd63fb0bc30dc0baa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb578a05cd30a2b4fbbe0f14fb880561"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#acb578a05cd30a2b4fbbe0f14fb880561">inv_branch_predict</a> (void)</td></tr>
<tr class="separator:acb578a05cd30a2b4fbbe0f14fb880561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad936270e308c62f7466a45cec4b214f0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ad936270e308c62f7466a45cec4b214f0">set_ttbcr</a> (<a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg)</td></tr>
<tr class="separator:ad936270e308c62f7466a45cec4b214f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53076173b3831e9f267f8e122f867b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a53076173b3831e9f267f8e122f867b26">get_ttbcr</a> (void)</td></tr>
<tr class="separator:a53076173b3831e9f267f8e122f867b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02677fc204bc95a015ef87518740441c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a02677fc204bc95a015ef87518740441c">read_domain</a> (void)</td></tr>
<tr class="separator:a02677fc204bc95a015ef87518740441c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab302b3c3b9251fefbe6b5d526dea43f6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ab302b3c3b9251fefbe6b5d526dea43f6">write_domain</a> (<a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg)</td></tr>
<tr class="separator:ab302b3c3b9251fefbe6b5d526dea43f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4892d58b5e25ac24a4f737391f9c767e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a4892d58b5e25ac24a4f737391f9c767e">read_ttbr0</a> (void)</td></tr>
<tr class="separator:a4892d58b5e25ac24a4f737391f9c767e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9faacef81daf31bad8e0839f693b7132"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a9faacef81daf31bad8e0839f693b7132">write_ttbr0</a> (<a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg)</td></tr>
<tr class="separator:a9faacef81daf31bad8e0839f693b7132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b2b0b2cc4cde4cd6e36e7ca317920b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ad4b2b0b2cc4cde4cd6e36e7ca317920b">read_ttbr1</a> (void)</td></tr>
<tr class="separator:ad4b2b0b2cc4cde4cd6e36e7ca317920b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae545441ecdd006fe434c3e418c0602e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ae545441ecdd006fe434c3e418c0602e8">write_ttbr1</a> (<a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg)</td></tr>
<tr class="separator:ae545441ecdd006fe434c3e418c0602e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea7f845ae774844192056a565606a42"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aeea7f845ae774844192056a565606a42">icache_enable</a> (void)</td></tr>
<tr class="memdesc:aeea7f845ae774844192056a565606a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable instruction cache  <a href="#aeea7f845ae774844192056a565606a42">More...</a><br/></td></tr>
<tr class="separator:aeea7f845ae774844192056a565606a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37364e2f6a851faa045186434063dc6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#ab37364e2f6a851faa045186434063dc6">icache_disable</a> (void)</td></tr>
<tr class="memdesc:ab37364e2f6a851faa045186434063dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable instruction cache  <a href="#ab37364e2f6a851faa045186434063dc6">More...</a><br/></td></tr>
<tr class="separator:ab37364e2f6a851faa045186434063dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9739459b83ebc9dc1516c69b35f9bd82"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a9739459b83ebc9dc1516c69b35f9bd82">dcache_enable</a> (void)</td></tr>
<tr class="memdesc:a9739459b83ebc9dc1516c69b35f9bd82"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable data cache  <a href="#a9739459b83ebc9dc1516c69b35f9bd82">More...</a><br/></td></tr>
<tr class="separator:a9739459b83ebc9dc1516c69b35f9bd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa52b3839dbcb6a29e95dbe3e5c6b94b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa52b3839dbcb6a29e95dbe3e5c6b94b7">dcache_disable</a> (void)</td></tr>
<tr class="memdesc:aa52b3839dbcb6a29e95dbe3e5c6b94b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable data cache  <a href="#aa52b3839dbcb6a29e95dbe3e5c6b94b7">More...</a><br/></td></tr>
<tr class="separator:aa52b3839dbcb6a29e95dbe3e5c6b94b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb68c190aedf242feebec664b2f44f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1fb68c190aedf242feebec664b2f44f5">enable_l1_cache</a> (void)</td></tr>
<tr class="memdesc:a1fb68c190aedf242feebec664b2f44f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable level 1 cache  <a href="#a1fb68c190aedf242feebec664b2f44f5">More...</a><br/></td></tr>
<tr class="separator:a1fb68c190aedf242feebec664b2f44f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fef437dc4ff7795e2a58117e6c6035"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa4fef437dc4ff7795e2a58117e6c6035">disable_l1_cache</a> (void)</td></tr>
<tr class="memdesc:aa4fef437dc4ff7795e2a58117e6c6035"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable level 1 cache  <a href="#aa4fef437dc4ff7795e2a58117e6c6035">More...</a><br/></td></tr>
<tr class="separator:aa4fef437dc4ff7795e2a58117e6c6035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555dd55401d9c2807cf8ba60b55688b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a426fa6e7d1eaa7c84e108835da641869">irq_flags_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a555dd55401d9c2807cf8ba60b55688b8">cpu_irq_save</a> (void)</td></tr>
<tr class="memdesc:a555dd55401d9c2807cf8ba60b55688b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">saves interrupt request  <a href="#a555dd55401d9c2807cf8ba60b55688b8">More...</a><br/></td></tr>
<tr class="separator:a555dd55401d9c2807cf8ba60b55688b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb5595e01f9da7548f523defd398c35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a9eb5595e01f9da7548f523defd398c35">cpu_irq_restore</a> (<a class="el" href="sw__types_8h.html#a426fa6e7d1eaa7c84e108835da641869">irq_flags_t</a> flags)</td></tr>
<tr class="memdesc:a9eb5595e01f9da7548f523defd398c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">restores the interrupt request  <a href="#a9eb5595e01f9da7548f523defd398c35">More...</a><br/></td></tr>
<tr class="separator:a9eb5595e01f9da7548f523defd398c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03a2ace5441b42972120c282d4a3cb1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aa03a2ace5441b42972120c282d4a3cb1">cpu_wait_for_irq</a> (void)</td></tr>
<tr class="separator:aa03a2ace5441b42972120c282d4a3cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39507e05f8195fae777973bcb157cec5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a39507e05f8195fae777973bcb157cec5">clear_data_cache</a> (void)</td></tr>
<tr class="memdesc:a39507e05f8195fae777973bcb157cec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">clean and invalidate the data cache  <a href="#a39507e05f8195fae777973bcb157cec5">More...</a><br/></td></tr>
<tr class="separator:a39507e05f8195fae777973bcb157cec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699bd58190ccf9fe1d1609d9f3da8ff1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a699bd58190ccf9fe1d1609d9f3da8ff1">get_cpu_id</a> (void)</td></tr>
<tr class="separator:a699bd58190ccf9fe1d1609d9f3da8ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a903b42dd6b8927d294b2205eaab3182b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a903b42dd6b8927d294b2205eaab3182b">enable_branch_prediction</a> (void)</td></tr>
<tr class="memdesc:a903b42dd6b8927d294b2205eaab3182b"><td class="mdescLeft">&#160;</td><td class="mdescRight">branch prediction is enabled  <a href="#a903b42dd6b8927d294b2205eaab3182b">More...</a><br/></td></tr>
<tr class="separator:a903b42dd6b8927d294b2205eaab3182b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6c208a1cd099fed4ee0a206cc5068e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1a6c208a1cd099fed4ee0a206cc5068e">arm_irq_enable</a> (void)</td></tr>
<tr class="memdesc:a1a6c208a1cd099fed4ee0a206cc5068e"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable interrupt request  <a href="#a1a6c208a1cd099fed4ee0a206cc5068e">More...</a><br/></td></tr>
<tr class="separator:a1a6c208a1cd099fed4ee0a206cc5068e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738409582d2447a6ac1847ae58d1fe83"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a738409582d2447a6ac1847ae58d1fe83">arm_irq_disable</a> (void)</td></tr>
<tr class="memdesc:a738409582d2447a6ac1847ae58d1fe83"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable interrupt request  <a href="#a738409582d2447a6ac1847ae58d1fe83">More...</a><br/></td></tr>
<tr class="separator:a738409582d2447a6ac1847ae58d1fe83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd32e22e3c429660242c921d4266ccb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a5fd32e22e3c429660242c921d4266ccb">emulate_timer_irq</a> (void)</td></tr>
<tr class="memdesc:a5fd32e22e3c429660242c921d4266ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emulate timer IRQ functionality.  <a href="#a5fd32e22e3c429660242c921d4266ccb">More...</a><br/></td></tr>
<tr class="separator:a5fd32e22e3c429660242c921d4266ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4201b4e140bba4983a328705fdac18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a1c4201b4e140bba4983a328705fdac18">emulate_swi_handler</a> (int swi_id)</td></tr>
<tr class="separator:a1c4201b4e140bba4983a328705fdac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485c01a85ecf4219772d9df0db2c86a9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a485c01a85ecf4219772d9df0db2c86a9">data_memory_barrier</a> (void)</td></tr>
<tr class="memdesc:a485c01a85ecf4219772d9df0db2c86a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">calls the data memory barrier instruction  <a href="#a485c01a85ecf4219772d9df0db2c86a9">More...</a><br/></td></tr>
<tr class="separator:a485c01a85ecf4219772d9df0db2c86a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed669a97cf4695bb71f9d24330065976"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aed669a97cf4695bb71f9d24330065976">data_sync_barrier</a> (void)</td></tr>
<tr class="memdesc:aed669a97cf4695bb71f9d24330065976"><td class="mdescLeft">&#160;</td><td class="mdescRight">calls the data synchronization barrier instruction  <a href="#aed669a97cf4695bb71f9d24330065976">More...</a><br/></td></tr>
<tr class="separator:aed669a97cf4695bb71f9d24330065976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6250ae4bc505322acd6b2cb91b65da6a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a6250ae4bc505322acd6b2cb91b65da6a">instruction_sync_barrier</a> (void)</td></tr>
<tr class="memdesc:a6250ae4bc505322acd6b2cb91b65da6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">calls the instruction synchronization barrier instruction  <a href="#a6250ae4bc505322acd6b2cb91b65da6a">More...</a><br/></td></tr>
<tr class="separator:a6250ae4bc505322acd6b2cb91b65da6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac0ff84b4896b3013468174486b2d97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#aaac0ff84b4896b3013468174486b2d97">start_secondary_core</a> (void)</td></tr>
<tr class="separator:aaac0ff84b4896b3013468174486b2d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbff4526ae63b2e35412964d79ddd2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_8h.html#a2dbff4526ae63b2e35412964d79ddd2c">get_cpuid</a> (void)</td></tr>
<tr class="memdesc:a2dbff4526ae63b2e35412964d79ddd2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">cpu id is found and returned  <a href="#a2dbff4526ae63b2e35412964d79ddd2c">More...</a><br/></td></tr>
<tr class="separator:a2dbff4526ae63b2e35412964d79ddd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="adf945eacffc7b2486a0ead163cc1f129"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __asmeq</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">y&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;&quot;.ifnc &quot; x &quot;,&quot; y &quot; ; .err ; .endif\n\t&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu_8h_source.html#l00033">33</a> of file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae05da5eff6babaf91257a4accdf8e0b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHELINE_SIZE&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu_8h_source.html#l00030">30</a> of file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c3e456bfd6d0406bc6e20318da1760b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmb</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__ __volatile__(&quot;DMB&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu_8h_source.html#l00042">42</a> of file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a394753c117a76e258bf17fa55a67b1bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dsb</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__ __volatile__(&quot;DSB&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu_8h_source.html#l00043">43</a> of file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2701431c3c1ecfdc045be7821ebb5c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define infinite_idle_loop</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{ \</div>
<div class="line">    while (<a class="code" href="sw__semaphores_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>) \</div>
<div class="line">    { \</div>
<div class="line">      __asm__ __volatile__ (<span class="stringliteral">&quot;WFI&quot;</span>); \</div>
<div class="line">    } \</div>
<div class="line">  }</div>
<div class="ttc" id="sw__semaphores_8h_html_aa8cecfc5c5c054d2875c03e77b7be15d"><div class="ttname"><a href="sw__semaphores_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></div><div class="ttdeci">#define TRUE</div><div class="ttdef"><b>Definition:</b> <a href="sw__semaphores_8h_source.html#l00035">sw_semaphores.h:35</a></div></div>
</div><!-- fragment -->
<p>Infinite loop waiting for interrupts (even if they are masked) </p>

<p>Definition at line <a class="el" href="cpu_8h_source.html#l00183">183</a> of file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14f7cb726dd83983648772947d1e60d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define isb</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__ __volatile__(&quot;ISB&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu_8h_source.html#l00041">41</a> of file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c92c29fa8e83ab85e05543010e10d7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define nop</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__ __volatile__(&quot;mov\tr0,r0\t@ nop\n\t&quot;);</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NOP must be encoded as 'MOV r0,r0' in ARM code and 'MOV r8,r8' in Thumb code, see ARMv7-A/R ARM C.2. </p>

<p>Definition at line <a class="el" href="cpu_8h_source.html#l00052">52</a> of file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab29d865ad7a8a670db94641a194ccaf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCTLR_C&#160;&#160;&#160;(1 &lt;&lt; 2)    /* Dcache enable      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu_8h_source.html#l00037">37</a> of file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4463aca82a645205290b851968b6a9a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCTLR_I&#160;&#160;&#160;(1 &lt;&lt; 12)   /* Icache enable      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu_8h_source.html#l00038">38</a> of file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe99dc6083b4bfc86a229928483c84a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCTLR_M&#160;&#160;&#160;0x00000001  /* MMU bit        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu_8h_source.html#l00036">36</a> of file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8d7b14b8e35c56f940185c098e8c014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCTLR_Z&#160;&#160;&#160;(1 &lt;&lt; 11)   /* Branch prediction enable      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu_8h_source.html#l00039">39</a> of file <a class="el" href="cpu_8h_source.html">cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a738409582d2447a6ac1847ae58d1fe83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void arm_irq_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable interrupt request </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00185">185</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    __asm( <span class="stringliteral">&quot;cpsid if&quot;</span> );</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1a6c208a1cd099fed4ee0a206cc5068e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void arm_irq_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable interrupt request </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00177">177</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;{</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    __asm( <span class="stringliteral">&quot;cpsie if&quot;</span> );</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a39507e05f8195fae777973bcb157cec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clear_data_cache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clean and invalidate the data cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00108">108</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="cache_8h.html#a712f78388270ccd6a9b5f48b137ebd9e">clean_invalidate_dcache</a>();</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div>
<div class="ttc" id="cache_8h_html_a712f78388270ccd6a9b5f48b137ebd9e"><div class="ttname"><a href="cache_8h.html#a712f78388270ccd6a9b5f48b137ebd9e">clean_invalidate_dcache</a></div><div class="ttdeci">void clean_invalidate_dcache(void)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a46c9dd8b2c1f9efd63fb0bc30dc0baa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clear_icache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9eb5595e01f9da7548f523defd398c35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_irq_restore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#a426fa6e7d1eaa7c84e108835da641869">irq_flags_t</a>&#160;</td>
          <td class="paramname"><em>flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>restores the interrupt request </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">flags</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00137">137</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    __asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot; msr     cpsr_c, %0&quot;</span>::<span class="stringliteral">&quot;r&quot;</span> (flags)</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;              :<span class="stringliteral">&quot;memory&quot;</span>, <span class="stringliteral">&quot;cc&quot;</span>);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a555dd55401d9c2807cf8ba60b55688b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a426fa6e7d1eaa7c84e108835da641869">irq_flags_t</a> cpu_irq_save </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>saves interrupt request </p>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00118">118</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> retval;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    __asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot; mrs     %0, cpsr\n\t&quot;</span> <span class="stringliteral">&quot; cpsid   if&quot;</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                <span class="comment">/* Syntax CPSID &lt;iflags&gt; {, #&lt;p_mode&gt;}</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">                                 * Note: This instruction is supported </span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">                                 * from ARM6 and above</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">                                 */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;              :<span class="stringliteral">&quot;=r&quot;</span> (retval)::<span class="stringliteral">&quot;memory&quot;</span>, <span class="stringliteral">&quot;cc&quot;</span>);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">return</span> retval;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa03a2ace5441b42972120c282d4a3cb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_wait_for_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00146">146</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        __asm <span class="keyword">volatile</span> (<span class="stringliteral">&quot; wfi &quot;</span>);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a485c01a85ecf4219772d9df0db2c86a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void data_memory_barrier </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>calls the data memory barrier instruction </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00193">193</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="cpu_8h.html#a3c3e456bfd6d0406bc6e20318da1760b">dmb</a>();</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a3c3e456bfd6d0406bc6e20318da1760b"><div class="ttname"><a href="cpu_8h.html#a3c3e456bfd6d0406bc6e20318da1760b">dmb</a></div><div class="ttdeci">#define dmb()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00042">cpu.h:42</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aed669a97cf4695bb71f9d24330065976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void data_sync_barrier </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>calls the data synchronization barrier instruction </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00201">201</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="cpu_8h.html#a394753c117a76e258bf17fa55a67b1bf">dsb</a>();</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a394753c117a76e258bf17fa55a67b1bf"><div class="ttname"><a href="cpu_8h.html#a394753c117a76e258bf17fa55a67b1bf">dsb</a></div><div class="ttdeci">#define dsb()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00043">cpu.h:43</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa52b3839dbcb6a29e95dbe3e5c6b94b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dcache_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable data cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00082">82</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;{</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    cache_disable(<a class="code" href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a>);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_ab29d865ad7a8a670db94641a194ccaf6"><div class="ttname"><a href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a></div><div class="ttdeci">#define SCTLR_C</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00037">cpu.h:37</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9739459b83ebc9dc1516c69b35f9bd82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dcache_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable data cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00074">74</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    cache_enable(<a class="code" href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a>);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_ab29d865ad7a8a670db94641a194ccaf6"><div class="ttname"><a href="cpu_8h.html#ab29d865ad7a8a670db94641a194ccaf6">SCTLR_C</a></div><div class="ttdeci">#define SCTLR_C</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00037">cpu.h:37</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa4fef437dc4ff7795e2a58117e6c6035"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void disable_l1_cache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable level 1 cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00099">99</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="cpu_8c.html#ab37364e2f6a851faa045186434063dc6">icache_disable</a>();</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="cpu_8c.html#aa52b3839dbcb6a29e95dbe3e5c6b94b7">dcache_disable</a>();</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div>
<div class="ttc" id="cpu_8c_html_ab37364e2f6a851faa045186434063dc6"><div class="ttname"><a href="cpu_8c.html#ab37364e2f6a851faa045186434063dc6">icache_disable</a></div><div class="ttdeci">void icache_disable(void)</div><div class="ttdoc">disable instruction cache </div><div class="ttdef"><b>Definition:</b> <a href="cpu_8c_source.html#l00066">cpu.c:66</a></div></div>
<div class="ttc" id="cpu_8c_html_aa52b3839dbcb6a29e95dbe3e5c6b94b7"><div class="ttname"><a href="cpu_8c.html#aa52b3839dbcb6a29e95dbe3e5c6b94b7">dcache_disable</a></div><div class="ttdeci">void dcache_disable(void)</div><div class="ttdoc">disable data cache </div><div class="ttdef"><b>Definition:</b> <a href="cpu_8c_source.html#l00082">cpu.c:82</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1c4201b4e140bba4983a328705fdac18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emulate_swi_handler </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>swi_id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">swi_id</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a5fd32e22e3c429660242c921d4266ccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void emulate_timer_irq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emulate timer IRQ functionality. </p>

<p>Definition at line <a class="el" href="cpu__api_8c_source.html#l00207">207</a> of file <a class="el" href="cpu__api_8c_source.html">cpu_api.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;{</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#ifdef CONFIG_EMULATE_FIQ</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="comment">/*      asm volatile(&quot;swi #0xaaaa&quot;); */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;     <a class="code" href="cpu_8h.html#a1c4201b4e140bba4983a328705fdac18">emulate_swi_handler</a>(0xbbbb);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span>}</div>
<div class="ttc" id="cpu_8h_html_a1c4201b4e140bba4983a328705fdac18"><div class="ttname"><a href="cpu_8h.html#a1c4201b4e140bba4983a328705fdac18">emulate_swi_handler</a></div><div class="ttdeci">void emulate_swi_handler(int swi_id)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a903b42dd6b8927d294b2205eaab3182b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void enable_branch_prediction </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>branch prediction is enabled </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00166">166</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    reg = <a class="code" href="cpu_8h.html#ab149c6f081a23305ff40bc7c24ed28ce">read_sctlr</a>();  <span class="comment">/* get control reg. */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    reg |= <a class="code" href="cpu_8h.html#ad8d7b14b8e35c56f940185c098e8c014">SCTLR_Z</a>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="cpu_8h.html#ad87e17048aa4c648ea4b3944546a172f">write_sctlr</a>(reg);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_ab149c6f081a23305ff40bc7c24ed28ce"><div class="ttname"><a href="cpu_8h.html#ab149c6f081a23305ff40bc7c24ed28ce">read_sctlr</a></div><div class="ttdeci">u32 read_sctlr(void)</div></div>
<div class="ttc" id="cpu_8h_html_ad87e17048aa4c648ea4b3944546a172f"><div class="ttname"><a href="cpu_8h.html#ad87e17048aa4c648ea4b3944546a172f">write_sctlr</a></div><div class="ttdeci">void write_sctlr(u32 reg)</div></div>
<div class="ttc" id="cpu_8h_html_ad8d7b14b8e35c56f940185c098e8c014"><div class="ttname"><a href="cpu_8h.html#ad8d7b14b8e35c56f940185c098e8c014">SCTLR_Z</a></div><div class="ttdeci">#define SCTLR_Z</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00039">cpu.h:39</a></div></div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1fb68c190aedf242feebec664b2f44f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void enable_l1_cache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable level 1 cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00090">90</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="cpu_8c.html#aeea7f845ae774844192056a565606a42">icache_enable</a>();</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="cpu_8c.html#a9739459b83ebc9dc1516c69b35f9bd82">dcache_enable</a>();</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;}</div>
<div class="ttc" id="cpu_8c_html_a9739459b83ebc9dc1516c69b35f9bd82"><div class="ttname"><a href="cpu_8c.html#a9739459b83ebc9dc1516c69b35f9bd82">dcache_enable</a></div><div class="ttdeci">void dcache_enable(void)</div><div class="ttdoc">enable data cache </div><div class="ttdef"><b>Definition:</b> <a href="cpu_8c_source.html#l00074">cpu.c:74</a></div></div>
<div class="ttc" id="cpu_8c_html_aeea7f845ae774844192056a565606a42"><div class="ttname"><a href="cpu_8c.html#aeea7f845ae774844192056a565606a42">icache_enable</a></div><div class="ttdeci">void icache_enable(void)</div><div class="ttdoc">enable instruction cache </div><div class="ttdef"><b>Definition:</b> <a href="cpu_8c_source.html#l00058">cpu.c:58</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a699bd58190ccf9fe1d1609d9f3da8ff1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> get_cpu_id </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="a2dbff4526ae63b2e35412964d79ddd2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> get_cpuid </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>cpu id is found and returned </p>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00156">156</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> value;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    value = <a class="code" href="cpu_8h.html#a883241269413027c206ddb84a5b363ff">get_mpid</a>();</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">return</span> (value &amp; 0x3);   </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a883241269413027c206ddb84a5b363ff"><div class="ttname"><a href="cpu_8h.html#a883241269413027c206ddb84a5b363ff">get_mpid</a></div><div class="ttdeci">u32 get_mpid(void)</div></div>
<div class="ttc" id="sw__types_8h_html_a10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdef"><b>Definition:</b> <a href="sw__types_8h_source.html#l00061">sw_types.h:61</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a883241269413027c206ddb84a5b363ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> get_mpid </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="a53076173b3831e9f267f8e122f867b26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> get_ttbcr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="ab37364e2f6a851faa045186434063dc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void icache_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable instruction cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00066">66</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    cache_disable(<a class="code" href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a>);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a4463aca82a645205290b851968b6a9a8"><div class="ttname"><a href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a></div><div class="ttdeci">#define SCTLR_I</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00038">cpu.h:38</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aeea7f845ae774844192056a565606a42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void icache_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable instruction cache </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00058">58</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    cache_enable(<a class="code" href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a>);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a4463aca82a645205290b851968b6a9a8"><div class="ttname"><a href="cpu_8h.html#a4463aca82a645205290b851968b6a9a8">SCTLR_I</a></div><div class="ttdeci">#define SCTLR_I</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00038">cpu.h:38</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6250ae4bc505322acd6b2cb91b65da6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void instruction_sync_barrier </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>calls the instruction synchronization barrier instruction </p>

<p>Definition at line <a class="el" href="cpu_8c_source.html#l00209">209</a> of file <a class="el" href="cpu_8c_source.html">cpu.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;{</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="cpu_8h.html#a14f7cb726dd83983648772947d1e60d8">isb</a>();</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}</div>
<div class="ttc" id="cpu_8h_html_a14f7cb726dd83983648772947d1e60d8"><div class="ttname"><a href="cpu_8h.html#a14f7cb726dd83983648772947d1e60d8">isb</a></div><div class="ttdeci">#define isb()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_8h_source.html#l00041">cpu.h:41</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="acb578a05cd30a2b4fbbe0f14fb880561"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void inv_branch_predict </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7778b32b7cfdb6717428bb6d27bd5436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> read_dfar </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="a82cc2148610df892307172bc5b6721b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> read_dfsr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="a02677fc204bc95a015ef87518740441c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> read_domain </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="a2b3a5c923f6e45871754f761ce116196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> read_ifar </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="a1015494da00c2f4ca23a8458ab3f899b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> read_ifsr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd></dd>
<dd>
</dd></dl>

</div>
</div>
<a class="anchor" id="ab149c6f081a23305ff40bc7c24ed28ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> read_sctlr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd></dd>
<dd>
</dd></dl>

</div>
</div>
<a class="anchor" id="a4892d58b5e25ac24a4f737391f9c767e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> read_ttbr0 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="ad4b2b0b2cc4cde4cd6e36e7ca317920b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> read_ttbr1 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="ad936270e308c62f7466a45cec4b214f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void set_ttbcr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aaac0ff84b4896b3013468174486b2d97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void start_secondary_core </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab302b3c3b9251fefbe6b5d526dea43f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void write_domain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ad87e17048aa4c648ea4b3944546a172f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void write_sctlr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a9faacef81daf31bad8e0839f693b7132"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void write_ttbr0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ae545441ecdd006fe434c3e418c0602e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void write_ttbr1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="sw__types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat May 3 2014 13:35:44 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
