<dec f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='214' type='bool'/>
<use f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='227' u='w' c='_ZN4llvm8SwitchCG12BitTestBlockC1ENS_5APIntES2_PKNS_5ValueEjNS_3MVTEbbPNS_17MachineBasicBlockES8_NS_11SmallVectorINS0_11BitTestCaseELj3EEENS_17BranchProbabilityE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1147' u='w' c='_ZN4llvm12IRTranslator20lowerBitTestWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_17MachineBasicBlockES4_S4_RNS_16MachineIRBuilderENS_14ilist_iterator16708573'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2940' u='r' c='_ZN4llvm12IRTranslator18finalizeBasicBlockEv'/>
<offset>360</offset>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10467' u='w' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='1795' u='r' c='_ZN4llvm16SelectionDAGISel16FinishBasicBlockEv'/>
