# FSM Reduction and mapping (C) Univ. of Colorado VLSI
#
# JEDI, official release 1.2
#
# States.S0 101
# States.S1 000
# States.S2 111
# States.S3 110
# States.S4 100
# States.S5 001
# States.S6 011
#
.5.1 v.5.2 v.6 v.7 v.8 v.9 
.type fr
.i 7
.o 1
.ilb v.0 v.1 v.2 v.3 v.4.0 v.4.1 v.4.2
.ob v.5.0
.p 35
1--10-- 1
1-1--1- 1
-1----0 1
1-1-1-1 1
-1---0- 1
0---0-0 1
0--1--0 1
00-0111 1
0-0-00- 1
0-0--00 1
0000101 0
0000110 0
0001101 0
0001111 0
0010101 0
0010110 0
0010100 0
0011101 0
0100111 0
1000101 0
1000000 0
1000111 0
1000110 0
1000100 0
1001111 0
1010000 0
1010100 0
1011100 0
1010001 0
1000001 0
0010001 0
0000011 0
0010011 0
1000011 0
0001011 0
.end
