
Lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f2c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  08007130  08007130  00017130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074fc  080074fc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080074fc  080074fc  000174fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007504  08007504  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007504  08007504  00017504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007508  08007508  00017508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800750c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  200001d4  080076e0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000538  080076e0  00020538  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020202  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d0a7  00000000  00000000  00020245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002489  00000000  00000000  0002d2ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a20  00000000  00000000  0002f778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007a5  00000000  00000000  00030198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028d57  00000000  00000000  0003093d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f01f  00000000  00000000  00059694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f8af6  00000000  00000000  000686b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000364c  00000000  00000000  001611ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  001647f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	08007114 	.word	0x08007114

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	08007114 	.word	0x08007114

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005f2:	463b      	mov	r3, r7
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005fe:	4b28      	ldr	r3, [pc, #160]	; (80006a0 <MX_ADC1_Init+0xb4>)
 8000600:	4a28      	ldr	r2, [pc, #160]	; (80006a4 <MX_ADC1_Init+0xb8>)
 8000602:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000604:	4b26      	ldr	r3, [pc, #152]	; (80006a0 <MX_ADC1_Init+0xb4>)
 8000606:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800060a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800060c:	4b24      	ldr	r3, [pc, #144]	; (80006a0 <MX_ADC1_Init+0xb4>)
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000612:	4b23      	ldr	r3, [pc, #140]	; (80006a0 <MX_ADC1_Init+0xb4>)
 8000614:	2201      	movs	r2, #1
 8000616:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000618:	4b21      	ldr	r3, [pc, #132]	; (80006a0 <MX_ADC1_Init+0xb4>)
 800061a:	2201      	movs	r2, #1
 800061c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800061e:	4b20      	ldr	r3, [pc, #128]	; (80006a0 <MX_ADC1_Init+0xb4>)
 8000620:	2200      	movs	r2, #0
 8000622:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000626:	4b1e      	ldr	r3, [pc, #120]	; (80006a0 <MX_ADC1_Init+0xb4>)
 8000628:	2200      	movs	r2, #0
 800062a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800062c:	4b1c      	ldr	r3, [pc, #112]	; (80006a0 <MX_ADC1_Init+0xb4>)
 800062e:	4a1e      	ldr	r2, [pc, #120]	; (80006a8 <MX_ADC1_Init+0xbc>)
 8000630:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000632:	4b1b      	ldr	r3, [pc, #108]	; (80006a0 <MX_ADC1_Init+0xb4>)
 8000634:	2200      	movs	r2, #0
 8000636:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000638:	4b19      	ldr	r3, [pc, #100]	; (80006a0 <MX_ADC1_Init+0xb4>)
 800063a:	2202      	movs	r2, #2
 800063c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800063e:	4b18      	ldr	r3, [pc, #96]	; (80006a0 <MX_ADC1_Init+0xb4>)
 8000640:	2201      	movs	r2, #1
 8000642:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000646:	4b16      	ldr	r3, [pc, #88]	; (80006a0 <MX_ADC1_Init+0xb4>)
 8000648:	2200      	movs	r2, #0
 800064a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800064c:	4814      	ldr	r0, [pc, #80]	; (80006a0 <MX_ADC1_Init+0xb4>)
 800064e:	f000 fea5 	bl	800139c <HAL_ADC_Init>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000658:	f000 fc30 	bl	8000ebc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800065c:	230a      	movs	r3, #10
 800065e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000660:	2301      	movs	r3, #1
 8000662:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000664:	2301      	movs	r3, #1
 8000666:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000668:	463b      	mov	r3, r7
 800066a:	4619      	mov	r1, r3
 800066c:	480c      	ldr	r0, [pc, #48]	; (80006a0 <MX_ADC1_Init+0xb4>)
 800066e:	f001 f877 	bl	8001760 <HAL_ADC_ConfigChannel>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000678:	f000 fc20 	bl	8000ebc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800067c:	2303      	movs	r3, #3
 800067e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000680:	2302      	movs	r3, #2
 8000682:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000684:	463b      	mov	r3, r7
 8000686:	4619      	mov	r1, r3
 8000688:	4805      	ldr	r0, [pc, #20]	; (80006a0 <MX_ADC1_Init+0xb4>)
 800068a:	f001 f869 	bl	8001760 <HAL_ADC_ConfigChannel>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000694:	f000 fc12 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000698:	bf00      	nop
 800069a:	3710      	adds	r7, #16
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	200001f0 	.word	0x200001f0
 80006a4:	40012000 	.word	0x40012000
 80006a8:	0f000001 	.word	0x0f000001

080006ac <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006b2:	463b      	mov	r3, r7
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80006be:	4b21      	ldr	r3, [pc, #132]	; (8000744 <MX_ADC3_Init+0x98>)
 80006c0:	4a21      	ldr	r2, [pc, #132]	; (8000748 <MX_ADC3_Init+0x9c>)
 80006c2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006c4:	4b1f      	ldr	r3, [pc, #124]	; (8000744 <MX_ADC3_Init+0x98>)
 80006c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80006ca:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80006cc:	4b1d      	ldr	r3, [pc, #116]	; (8000744 <MX_ADC3_Init+0x98>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006d2:	4b1c      	ldr	r3, [pc, #112]	; (8000744 <MX_ADC3_Init+0x98>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80006d8:	4b1a      	ldr	r3, [pc, #104]	; (8000744 <MX_ADC3_Init+0x98>)
 80006da:	2200      	movs	r2, #0
 80006dc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80006de:	4b19      	ldr	r3, [pc, #100]	; (8000744 <MX_ADC3_Init+0x98>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006e6:	4b17      	ldr	r3, [pc, #92]	; (8000744 <MX_ADC3_Init+0x98>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006ec:	4b15      	ldr	r3, [pc, #84]	; (8000744 <MX_ADC3_Init+0x98>)
 80006ee:	4a17      	ldr	r2, [pc, #92]	; (800074c <MX_ADC3_Init+0xa0>)
 80006f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f2:	4b14      	ldr	r3, [pc, #80]	; (8000744 <MX_ADC3_Init+0x98>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80006f8:	4b12      	ldr	r3, [pc, #72]	; (8000744 <MX_ADC3_Init+0x98>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80006fe:	4b11      	ldr	r3, [pc, #68]	; (8000744 <MX_ADC3_Init+0x98>)
 8000700:	2200      	movs	r2, #0
 8000702:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000706:	4b0f      	ldr	r3, [pc, #60]	; (8000744 <MX_ADC3_Init+0x98>)
 8000708:	2201      	movs	r2, #1
 800070a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800070c:	480d      	ldr	r0, [pc, #52]	; (8000744 <MX_ADC3_Init+0x98>)
 800070e:	f000 fe45 	bl	800139c <HAL_ADC_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000718:	f000 fbd0 	bl	8000ebc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800071c:	2309      	movs	r3, #9
 800071e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000720:	2301      	movs	r3, #1
 8000722:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000724:	2300      	movs	r3, #0
 8000726:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000728:	463b      	mov	r3, r7
 800072a:	4619      	mov	r1, r3
 800072c:	4805      	ldr	r0, [pc, #20]	; (8000744 <MX_ADC3_Init+0x98>)
 800072e:	f001 f817 	bl	8001760 <HAL_ADC_ConfigChannel>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000738:	f000 fbc0 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800073c:	bf00      	nop
 800073e:	3710      	adds	r7, #16
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	20000238 	.word	0x20000238
 8000748:	40012200 	.word	0x40012200
 800074c:	0f000001 	.word	0x0f000001

08000750 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b08c      	sub	sp, #48	; 0x30
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000758:	f107 031c 	add.w	r3, r7, #28
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	605a      	str	r2, [r3, #4]
 8000762:	609a      	str	r2, [r3, #8]
 8000764:	60da      	str	r2, [r3, #12]
 8000766:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a4e      	ldr	r2, [pc, #312]	; (80008a8 <HAL_ADC_MspInit+0x158>)
 800076e:	4293      	cmp	r3, r2
 8000770:	d16c      	bne.n	800084c <HAL_ADC_MspInit+0xfc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000772:	4b4e      	ldr	r3, [pc, #312]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000776:	4a4d      	ldr	r2, [pc, #308]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800077c:	6453      	str	r3, [r2, #68]	; 0x44
 800077e:	4b4b      	ldr	r3, [pc, #300]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000786:	61bb      	str	r3, [r7, #24]
 8000788:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800078a:	4b48      	ldr	r3, [pc, #288]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a47      	ldr	r2, [pc, #284]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000790:	f043 0304 	orr.w	r3, r3, #4
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b45      	ldr	r3, [pc, #276]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0304 	and.w	r3, r3, #4
 800079e:	617b      	str	r3, [r7, #20]
 80007a0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a2:	4b42      	ldr	r3, [pc, #264]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a41      	ldr	r2, [pc, #260]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b3f      	ldr	r3, [pc, #252]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]
    PC0     ------> ADC1_IN10
    PC3     ------> ADC1_IN13
    PA1     ------> ADC1_IN1
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80007ba:	2309      	movs	r3, #9
 80007bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007be:	2303      	movs	r3, #3
 80007c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c2:	2300      	movs	r3, #0
 80007c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007c6:	f107 031c 	add.w	r3, r7, #28
 80007ca:	4619      	mov	r1, r3
 80007cc:	4838      	ldr	r0, [pc, #224]	; (80008b0 <HAL_ADC_MspInit+0x160>)
 80007ce:	f001 ff23 	bl	8002618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80007d2:	230a      	movs	r3, #10
 80007d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007d6:	2303      	movs	r3, #3
 80007d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007da:	2300      	movs	r3, #0
 80007dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007de:	f107 031c 	add.w	r3, r7, #28
 80007e2:	4619      	mov	r1, r3
 80007e4:	4833      	ldr	r0, [pc, #204]	; (80008b4 <HAL_ADC_MspInit+0x164>)
 80007e6:	f001 ff17 	bl	8002618 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80007ea:	4b33      	ldr	r3, [pc, #204]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 80007ec:	4a33      	ldr	r2, [pc, #204]	; (80008bc <HAL_ADC_MspInit+0x16c>)
 80007ee:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80007f0:	4b31      	ldr	r3, [pc, #196]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007f6:	4b30      	ldr	r3, [pc, #192]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007fc:	4b2e      	ldr	r3, [pc, #184]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 80007fe:	2200      	movs	r2, #0
 8000800:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000802:	4b2d      	ldr	r3, [pc, #180]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 8000804:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000808:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800080a:	4b2b      	ldr	r3, [pc, #172]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 800080c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000810:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000812:	4b29      	ldr	r3, [pc, #164]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 8000814:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000818:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800081a:	4b27      	ldr	r3, [pc, #156]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 800081c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000820:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000822:	4b25      	ldr	r3, [pc, #148]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 8000824:	2200      	movs	r2, #0
 8000826:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000828:	4b23      	ldr	r3, [pc, #140]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 800082a:	2200      	movs	r2, #0
 800082c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800082e:	4822      	ldr	r0, [pc, #136]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 8000830:	f001 fb7a 	bl	8001f28 <HAL_DMA_Init>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 800083a:	f000 fb3f 	bl	8000ebc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4a1d      	ldr	r2, [pc, #116]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 8000842:	639a      	str	r2, [r3, #56]	; 0x38
 8000844:	4a1c      	ldr	r2, [pc, #112]	; (80008b8 <HAL_ADC_MspInit+0x168>)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800084a:	e028      	b.n	800089e <HAL_ADC_MspInit+0x14e>
  else if(adcHandle->Instance==ADC3)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a1b      	ldr	r2, [pc, #108]	; (80008c0 <HAL_ADC_MspInit+0x170>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d123      	bne.n	800089e <HAL_ADC_MspInit+0x14e>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000856:	4b15      	ldr	r3, [pc, #84]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800085a:	4a14      	ldr	r2, [pc, #80]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 800085c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000860:	6453      	str	r3, [r2, #68]	; 0x44
 8000862:	4b12      	ldr	r3, [pc, #72]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000866:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800086e:	4b0f      	ldr	r3, [pc, #60]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	4a0e      	ldr	r2, [pc, #56]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 8000874:	f043 0320 	orr.w	r3, r3, #32
 8000878:	6313      	str	r3, [r2, #48]	; 0x30
 800087a:	4b0c      	ldr	r3, [pc, #48]	; (80008ac <HAL_ADC_MspInit+0x15c>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	f003 0320 	and.w	r3, r3, #32
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000886:	2308      	movs	r3, #8
 8000888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800088a:	2303      	movs	r3, #3
 800088c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4619      	mov	r1, r3
 8000898:	480a      	ldr	r0, [pc, #40]	; (80008c4 <HAL_ADC_MspInit+0x174>)
 800089a:	f001 febd 	bl	8002618 <HAL_GPIO_Init>
}
 800089e:	bf00      	nop
 80008a0:	3730      	adds	r7, #48	; 0x30
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40012000 	.word	0x40012000
 80008ac:	40023800 	.word	0x40023800
 80008b0:	40020800 	.word	0x40020800
 80008b4:	40020000 	.word	0x40020000
 80008b8:	20000280 	.word	0x20000280
 80008bc:	40026410 	.word	0x40026410
 80008c0:	40012200 	.word	0x40012200
 80008c4:	40021400 	.word	0x40021400

080008c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80008ce:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <MX_DMA_Init+0x38>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a0b      	ldr	r2, [pc, #44]	; (8000900 <MX_DMA_Init+0x38>)
 80008d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b09      	ldr	r3, [pc, #36]	; (8000900 <MX_DMA_Init+0x38>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008e2:	607b      	str	r3, [r7, #4]
 80008e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2101      	movs	r1, #1
 80008ea:	2038      	movs	r0, #56	; 0x38
 80008ec:	f001 fae5 	bl	8001eba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008f0:	2038      	movs	r0, #56	; 0x38
 80008f2:	f001 fafe 	bl	8001ef2 <HAL_NVIC_EnableIRQ>

}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40023800 	.word	0x40023800

08000904 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	; 0x28
 8000908:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	605a      	str	r2, [r3, #4]
 8000914:	609a      	str	r2, [r3, #8]
 8000916:	60da      	str	r2, [r3, #12]
 8000918:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800091a:	4b24      	ldr	r3, [pc, #144]	; (80009ac <MX_GPIO_Init+0xa8>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	4a23      	ldr	r2, [pc, #140]	; (80009ac <MX_GPIO_Init+0xa8>)
 8000920:	f043 0320 	orr.w	r3, r3, #32
 8000924:	6313      	str	r3, [r2, #48]	; 0x30
 8000926:	4b21      	ldr	r3, [pc, #132]	; (80009ac <MX_GPIO_Init+0xa8>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	f003 0320 	and.w	r3, r3, #32
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000932:	4b1e      	ldr	r3, [pc, #120]	; (80009ac <MX_GPIO_Init+0xa8>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000936:	4a1d      	ldr	r2, [pc, #116]	; (80009ac <MX_GPIO_Init+0xa8>)
 8000938:	f043 0304 	orr.w	r3, r3, #4
 800093c:	6313      	str	r3, [r2, #48]	; 0x30
 800093e:	4b1b      	ldr	r3, [pc, #108]	; (80009ac <MX_GPIO_Init+0xa8>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000942:	f003 0304 	and.w	r3, r3, #4
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800094a:	4b18      	ldr	r3, [pc, #96]	; (80009ac <MX_GPIO_Init+0xa8>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094e:	4a17      	ldr	r2, [pc, #92]	; (80009ac <MX_GPIO_Init+0xa8>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	6313      	str	r3, [r2, #48]	; 0x30
 8000956:	4b15      	ldr	r3, [pc, #84]	; (80009ac <MX_GPIO_Init+0xa8>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	60bb      	str	r3, [r7, #8]
 8000960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000962:	4b12      	ldr	r3, [pc, #72]	; (80009ac <MX_GPIO_Init+0xa8>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	4a11      	ldr	r2, [pc, #68]	; (80009ac <MX_GPIO_Init+0xa8>)
 8000968:	f043 0308 	orr.w	r3, r3, #8
 800096c:	6313      	str	r3, [r2, #48]	; 0x30
 800096e:	4b0f      	ldr	r3, [pc, #60]	; (80009ac <MX_GPIO_Init+0xa8>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000972:	f003 0308 	and.w	r3, r3, #8
 8000976:	607b      	str	r3, [r7, #4]
 8000978:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000980:	480b      	ldr	r0, [pc, #44]	; (80009b0 <MX_GPIO_Init+0xac>)
 8000982:	f001 fff5 	bl	8002970 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000986:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800098a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098c:	2301      	movs	r3, #1
 800098e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	2300      	movs	r3, #0
 8000992:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000994:	2300      	movs	r3, #0
 8000996:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000998:	f107 0314 	add.w	r3, r7, #20
 800099c:	4619      	mov	r1, r3
 800099e:	4804      	ldr	r0, [pc, #16]	; (80009b0 <MX_GPIO_Init+0xac>)
 80009a0:	f001 fe3a 	bl	8002618 <HAL_GPIO_Init>

}
 80009a4:	bf00      	nop
 80009a6:	3728      	adds	r7, #40	; 0x28
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	40023800 	.word	0x40023800
 80009b0:	40020800 	.word	0x40020800

080009b4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80009b8:	f000 fc6f 	bl	800129a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80009bc:	f000 f83e 	bl	8000a3c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80009c0:	f7ff ffa0 	bl	8000904 <MX_GPIO_Init>
	MX_DMA_Init();
 80009c4:	f7ff ff80 	bl	80008c8 <MX_DMA_Init>
	MX_ADC1_Init();
 80009c8:	f7ff fe10 	bl	80005ec <MX_ADC1_Init>
	MX_USART3_UART_Init();
 80009cc:	f000 fbac 	bl	8001128 <MX_USART3_UART_Init>
	MX_ADC3_Init();
 80009d0:	f7ff fe6c 	bl	80006ac <MX_ADC3_Init>
	/* USER CODE BEGIN 2 */
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_val, 4096);
 80009d4:	4b15      	ldr	r3, [pc, #84]	; (8000a2c <main+0x78>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009dc:	4619      	mov	r1, r3
 80009de:	4814      	ldr	r0, [pc, #80]	; (8000a30 <main+0x7c>)
 80009e0:	f000 fdac 	bl	800153c <HAL_ADC_Start_DMA>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
			while(HAL_ADC_PollForConversion(&hadc1,100)!= HAL_OK){
 80009e4:	bf00      	nop
 80009e6:	2164      	movs	r1, #100	; 0x64
 80009e8:	4811      	ldr	r0, [pc, #68]	; (8000a30 <main+0x7c>)
 80009ea:	f000 fd1b 	bl	8001424 <HAL_ADC_PollForConversion>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d1f8      	bne.n	80009e6 <main+0x32>
			}
			adc_val =HAL_ADC_GetValue(&hadc1);
 80009f4:	480e      	ldr	r0, [pc, #56]	; (8000a30 <main+0x7c>)
 80009f6:	f000 fe9b 	bl	8001730 <HAL_ADC_GetValue>
 80009fa:	4603      	mov	r3, r0
 80009fc:	4a0b      	ldr	r2, [pc, #44]	; (8000a2c <main+0x78>)
 80009fe:	6013      	str	r3, [r2, #0]
			adc_val_8 = average_8(adc_val);
 8000a00:	4b0a      	ldr	r3, [pc, #40]	; (8000a2c <main+0x78>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4618      	mov	r0, r3
 8000a06:	f000 f887 	bl	8000b18 <average_8>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	4a09      	ldr	r2, [pc, #36]	; (8000a34 <main+0x80>)
 8000a0e:	6013      	str	r3, [r2, #0]
			adc_val_16 = average_16(adc_val);
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <main+0x78>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4618      	mov	r0, r3
 8000a16:	f000 f8af 	bl	8000b78 <average_16>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	4a06      	ldr	r2, [pc, #24]	; (8000a38 <main+0x84>)
 8000a1e:	6013      	str	r3, [r2, #0]
			displayHex(adc_val);
 8000a20:	4b02      	ldr	r3, [pc, #8]	; (8000a2c <main+0x78>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f000 f8d7 	bl	8000bd8 <displayHex>
			while(HAL_ADC_PollForConversion(&hadc1,100)!= HAL_OK){
 8000a2a:	e7db      	b.n	80009e4 <main+0x30>
 8000a2c:	200002e8 	.word	0x200002e8
 8000a30:	200001f0 	.word	0x200001f0
 8000a34:	200002e0 	.word	0x200002e0
 8000a38:	200002e4 	.word	0x200002e4

08000a3c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b094      	sub	sp, #80	; 0x50
 8000a40:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a42:	f107 031c 	add.w	r3, r7, #28
 8000a46:	2234      	movs	r2, #52	; 0x34
 8000a48:	2100      	movs	r1, #0
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f004 faf1 	bl	8005032 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a50:	f107 0308 	add.w	r3, r7, #8
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	605a      	str	r2, [r3, #4]
 8000a5a:	609a      	str	r2, [r3, #8]
 8000a5c:	60da      	str	r2, [r3, #12]
 8000a5e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000a60:	4b2b      	ldr	r3, [pc, #172]	; (8000b10 <SystemClock_Config+0xd4>)
 8000a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a64:	4a2a      	ldr	r2, [pc, #168]	; (8000b10 <SystemClock_Config+0xd4>)
 8000a66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a6a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a6c:	4b28      	ldr	r3, [pc, #160]	; (8000b10 <SystemClock_Config+0xd4>)
 8000a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a74:	607b      	str	r3, [r7, #4]
 8000a76:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a78:	4b26      	ldr	r3, [pc, #152]	; (8000b14 <SystemClock_Config+0xd8>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a25      	ldr	r2, [pc, #148]	; (8000b14 <SystemClock_Config+0xd8>)
 8000a7e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a82:	6013      	str	r3, [r2, #0]
 8000a84:	4b23      	ldr	r3, [pc, #140]	; (8000b14 <SystemClock_Config+0xd8>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a8c:	603b      	str	r3, [r7, #0]
 8000a8e:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a90:	2302      	movs	r3, #2
 8000a92:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a94:	2301      	movs	r3, #1
 8000a96:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a98:	2310      	movs	r3, #16
 8000a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000aa4:	2308      	movs	r3, #8
 8000aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 216;
 8000aa8:	23d8      	movs	r3, #216	; 0xd8
 8000aaa:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aac:	2302      	movs	r3, #2
 8000aae:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000ab8:	f107 031c 	add.w	r3, r7, #28
 8000abc:	4618      	mov	r0, r3
 8000abe:	f001 ffc1 	bl	8002a44 <HAL_RCC_OscConfig>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <SystemClock_Config+0x90>
		Error_Handler();
 8000ac8:	f000 f9f8 	bl	8000ebc <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8000acc:	f001 ff6a 	bl	80029a4 <HAL_PWREx_EnableOverDrive>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <SystemClock_Config+0x9e>
		Error_Handler();
 8000ad6:	f000 f9f1 	bl	8000ebc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ada:	230f      	movs	r3, #15
 8000adc:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ae6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000aea:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000aec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000af0:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 8000af2:	f107 0308 	add.w	r3, r7, #8
 8000af6:	2107      	movs	r1, #7
 8000af8:	4618      	mov	r0, r3
 8000afa:	f002 fa51 	bl	8002fa0 <HAL_RCC_ClockConfig>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <SystemClock_Config+0xcc>
		Error_Handler();
 8000b04:	f000 f9da 	bl	8000ebc <Error_Handler>
	}
}
 8000b08:	bf00      	nop
 8000b0a:	3750      	adds	r7, #80	; 0x50
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40023800 	.word	0x40023800
 8000b14:	40007000 	.word	0x40007000

08000b18 <average_8>:

/* USER CODE BEGIN 4 */
int average_8(int x) {
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
	static int samples[8];
	static int i = 0;
	static int total = 0;
	total += x - samples[i];
 8000b20:	4b12      	ldr	r3, [pc, #72]	; (8000b6c <average_8+0x54>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a12      	ldr	r2, [pc, #72]	; (8000b70 <average_8+0x58>)
 8000b26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b2a:	687a      	ldr	r2, [r7, #4]
 8000b2c:	1ad2      	subs	r2, r2, r3
 8000b2e:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <average_8+0x5c>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4413      	add	r3, r2
 8000b34:	4a0f      	ldr	r2, [pc, #60]	; (8000b74 <average_8+0x5c>)
 8000b36:	6013      	str	r3, [r2, #0]
	samples[i] = x;
 8000b38:	4b0c      	ldr	r3, [pc, #48]	; (8000b6c <average_8+0x54>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	490c      	ldr	r1, [pc, #48]	; (8000b70 <average_8+0x58>)
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	i = (i == 7 ? 0 : i + 1);
 8000b44:	4b09      	ldr	r3, [pc, #36]	; (8000b6c <average_8+0x54>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2b07      	cmp	r3, #7
 8000b4a:	d003      	beq.n	8000b54 <average_8+0x3c>
 8000b4c:	4b07      	ldr	r3, [pc, #28]	; (8000b6c <average_8+0x54>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	3301      	adds	r3, #1
 8000b52:	e000      	b.n	8000b56 <average_8+0x3e>
 8000b54:	2300      	movs	r3, #0
 8000b56:	4a05      	ldr	r2, [pc, #20]	; (8000b6c <average_8+0x54>)
 8000b58:	6013      	str	r3, [r2, #0]
	return total >> 3;
 8000b5a:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <average_8+0x5c>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	10db      	asrs	r3, r3, #3

}
 8000b60:	4618      	mov	r0, r3
 8000b62:	370c      	adds	r7, #12
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	200002ec 	.word	0x200002ec
 8000b70:	200002f0 	.word	0x200002f0
 8000b74:	20000310 	.word	0x20000310

08000b78 <average_16>:

int average_16(int x) {
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
	static int samples[16];
	static int i = 0;
	static int total = 0;
	total += x - samples[i];
 8000b80:	4b12      	ldr	r3, [pc, #72]	; (8000bcc <average_16+0x54>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a12      	ldr	r2, [pc, #72]	; (8000bd0 <average_16+0x58>)
 8000b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	1ad2      	subs	r2, r2, r3
 8000b8e:	4b11      	ldr	r3, [pc, #68]	; (8000bd4 <average_16+0x5c>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4413      	add	r3, r2
 8000b94:	4a0f      	ldr	r2, [pc, #60]	; (8000bd4 <average_16+0x5c>)
 8000b96:	6013      	str	r3, [r2, #0]
	samples[i] = x;
 8000b98:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <average_16+0x54>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	490c      	ldr	r1, [pc, #48]	; (8000bd0 <average_16+0x58>)
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	i = (i == 15 ? 0 : i + 1);
 8000ba4:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <average_16+0x54>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b0f      	cmp	r3, #15
 8000baa:	d003      	beq.n	8000bb4 <average_16+0x3c>
 8000bac:	4b07      	ldr	r3, [pc, #28]	; (8000bcc <average_16+0x54>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	e000      	b.n	8000bb6 <average_16+0x3e>
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	4a05      	ldr	r2, [pc, #20]	; (8000bcc <average_16+0x54>)
 8000bb8:	6013      	str	r3, [r2, #0]
	return total >> 4;
 8000bba:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <average_16+0x5c>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	111b      	asrs	r3, r3, #4

}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr
 8000bcc:	20000314 	.word	0x20000314
 8000bd0:	20000318 	.word	0x20000318
 8000bd4:	20000358 	.word	0x20000358

08000bd8 <displayHex>:
void displayHex(uint32_t x) {
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b09e      	sub	sp, #120	; 0x78
 8000bdc:	af02      	add	r7, sp, #8
 8000bde:	6078      	str	r0, [r7, #4]
	float Vin = (x / (pow(2, 12))) * 3.6;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	ee07 3a90 	vmov	s15, r3
 8000be6:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000bea:	ed9f 5b6b 	vldr	d5, [pc, #428]	; 8000d98 <displayHex+0x1c0>
 8000bee:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000bf2:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 8000da0 <displayHex+0x1c8>
 8000bf6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000bfa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000bfe:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c

	char buf[100];
	sprintf(buf, "ADC1_CH10  0x%08x Vin = %.2f V\r\n", x, Vin);
 8000c02:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8000c06:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c0a:	f107 0308 	add.w	r3, r7, #8
 8000c0e:	ed8d 7b00 	vstr	d7, [sp]
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	496c      	ldr	r1, [pc, #432]	; (8000dc8 <displayHex+0x1f0>)
 8000c16:	4618      	mov	r0, r3
 8000c18:	f004 f9a8 	bl	8004f6c <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) &buf, strlen(buf), 1000);
 8000c1c:	f107 0308 	add.w	r3, r7, #8
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff fb5d 	bl	80002e0 <strlen>
 8000c26:	4603      	mov	r3, r0
 8000c28:	b29a      	uxth	r2, r3
 8000c2a:	f107 0108 	add.w	r1, r7, #8
 8000c2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c32:	4866      	ldr	r0, [pc, #408]	; (8000dcc <displayHex+0x1f4>)
 8000c34:	f003 f810 	bl	8003c58 <HAL_UART_Transmit>

	if (Vin < 0.72) {
 8000c38:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8000c3c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c40:	ed9f 6b59 	vldr	d6, [pc, #356]	; 8000da8 <displayHex+0x1d0>
 8000c44:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c4c:	d518      	bpl.n	8000c80 <displayHex+0xa8>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, RESET);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c54:	485e      	ldr	r0, [pc, #376]	; (8000dd0 <displayHex+0x1f8>)
 8000c56:	f001 fe8b 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, RESET);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c60:	485b      	ldr	r0, [pc, #364]	; (8000dd0 <displayHex+0x1f8>)
 8000c62:	f001 fe85 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c6c:	4858      	ldr	r0, [pc, #352]	; (8000dd0 <displayHex+0x1f8>)
 8000c6e:	f001 fe7f 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c78:	4855      	ldr	r0, [pc, #340]	; (8000dd0 <displayHex+0x1f8>)
 8000c7a:	f001 fe79 	bl	8002970 <HAL_GPIO_WritePin>
 8000c7e:	e083      	b.n	8000d88 <displayHex+0x1b0>
	} else if (Vin < 1.14) {
 8000c80:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8000c84:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c88:	ed9f 6b49 	vldr	d6, [pc, #292]	; 8000db0 <displayHex+0x1d8>
 8000c8c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c94:	d518      	bpl.n	8000cc8 <displayHex+0xf0>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, RESET);
 8000c96:	2200      	movs	r2, #0
 8000c98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c9c:	484c      	ldr	r0, [pc, #304]	; (8000dd0 <displayHex+0x1f8>)
 8000c9e:	f001 fe67 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, SET);
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ca8:	4849      	ldr	r0, [pc, #292]	; (8000dd0 <displayHex+0x1f8>)
 8000caa:	f001 fe61 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cb4:	4846      	ldr	r0, [pc, #280]	; (8000dd0 <displayHex+0x1f8>)
 8000cb6:	f001 fe5b 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cc0:	4843      	ldr	r0, [pc, #268]	; (8000dd0 <displayHex+0x1f8>)
 8000cc2:	f001 fe55 	bl	8002970 <HAL_GPIO_WritePin>
 8000cc6:	e05f      	b.n	8000d88 <displayHex+0x1b0>
	} else if (Vin < 1.86) {
 8000cc8:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8000ccc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000cd0:	ed9f 6b39 	vldr	d6, [pc, #228]	; 8000db8 <displayHex+0x1e0>
 8000cd4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cdc:	d518      	bpl.n	8000d10 <displayHex+0x138>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ce4:	483a      	ldr	r0, [pc, #232]	; (8000dd0 <displayHex+0x1f8>)
 8000ce6:	f001 fe43 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, SET);
 8000cea:	2201      	movs	r2, #1
 8000cec:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cf0:	4837      	ldr	r0, [pc, #220]	; (8000dd0 <displayHex+0x1f8>)
 8000cf2:	f001 fe3d 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cfc:	4834      	ldr	r0, [pc, #208]	; (8000dd0 <displayHex+0x1f8>)
 8000cfe:	f001 fe37 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET);
 8000d02:	2200      	movs	r2, #0
 8000d04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d08:	4831      	ldr	r0, [pc, #196]	; (8000dd0 <displayHex+0x1f8>)
 8000d0a:	f001 fe31 	bl	8002970 <HAL_GPIO_WritePin>
 8000d0e:	e03b      	b.n	8000d88 <displayHex+0x1b0>
	} else if (Vin < 2.58) {
 8000d10:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8000d14:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d18:	ed9f 6b29 	vldr	d6, [pc, #164]	; 8000dc0 <displayHex+0x1e8>
 8000d1c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d24:	d518      	bpl.n	8000d58 <displayHex+0x180>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, RESET);
 8000d26:	2200      	movs	r2, #0
 8000d28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d2c:	4828      	ldr	r0, [pc, #160]	; (8000dd0 <displayHex+0x1f8>)
 8000d2e:	f001 fe1f 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, SET);
 8000d32:	2201      	movs	r2, #1
 8000d34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d38:	4825      	ldr	r0, [pc, #148]	; (8000dd0 <displayHex+0x1f8>)
 8000d3a:	f001 fe19 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 8000d3e:	2201      	movs	r2, #1
 8000d40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d44:	4822      	ldr	r0, [pc, #136]	; (8000dd0 <displayHex+0x1f8>)
 8000d46:	f001 fe13 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d50:	481f      	ldr	r0, [pc, #124]	; (8000dd0 <displayHex+0x1f8>)
 8000d52:	f001 fe0d 	bl	8002970 <HAL_GPIO_WritePin>
 8000d56:	e017      	b.n	8000d88 <displayHex+0x1b0>
	} else {
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, SET);
 8000d58:	2201      	movs	r2, #1
 8000d5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d5e:	481c      	ldr	r0, [pc, #112]	; (8000dd0 <displayHex+0x1f8>)
 8000d60:	f001 fe06 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, SET);
 8000d64:	2201      	movs	r2, #1
 8000d66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d6a:	4819      	ldr	r0, [pc, #100]	; (8000dd0 <displayHex+0x1f8>)
 8000d6c:	f001 fe00 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d76:	4816      	ldr	r0, [pc, #88]	; (8000dd0 <displayHex+0x1f8>)
 8000d78:	f001 fdfa 	bl	8002970 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d82:	4813      	ldr	r0, [pc, #76]	; (8000dd0 <displayHex+0x1f8>)
 8000d84:	f001 fdf4 	bl	8002970 <HAL_GPIO_WritePin>
	}
	HAL_Delay(500);
 8000d88:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d8c:	f000 fae2 	bl	8001354 <HAL_Delay>

}
 8000d90:	bf00      	nop
 8000d92:	3770      	adds	r7, #112	; 0x70
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	00000000 	.word	0x00000000
 8000d9c:	40b00000 	.word	0x40b00000
 8000da0:	cccccccd 	.word	0xcccccccd
 8000da4:	400ccccc 	.word	0x400ccccc
 8000da8:	70a3d70a 	.word	0x70a3d70a
 8000dac:	3fe70a3d 	.word	0x3fe70a3d
 8000db0:	a3d70a3d 	.word	0xa3d70a3d
 8000db4:	3ff23d70 	.word	0x3ff23d70
 8000db8:	5c28f5c3 	.word	0x5c28f5c3
 8000dbc:	3ffdc28f 	.word	0x3ffdc28f
 8000dc0:	0a3d70a4 	.word	0x0a3d70a4
 8000dc4:	4004a3d7 	.word	0x4004a3d7
 8000dc8:	08007130 	.word	0x08007130
 8000dcc:	20000360 	.word	0x20000360
 8000dd0:	40020800 	.word	0x40020800

08000dd4 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b09c      	sub	sp, #112	; 0x70
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, SET);
 8000ddc:	2201      	movs	r2, #1
 8000dde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000de2:	4816      	ldr	r0, [pc, #88]	; (8000e3c <HAL_ADC_ConvCpltCallback+0x68>)
 8000de4:	f001 fdc4 	bl	8002970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, SET);
 8000de8:	2201      	movs	r2, #1
 8000dea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000dee:	4813      	ldr	r0, [pc, #76]	; (8000e3c <HAL_ADC_ConvCpltCallback+0x68>)
 8000df0:	f001 fdbe 	bl	8002970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET);
 8000df4:	2200      	movs	r2, #0
 8000df6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dfa:	4810      	ldr	r0, [pc, #64]	; (8000e3c <HAL_ADC_ConvCpltCallback+0x68>)
 8000dfc:	f001 fdb8 	bl	8002970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET);
 8000e00:	2200      	movs	r2, #0
 8000e02:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e06:	480d      	ldr	r0, [pc, #52]	; (8000e3c <HAL_ADC_ConvCpltCallback+0x68>)
 8000e08:	f001 fdb2 	bl	8002970 <HAL_GPIO_WritePin>
	char buf[100];
	sprintf(buf, "LD2 ON\r\n");
 8000e0c:	f107 030c 	add.w	r3, r7, #12
 8000e10:	490b      	ldr	r1, [pc, #44]	; (8000e40 <HAL_ADC_ConvCpltCallback+0x6c>)
 8000e12:	4618      	mov	r0, r3
 8000e14:	f004 f8aa 	bl	8004f6c <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) &buf, strlen(buf), 1000);
 8000e18:	f107 030c 	add.w	r3, r7, #12
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff fa5f 	bl	80002e0 <strlen>
 8000e22:	4603      	mov	r3, r0
 8000e24:	b29a      	uxth	r2, r3
 8000e26:	f107 010c 	add.w	r1, r7, #12
 8000e2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e2e:	4805      	ldr	r0, [pc, #20]	; (8000e44 <HAL_ADC_ConvCpltCallback+0x70>)
 8000e30:	f002 ff12 	bl	8003c58 <HAL_UART_Transmit>
}
 8000e34:	bf00      	nop
 8000e36:	3770      	adds	r7, #112	; 0x70
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40020800 	.word	0x40020800
 8000e40:	08007154 	.word	0x08007154
 8000e44:	20000360 	.word	0x20000360

08000e48 <HAL_ADC_ConvHalfCpltCallback>:
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b09c      	sub	sp, #112	; 0x70
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, SET);
 8000e50:	2201      	movs	r2, #1
 8000e52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e56:	4816      	ldr	r0, [pc, #88]	; (8000eb0 <HAL_ADC_ConvHalfCpltCallback+0x68>)
 8000e58:	f001 fd8a 	bl	8002970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, SET);
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e62:	4813      	ldr	r0, [pc, #76]	; (8000eb0 <HAL_ADC_ConvHalfCpltCallback+0x68>)
 8000e64:	f001 fd84 	bl	8002970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e6e:	4810      	ldr	r0, [pc, #64]	; (8000eb0 <HAL_ADC_ConvHalfCpltCallback+0x68>)
 8000e70:	f001 fd7e 	bl	8002970 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 8000e74:	2201      	movs	r2, #1
 8000e76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e7a:	480d      	ldr	r0, [pc, #52]	; (8000eb0 <HAL_ADC_ConvHalfCpltCallback+0x68>)
 8000e7c:	f001 fd78 	bl	8002970 <HAL_GPIO_WritePin>
	char buf[100];
	sprintf(buf, "LD2 OFF\r\n");
 8000e80:	f107 030c 	add.w	r3, r7, #12
 8000e84:	490b      	ldr	r1, [pc, #44]	; (8000eb4 <HAL_ADC_ConvHalfCpltCallback+0x6c>)
 8000e86:	4618      	mov	r0, r3
 8000e88:	f004 f870 	bl	8004f6c <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) &buf, strlen(buf), 1000);
 8000e8c:	f107 030c 	add.w	r3, r7, #12
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff fa25 	bl	80002e0 <strlen>
 8000e96:	4603      	mov	r3, r0
 8000e98:	b29a      	uxth	r2, r3
 8000e9a:	f107 010c 	add.w	r1, r7, #12
 8000e9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ea2:	4805      	ldr	r0, [pc, #20]	; (8000eb8 <HAL_ADC_ConvHalfCpltCallback+0x70>)
 8000ea4:	f002 fed8 	bl	8003c58 <HAL_UART_Transmit>
}
 8000ea8:	bf00      	nop
 8000eaa:	3770      	adds	r7, #112	; 0x70
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40020800 	.word	0x40020800
 8000eb4:	08007160 	.word	0x08007160
 8000eb8:	20000360 	.word	0x20000360

08000ebc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec0:	b672      	cpsid	i
}
 8000ec2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ec4:	e7fe      	b.n	8000ec4 <Error_Handler+0x8>
	...

08000ec8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ece:	4b0f      	ldr	r3, [pc, #60]	; (8000f0c <HAL_MspInit+0x44>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed2:	4a0e      	ldr	r2, [pc, #56]	; (8000f0c <HAL_MspInit+0x44>)
 8000ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8000eda:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <HAL_MspInit+0x44>)
 8000edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ee2:	607b      	str	r3, [r7, #4]
 8000ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ee6:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <HAL_MspInit+0x44>)
 8000ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eea:	4a08      	ldr	r2, [pc, #32]	; (8000f0c <HAL_MspInit+0x44>)
 8000eec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ef0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ef2:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <HAL_MspInit+0x44>)
 8000ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000efa:	603b      	str	r3, [r7, #0]
 8000efc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8000efe:	2005      	movs	r0, #5
 8000f00:	f000 ffd0 	bl	8001ea4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40023800 	.word	0x40023800

08000f10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f14:	e7fe      	b.n	8000f14 <NMI_Handler+0x4>

08000f16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f16:	b480      	push	{r7}
 8000f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f1a:	e7fe      	b.n	8000f1a <HardFault_Handler+0x4>

08000f1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f20:	e7fe      	b.n	8000f20 <MemManage_Handler+0x4>

08000f22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f22:	b480      	push	{r7}
 8000f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f26:	e7fe      	b.n	8000f26 <BusFault_Handler+0x4>

08000f28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f2c:	e7fe      	b.n	8000f2c <UsageFault_Handler+0x4>

08000f2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr

08000f58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f5c:	f000 f9da 	bl	8001314 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000f68:	4802      	ldr	r0, [pc, #8]	; (8000f74 <DMA2_Stream0_IRQHandler+0x10>)
 8000f6a:	f001 f8eb 	bl	8002144 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000280 	.word	0x20000280

08000f78 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return 1;
 8000f7c:	2301      	movs	r3, #1
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <_kill>:

int _kill(int pid, int sig)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f92:	f004 f8a1 	bl	80050d8 <__errno>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2216      	movs	r2, #22
 8000f9a:	601a      	str	r2, [r3, #0]
  return -1;
 8000f9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <_exit>:

void _exit (int status)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff ffe7 	bl	8000f88 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fba:	e7fe      	b.n	8000fba <_exit+0x12>

08000fbc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	e00a      	b.n	8000fe4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fce:	f3af 8000 	nop.w
 8000fd2:	4601      	mov	r1, r0
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	1c5a      	adds	r2, r3, #1
 8000fd8:	60ba      	str	r2, [r7, #8]
 8000fda:	b2ca      	uxtb	r2, r1
 8000fdc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	617b      	str	r3, [r7, #20]
 8000fe4:	697a      	ldr	r2, [r7, #20]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	dbf0      	blt.n	8000fce <_read+0x12>
  }

  return len;
 8000fec:	687b      	ldr	r3, [r7, #4]
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3718      	adds	r7, #24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b086      	sub	sp, #24
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	60f8      	str	r0, [r7, #12]
 8000ffe:	60b9      	str	r1, [r7, #8]
 8001000:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001002:	2300      	movs	r3, #0
 8001004:	617b      	str	r3, [r7, #20]
 8001006:	e009      	b.n	800101c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	1c5a      	adds	r2, r3, #1
 800100c:	60ba      	str	r2, [r7, #8]
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	4618      	mov	r0, r3
 8001012:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	3301      	adds	r3, #1
 800101a:	617b      	str	r3, [r7, #20]
 800101c:	697a      	ldr	r2, [r7, #20]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	429a      	cmp	r2, r3
 8001022:	dbf1      	blt.n	8001008 <_write+0x12>
  }
  return len;
 8001024:	687b      	ldr	r3, [r7, #4]
}
 8001026:	4618      	mov	r0, r3
 8001028:	3718      	adds	r7, #24
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <_close>:

int _close(int file)
{
 800102e:	b480      	push	{r7}
 8001030:	b083      	sub	sp, #12
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001036:	f04f 33ff 	mov.w	r3, #4294967295
}
 800103a:	4618      	mov	r0, r3
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001046:	b480      	push	{r7}
 8001048:	b083      	sub	sp, #12
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
 800104e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001056:	605a      	str	r2, [r3, #4]
  return 0;
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	370c      	adds	r7, #12
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr

08001066 <_isatty>:

int _isatty(int file)
{
 8001066:	b480      	push	{r7}
 8001068:	b083      	sub	sp, #12
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800106e:	2301      	movs	r3, #1
}
 8001070:	4618      	mov	r0, r3
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	60b9      	str	r1, [r7, #8]
 8001086:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3714      	adds	r7, #20
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
	...

08001098 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010a0:	4a14      	ldr	r2, [pc, #80]	; (80010f4 <_sbrk+0x5c>)
 80010a2:	4b15      	ldr	r3, [pc, #84]	; (80010f8 <_sbrk+0x60>)
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010ac:	4b13      	ldr	r3, [pc, #76]	; (80010fc <_sbrk+0x64>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d102      	bne.n	80010ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010b4:	4b11      	ldr	r3, [pc, #68]	; (80010fc <_sbrk+0x64>)
 80010b6:	4a12      	ldr	r2, [pc, #72]	; (8001100 <_sbrk+0x68>)
 80010b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010ba:	4b10      	ldr	r3, [pc, #64]	; (80010fc <_sbrk+0x64>)
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4413      	add	r3, r2
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d207      	bcs.n	80010d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010c8:	f004 f806 	bl	80050d8 <__errno>
 80010cc:	4603      	mov	r3, r0
 80010ce:	220c      	movs	r2, #12
 80010d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010d2:	f04f 33ff 	mov.w	r3, #4294967295
 80010d6:	e009      	b.n	80010ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010d8:	4b08      	ldr	r3, [pc, #32]	; (80010fc <_sbrk+0x64>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010de:	4b07      	ldr	r3, [pc, #28]	; (80010fc <_sbrk+0x64>)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4413      	add	r3, r2
 80010e6:	4a05      	ldr	r2, [pc, #20]	; (80010fc <_sbrk+0x64>)
 80010e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ea:	68fb      	ldr	r3, [r7, #12]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3718      	adds	r7, #24
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	20080000 	.word	0x20080000
 80010f8:	00000400 	.word	0x00000400
 80010fc:	2000035c 	.word	0x2000035c
 8001100:	20000538 	.word	0x20000538

08001104 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001108:	4b06      	ldr	r3, [pc, #24]	; (8001124 <SystemInit+0x20>)
 800110a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800110e:	4a05      	ldr	r2, [pc, #20]	; (8001124 <SystemInit+0x20>)
 8001110:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001114:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	e000ed00 	.word	0xe000ed00

08001128 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800112c:	4b14      	ldr	r3, [pc, #80]	; (8001180 <MX_USART3_UART_Init+0x58>)
 800112e:	4a15      	ldr	r2, [pc, #84]	; (8001184 <MX_USART3_UART_Init+0x5c>)
 8001130:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001132:	4b13      	ldr	r3, [pc, #76]	; (8001180 <MX_USART3_UART_Init+0x58>)
 8001134:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001138:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800113a:	4b11      	ldr	r3, [pc, #68]	; (8001180 <MX_USART3_UART_Init+0x58>)
 800113c:	2200      	movs	r2, #0
 800113e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001140:	4b0f      	ldr	r3, [pc, #60]	; (8001180 <MX_USART3_UART_Init+0x58>)
 8001142:	2200      	movs	r2, #0
 8001144:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001146:	4b0e      	ldr	r3, [pc, #56]	; (8001180 <MX_USART3_UART_Init+0x58>)
 8001148:	2200      	movs	r2, #0
 800114a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800114c:	4b0c      	ldr	r3, [pc, #48]	; (8001180 <MX_USART3_UART_Init+0x58>)
 800114e:	220c      	movs	r2, #12
 8001150:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001152:	4b0b      	ldr	r3, [pc, #44]	; (8001180 <MX_USART3_UART_Init+0x58>)
 8001154:	2200      	movs	r2, #0
 8001156:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001158:	4b09      	ldr	r3, [pc, #36]	; (8001180 <MX_USART3_UART_Init+0x58>)
 800115a:	2200      	movs	r2, #0
 800115c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800115e:	4b08      	ldr	r3, [pc, #32]	; (8001180 <MX_USART3_UART_Init+0x58>)
 8001160:	2200      	movs	r2, #0
 8001162:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <MX_USART3_UART_Init+0x58>)
 8001166:	2200      	movs	r2, #0
 8001168:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800116a:	4805      	ldr	r0, [pc, #20]	; (8001180 <MX_USART3_UART_Init+0x58>)
 800116c:	f002 fd26 	bl	8003bbc <HAL_UART_Init>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001176:	f7ff fea1 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20000360 	.word	0x20000360
 8001184:	40004800 	.word	0x40004800

08001188 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b0ae      	sub	sp, #184	; 0xb8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001190:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	2290      	movs	r2, #144	; 0x90
 80011a6:	2100      	movs	r1, #0
 80011a8:	4618      	mov	r0, r3
 80011aa:	f003 ff42 	bl	8005032 <memset>
  if(uartHandle->Instance==USART3)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a22      	ldr	r2, [pc, #136]	; (800123c <HAL_UART_MspInit+0xb4>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d13c      	bne.n	8001232 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80011b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011bc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80011be:	2300      	movs	r3, #0
 80011c0:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011c2:	f107 0314 	add.w	r3, r7, #20
 80011c6:	4618      	mov	r0, r3
 80011c8:	f002 f8d0 	bl	800336c <HAL_RCCEx_PeriphCLKConfig>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80011d2:	f7ff fe73 	bl	8000ebc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80011d6:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <HAL_UART_MspInit+0xb8>)
 80011d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011da:	4a19      	ldr	r2, [pc, #100]	; (8001240 <HAL_UART_MspInit+0xb8>)
 80011dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e0:	6413      	str	r3, [r2, #64]	; 0x40
 80011e2:	4b17      	ldr	r3, [pc, #92]	; (8001240 <HAL_UART_MspInit+0xb8>)
 80011e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011ea:	613b      	str	r3, [r7, #16]
 80011ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ee:	4b14      	ldr	r3, [pc, #80]	; (8001240 <HAL_UART_MspInit+0xb8>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	4a13      	ldr	r2, [pc, #76]	; (8001240 <HAL_UART_MspInit+0xb8>)
 80011f4:	f043 0308 	orr.w	r3, r3, #8
 80011f8:	6313      	str	r3, [r2, #48]	; 0x30
 80011fa:	4b11      	ldr	r3, [pc, #68]	; (8001240 <HAL_UART_MspInit+0xb8>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	f003 0308 	and.w	r3, r3, #8
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001206:	f44f 7340 	mov.w	r3, #768	; 0x300
 800120a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120e:	2302      	movs	r3, #2
 8001210:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121a:	2303      	movs	r3, #3
 800121c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001220:	2307      	movs	r3, #7
 8001222:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001226:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800122a:	4619      	mov	r1, r3
 800122c:	4805      	ldr	r0, [pc, #20]	; (8001244 <HAL_UART_MspInit+0xbc>)
 800122e:	f001 f9f3 	bl	8002618 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001232:	bf00      	nop
 8001234:	37b8      	adds	r7, #184	; 0xb8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40004800 	.word	0x40004800
 8001240:	40023800 	.word	0x40023800
 8001244:	40020c00 	.word	0x40020c00

08001248 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001248:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001280 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800124c:	480d      	ldr	r0, [pc, #52]	; (8001284 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800124e:	490e      	ldr	r1, [pc, #56]	; (8001288 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001250:	4a0e      	ldr	r2, [pc, #56]	; (800128c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001252:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001254:	e002      	b.n	800125c <LoopCopyDataInit>

08001256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800125a:	3304      	adds	r3, #4

0800125c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800125c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800125e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001260:	d3f9      	bcc.n	8001256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001262:	4a0b      	ldr	r2, [pc, #44]	; (8001290 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001264:	4c0b      	ldr	r4, [pc, #44]	; (8001294 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001268:	e001      	b.n	800126e <LoopFillZerobss>

0800126a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800126a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800126c:	3204      	adds	r2, #4

0800126e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800126e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001270:	d3fb      	bcc.n	800126a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001272:	f7ff ff47 	bl	8001104 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001276:	f003 ff35 	bl	80050e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800127a:	f7ff fb9b 	bl	80009b4 <main>
  bx  lr    
 800127e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001280:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001288:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800128c:	0800750c 	.word	0x0800750c
  ldr r2, =_sbss
 8001290:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001294:	20000538 	.word	0x20000538

08001298 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001298:	e7fe      	b.n	8001298 <ADC_IRQHandler>

0800129a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800129e:	2003      	movs	r0, #3
 80012a0:	f000 fe00 	bl	8001ea4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012a4:	2000      	movs	r0, #0
 80012a6:	f000 f805 	bl	80012b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012aa:	f7ff fe0d 	bl	8000ec8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012ae:	2300      	movs	r3, #0
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012bc:	4b12      	ldr	r3, [pc, #72]	; (8001308 <HAL_InitTick+0x54>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	4b12      	ldr	r3, [pc, #72]	; (800130c <HAL_InitTick+0x58>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	4619      	mov	r1, r3
 80012c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 fe1b 	bl	8001f0e <HAL_SYSTICK_Config>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e00e      	b.n	8001300 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b0f      	cmp	r3, #15
 80012e6:	d80a      	bhi.n	80012fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e8:	2200      	movs	r2, #0
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	f04f 30ff 	mov.w	r0, #4294967295
 80012f0:	f000 fde3 	bl	8001eba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012f4:	4a06      	ldr	r2, [pc, #24]	; (8001310 <HAL_InitTick+0x5c>)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012fa:	2300      	movs	r3, #0
 80012fc:	e000      	b.n	8001300 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
}
 8001300:	4618      	mov	r0, r3
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000000 	.word	0x20000000
 800130c:	20000008 	.word	0x20000008
 8001310:	20000004 	.word	0x20000004

08001314 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001318:	4b06      	ldr	r3, [pc, #24]	; (8001334 <HAL_IncTick+0x20>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	461a      	mov	r2, r3
 800131e:	4b06      	ldr	r3, [pc, #24]	; (8001338 <HAL_IncTick+0x24>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4413      	add	r3, r2
 8001324:	4a04      	ldr	r2, [pc, #16]	; (8001338 <HAL_IncTick+0x24>)
 8001326:	6013      	str	r3, [r2, #0]
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	20000008 	.word	0x20000008
 8001338:	200003e8 	.word	0x200003e8

0800133c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  return uwTick;
 8001340:	4b03      	ldr	r3, [pc, #12]	; (8001350 <HAL_GetTick+0x14>)
 8001342:	681b      	ldr	r3, [r3, #0]
}
 8001344:	4618      	mov	r0, r3
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	200003e8 	.word	0x200003e8

08001354 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800135c:	f7ff ffee 	bl	800133c <HAL_GetTick>
 8001360:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800136c:	d005      	beq.n	800137a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800136e:	4b0a      	ldr	r3, [pc, #40]	; (8001398 <HAL_Delay+0x44>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	461a      	mov	r2, r3
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	4413      	add	r3, r2
 8001378:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800137a:	bf00      	nop
 800137c:	f7ff ffde 	bl	800133c <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	68fa      	ldr	r2, [r7, #12]
 8001388:	429a      	cmp	r2, r3
 800138a:	d8f7      	bhi.n	800137c <HAL_Delay+0x28>
  {
  }
}
 800138c:	bf00      	nop
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000008 	.word	0x20000008

0800139c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013a4:	2300      	movs	r3, #0
 80013a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e031      	b.n	8001416 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d109      	bne.n	80013ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f7ff f9c8 	bl	8000750 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2200      	movs	r2, #0
 80013ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d2:	f003 0310 	and.w	r3, r3, #16
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d116      	bne.n	8001408 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013de:	4b10      	ldr	r3, [pc, #64]	; (8001420 <HAL_ADC_Init+0x84>)
 80013e0:	4013      	ands	r3, r2
 80013e2:	f043 0202 	orr.w	r2, r3, #2
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f000 fb0e 	bl	8001a0c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2200      	movs	r2, #0
 80013f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fa:	f023 0303 	bic.w	r3, r3, #3
 80013fe:	f043 0201 	orr.w	r2, r3, #1
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	641a      	str	r2, [r3, #64]	; 0x40
 8001406:	e001      	b.n	800140c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001414:	7bfb      	ldrb	r3, [r7, #15]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	ffffeefd 	.word	0xffffeefd

08001424 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800143c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001440:	d113      	bne.n	800146a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800144c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001450:	d10b      	bne.n	800146a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001456:	f043 0220 	orr.w	r2, r3, #32
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e063      	b.n	8001532 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800146a:	f7ff ff67 	bl	800133c <HAL_GetTick>
 800146e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001470:	e021      	b.n	80014b6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001478:	d01d      	beq.n	80014b6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d007      	beq.n	8001490 <HAL_ADC_PollForConversion+0x6c>
 8001480:	f7ff ff5c 	bl	800133c <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	683a      	ldr	r2, [r7, #0]
 800148c:	429a      	cmp	r2, r3
 800148e:	d212      	bcs.n	80014b6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	2b02      	cmp	r3, #2
 800149c:	d00b      	beq.n	80014b6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a2:	f043 0204 	orr.w	r2, r3, #4
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e03d      	b.n	8001532 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0302 	and.w	r3, r3, #2
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d1d6      	bne.n	8001472 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f06f 0212 	mvn.w	r2, #18
 80014cc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d123      	bne.n	8001530 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d11f      	bne.n	8001530 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014f6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d006      	beq.n	800150c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001508:	2b00      	cmp	r3, #0
 800150a:	d111      	bne.n	8001530 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001510:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d105      	bne.n	8001530 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001528:	f043 0201 	orr.w	r2, r3, #1
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001552:	2b01      	cmp	r3, #1
 8001554:	d101      	bne.n	800155a <HAL_ADC_Start_DMA+0x1e>
 8001556:	2302      	movs	r3, #2
 8001558:	e0d4      	b.n	8001704 <HAL_ADC_Start_DMA+0x1c8>
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2201      	movs	r2, #1
 800155e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	f003 0301 	and.w	r3, r3, #1
 800156c:	2b01      	cmp	r3, #1
 800156e:	d018      	beq.n	80015a2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	689a      	ldr	r2, [r3, #8]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f042 0201 	orr.w	r2, r2, #1
 800157e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001580:	4b62      	ldr	r3, [pc, #392]	; (800170c <HAL_ADC_Start_DMA+0x1d0>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a62      	ldr	r2, [pc, #392]	; (8001710 <HAL_ADC_Start_DMA+0x1d4>)
 8001586:	fba2 2303 	umull	r2, r3, r2, r3
 800158a:	0c9a      	lsrs	r2, r3, #18
 800158c:	4613      	mov	r3, r2
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	4413      	add	r3, r2
 8001592:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001594:	e002      	b.n	800159c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	3b01      	subs	r3, #1
 800159a:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1f9      	bne.n	8001596 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	f040 809c 	bne.w	80016ea <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015b6:	4b57      	ldr	r3, [pc, #348]	; (8001714 <HAL_ADC_Start_DMA+0x1d8>)
 80015b8:	4013      	ands	r3, r2
 80015ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d007      	beq.n	80015e0 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80015d8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015ec:	d106      	bne.n	80015fc <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015f2:	f023 0206 	bic.w	r2, r3, #6
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	645a      	str	r2, [r3, #68]	; 0x44
 80015fa:	e002      	b.n	8001602 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2200      	movs	r2, #0
 8001600:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2200      	movs	r2, #0
 8001606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800160e:	4a42      	ldr	r2, [pc, #264]	; (8001718 <HAL_ADC_Start_DMA+0x1dc>)
 8001610:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001616:	4a41      	ldr	r2, [pc, #260]	; (800171c <HAL_ADC_Start_DMA+0x1e0>)
 8001618:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800161e:	4a40      	ldr	r2, [pc, #256]	; (8001720 <HAL_ADC_Start_DMA+0x1e4>)
 8001620:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800162a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	685a      	ldr	r2, [r3, #4]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800163a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800164a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	334c      	adds	r3, #76	; 0x4c
 8001656:	4619      	mov	r1, r3
 8001658:	68ba      	ldr	r2, [r7, #8]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f000 fd12 	bl	8002084 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001660:	4b30      	ldr	r3, [pc, #192]	; (8001724 <HAL_ADC_Start_DMA+0x1e8>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f003 031f 	and.w	r3, r3, #31
 8001668:	2b00      	cmp	r3, #0
 800166a:	d10f      	bne.n	800168c <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d143      	bne.n	8001702 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	e03a      	b.n	8001702 <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a25      	ldr	r2, [pc, #148]	; (8001728 <HAL_ADC_Start_DMA+0x1ec>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d10e      	bne.n	80016b4 <HAL_ADC_Start_DMA+0x178>
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d107      	bne.n	80016b4 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	689a      	ldr	r2, [r3, #8]
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80016b2:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80016b4:	4b1b      	ldr	r3, [pc, #108]	; (8001724 <HAL_ADC_Start_DMA+0x1e8>)
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f003 0310 	and.w	r3, r3, #16
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d120      	bne.n	8001702 <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a19      	ldr	r2, [pc, #100]	; (800172c <HAL_ADC_Start_DMA+0x1f0>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d11b      	bne.n	8001702 <HAL_ADC_Start_DMA+0x1c6>
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d114      	bne.n	8001702 <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	689a      	ldr	r2, [r3, #8]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	e00b      	b.n	8001702 <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ee:	f043 0210 	orr.w	r2, r3, #16
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fa:	f043 0201 	orr.w	r2, r3, #1
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	3718      	adds	r7, #24
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	20000000 	.word	0x20000000
 8001710:	431bde83 	.word	0x431bde83
 8001714:	fffff8fe 	.word	0xfffff8fe
 8001718:	08001c01 	.word	0x08001c01
 800171c:	08001cbb 	.word	0x08001cbb
 8001720:	08001cd7 	.word	0x08001cd7
 8001724:	40012300 	.word	0x40012300
 8001728:	40012000 	.word	0x40012000
 800172c:	40012200 	.word	0x40012200

08001730 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800173e:	4618      	mov	r0, r3
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800174a:	b480      	push	{r7}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
	...

08001760 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001760:	b480      	push	{r7}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001774:	2b01      	cmp	r3, #1
 8001776:	d101      	bne.n	800177c <HAL_ADC_ConfigChannel+0x1c>
 8001778:	2302      	movs	r3, #2
 800177a:	e136      	b.n	80019ea <HAL_ADC_ConfigChannel+0x28a>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2201      	movs	r2, #1
 8001780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2b09      	cmp	r3, #9
 800178a:	d93a      	bls.n	8001802 <HAL_ADC_ConfigChannel+0xa2>
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001794:	d035      	beq.n	8001802 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	68d9      	ldr	r1, [r3, #12]
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	461a      	mov	r2, r3
 80017a4:	4613      	mov	r3, r2
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	4413      	add	r3, r2
 80017aa:	3b1e      	subs	r3, #30
 80017ac:	2207      	movs	r2, #7
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	43da      	mvns	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	400a      	ands	r2, r1
 80017ba:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a8d      	ldr	r2, [pc, #564]	; (80019f8 <HAL_ADC_ConfigChannel+0x298>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d10a      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	68d9      	ldr	r1, [r3, #12]
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	061a      	lsls	r2, r3, #24
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	430a      	orrs	r2, r1
 80017d8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017da:	e035      	b.n	8001848 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	68d9      	ldr	r1, [r3, #12]
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	689a      	ldr	r2, [r3, #8]
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	4618      	mov	r0, r3
 80017ee:	4603      	mov	r3, r0
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4403      	add	r3, r0
 80017f4:	3b1e      	subs	r3, #30
 80017f6:	409a      	lsls	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	430a      	orrs	r2, r1
 80017fe:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001800:	e022      	b.n	8001848 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	6919      	ldr	r1, [r3, #16]
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	b29b      	uxth	r3, r3
 800180e:	461a      	mov	r2, r3
 8001810:	4613      	mov	r3, r2
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	4413      	add	r3, r2
 8001816:	2207      	movs	r2, #7
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	43da      	mvns	r2, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	400a      	ands	r2, r1
 8001824:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	6919      	ldr	r1, [r3, #16]
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	689a      	ldr	r2, [r3, #8]
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	b29b      	uxth	r3, r3
 8001836:	4618      	mov	r0, r3
 8001838:	4603      	mov	r3, r0
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	4403      	add	r3, r0
 800183e:	409a      	lsls	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	430a      	orrs	r2, r1
 8001846:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	2b06      	cmp	r3, #6
 800184e:	d824      	bhi.n	800189a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685a      	ldr	r2, [r3, #4]
 800185a:	4613      	mov	r3, r2
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	4413      	add	r3, r2
 8001860:	3b05      	subs	r3, #5
 8001862:	221f      	movs	r2, #31
 8001864:	fa02 f303 	lsl.w	r3, r2, r3
 8001868:	43da      	mvns	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	400a      	ands	r2, r1
 8001870:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	b29b      	uxth	r3, r3
 800187e:	4618      	mov	r0, r3
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685a      	ldr	r2, [r3, #4]
 8001884:	4613      	mov	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	4413      	add	r3, r2
 800188a:	3b05      	subs	r3, #5
 800188c:	fa00 f203 	lsl.w	r2, r0, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	430a      	orrs	r2, r1
 8001896:	635a      	str	r2, [r3, #52]	; 0x34
 8001898:	e04c      	b.n	8001934 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2b0c      	cmp	r3, #12
 80018a0:	d824      	bhi.n	80018ec <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	4613      	mov	r3, r2
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	4413      	add	r3, r2
 80018b2:	3b23      	subs	r3, #35	; 0x23
 80018b4:	221f      	movs	r2, #31
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43da      	mvns	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	400a      	ands	r2, r1
 80018c2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	4618      	mov	r0, r3
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685a      	ldr	r2, [r3, #4]
 80018d6:	4613      	mov	r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4413      	add	r3, r2
 80018dc:	3b23      	subs	r3, #35	; 0x23
 80018de:	fa00 f203 	lsl.w	r2, r0, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	430a      	orrs	r2, r1
 80018e8:	631a      	str	r2, [r3, #48]	; 0x30
 80018ea:	e023      	b.n	8001934 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685a      	ldr	r2, [r3, #4]
 80018f6:	4613      	mov	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	4413      	add	r3, r2
 80018fc:	3b41      	subs	r3, #65	; 0x41
 80018fe:	221f      	movs	r2, #31
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43da      	mvns	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	400a      	ands	r2, r1
 800190c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	b29b      	uxth	r3, r3
 800191a:	4618      	mov	r0, r3
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	4613      	mov	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4413      	add	r3, r2
 8001926:	3b41      	subs	r3, #65	; 0x41
 8001928:	fa00 f203 	lsl.w	r2, r0, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	430a      	orrs	r2, r1
 8001932:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a30      	ldr	r2, [pc, #192]	; (80019fc <HAL_ADC_ConfigChannel+0x29c>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d10a      	bne.n	8001954 <HAL_ADC_ConfigChannel+0x1f4>
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001946:	d105      	bne.n	8001954 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001948:	4b2d      	ldr	r3, [pc, #180]	; (8001a00 <HAL_ADC_ConfigChannel+0x2a0>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	4a2c      	ldr	r2, [pc, #176]	; (8001a00 <HAL_ADC_ConfigChannel+0x2a0>)
 800194e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001952:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a28      	ldr	r2, [pc, #160]	; (80019fc <HAL_ADC_ConfigChannel+0x29c>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d10f      	bne.n	800197e <HAL_ADC_ConfigChannel+0x21e>
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	2b12      	cmp	r3, #18
 8001964:	d10b      	bne.n	800197e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001966:	4b26      	ldr	r3, [pc, #152]	; (8001a00 <HAL_ADC_ConfigChannel+0x2a0>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	4a25      	ldr	r2, [pc, #148]	; (8001a00 <HAL_ADC_ConfigChannel+0x2a0>)
 800196c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001970:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001972:	4b23      	ldr	r3, [pc, #140]	; (8001a00 <HAL_ADC_ConfigChannel+0x2a0>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	4a22      	ldr	r2, [pc, #136]	; (8001a00 <HAL_ADC_ConfigChannel+0x2a0>)
 8001978:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800197c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a1e      	ldr	r2, [pc, #120]	; (80019fc <HAL_ADC_ConfigChannel+0x29c>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d12b      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x280>
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a1a      	ldr	r2, [pc, #104]	; (80019f8 <HAL_ADC_ConfigChannel+0x298>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d003      	beq.n	800199a <HAL_ADC_ConfigChannel+0x23a>
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2b11      	cmp	r3, #17
 8001998:	d122      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800199a:	4b19      	ldr	r3, [pc, #100]	; (8001a00 <HAL_ADC_ConfigChannel+0x2a0>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	4a18      	ldr	r2, [pc, #96]	; (8001a00 <HAL_ADC_ConfigChannel+0x2a0>)
 80019a0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80019a4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80019a6:	4b16      	ldr	r3, [pc, #88]	; (8001a00 <HAL_ADC_ConfigChannel+0x2a0>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	4a15      	ldr	r2, [pc, #84]	; (8001a00 <HAL_ADC_ConfigChannel+0x2a0>)
 80019ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80019b0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a10      	ldr	r2, [pc, #64]	; (80019f8 <HAL_ADC_ConfigChannel+0x298>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d111      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80019bc:	4b11      	ldr	r3, [pc, #68]	; (8001a04 <HAL_ADC_ConfigChannel+0x2a4>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a11      	ldr	r2, [pc, #68]	; (8001a08 <HAL_ADC_ConfigChannel+0x2a8>)
 80019c2:	fba2 2303 	umull	r2, r3, r2, r3
 80019c6:	0c9a      	lsrs	r2, r3, #18
 80019c8:	4613      	mov	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80019d2:	e002      	b.n	80019da <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	3b01      	subs	r3, #1
 80019d8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d1f9      	bne.n	80019d4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	10000012 	.word	0x10000012
 80019fc:	40012000 	.word	0x40012000
 8001a00:	40012300 	.word	0x40012300
 8001a04:	20000000 	.word	0x20000000
 8001a08:	431bde83 	.word	0x431bde83

08001a0c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001a14:	4b78      	ldr	r3, [pc, #480]	; (8001bf8 <ADC_Init+0x1ec>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	4a77      	ldr	r2, [pc, #476]	; (8001bf8 <ADC_Init+0x1ec>)
 8001a1a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001a1e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001a20:	4b75      	ldr	r3, [pc, #468]	; (8001bf8 <ADC_Init+0x1ec>)
 8001a22:	685a      	ldr	r2, [r3, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	4973      	ldr	r1, [pc, #460]	; (8001bf8 <ADC_Init+0x1ec>)
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	685a      	ldr	r2, [r3, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	6859      	ldr	r1, [r3, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	691b      	ldr	r3, [r3, #16]
 8001a48:	021a      	lsls	r2, r3, #8
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	685a      	ldr	r2, [r3, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001a60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	6859      	ldr	r1, [r3, #4]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689a      	ldr	r2, [r3, #8]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	430a      	orrs	r2, r1
 8001a72:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	689a      	ldr	r2, [r3, #8]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	6899      	ldr	r1, [r3, #8]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68da      	ldr	r2, [r3, #12]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	430a      	orrs	r2, r1
 8001a94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a9a:	4a58      	ldr	r2, [pc, #352]	; (8001bfc <ADC_Init+0x1f0>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d022      	beq.n	8001ae6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	689a      	ldr	r2, [r3, #8]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001aae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	6899      	ldr	r1, [r3, #8]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ad0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	6899      	ldr	r1, [r3, #8]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	e00f      	b.n	8001b06 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	689a      	ldr	r2, [r3, #8]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001af4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001b04:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	689a      	ldr	r2, [r3, #8]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f022 0202 	bic.w	r2, r2, #2
 8001b14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	6899      	ldr	r1, [r3, #8]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	005a      	lsls	r2, r3, #1
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	430a      	orrs	r2, r1
 8001b28:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d01b      	beq.n	8001b6c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	685a      	ldr	r2, [r3, #4]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b42:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	685a      	ldr	r2, [r3, #4]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001b52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6859      	ldr	r1, [r3, #4]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	035a      	lsls	r2, r3, #13
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	e007      	b.n	8001b7c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	685a      	ldr	r2, [r3, #4]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b7a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001b8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	3b01      	subs	r3, #1
 8001b98:	051a      	lsls	r2, r3, #20
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	689a      	ldr	r2, [r3, #8]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001bb0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6899      	ldr	r1, [r3, #8]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001bbe:	025a      	lsls	r2, r3, #9
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	689a      	ldr	r2, [r3, #8]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6899      	ldr	r1, [r3, #8]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	695b      	ldr	r3, [r3, #20]
 8001be2:	029a      	lsls	r2, r3, #10
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	430a      	orrs	r2, r1
 8001bea:	609a      	str	r2, [r3, #8]
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	40012300 	.word	0x40012300
 8001bfc:	0f000001 	.word	0x0f000001

08001c00 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c0c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d13c      	bne.n	8001c94 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d12b      	bne.n	8001c8c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d127      	bne.n	8001c8c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c42:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d006      	beq.n	8001c58 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d119      	bne.n	8001c8c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	685a      	ldr	r2, [r3, #4]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f022 0220 	bic.w	r2, r2, #32
 8001c66:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d105      	bne.n	8001c8c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c84:	f043 0201 	orr.w	r2, r3, #1
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c8c:	68f8      	ldr	r0, [r7, #12]
 8001c8e:	f7ff f8a1 	bl	8000dd4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001c92:	e00e      	b.n	8001cb2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c98:	f003 0310 	and.w	r3, r3, #16
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d003      	beq.n	8001ca8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001ca0:	68f8      	ldr	r0, [r7, #12]
 8001ca2:	f7ff fd52 	bl	800174a <HAL_ADC_ErrorCallback>
}
 8001ca6:	e004      	b.n	8001cb2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	4798      	blx	r3
}
 8001cb2:	bf00      	nop
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b084      	sub	sp, #16
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cc6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f7ff f8bd 	bl	8000e48 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001cce:	bf00      	nop
 8001cd0:	3710      	adds	r7, #16
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b084      	sub	sp, #16
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ce2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2240      	movs	r2, #64	; 0x40
 8001ce8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cee:	f043 0204 	orr.w	r2, r3, #4
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001cf6:	68f8      	ldr	r0, [r7, #12]
 8001cf8:	f7ff fd27 	bl	800174a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001cfc:	bf00      	nop
 8001cfe:	3710      	adds	r7, #16
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f003 0307 	and.w	r3, r3, #7
 8001d12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d14:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <__NVIC_SetPriorityGrouping+0x40>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d1a:	68ba      	ldr	r2, [r7, #8]
 8001d1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d20:	4013      	ands	r3, r2
 8001d22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d2c:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <__NVIC_SetPriorityGrouping+0x44>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d32:	4a04      	ldr	r2, [pc, #16]	; (8001d44 <__NVIC_SetPriorityGrouping+0x40>)
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	60d3      	str	r3, [r2, #12]
}
 8001d38:	bf00      	nop
 8001d3a:	3714      	adds	r7, #20
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000ed00 	.word	0xe000ed00
 8001d48:	05fa0000 	.word	0x05fa0000

08001d4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d50:	4b04      	ldr	r3, [pc, #16]	; (8001d64 <__NVIC_GetPriorityGrouping+0x18>)
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	0a1b      	lsrs	r3, r3, #8
 8001d56:	f003 0307 	and.w	r3, r3, #7
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	db0b      	blt.n	8001d92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d7a:	79fb      	ldrb	r3, [r7, #7]
 8001d7c:	f003 021f 	and.w	r2, r3, #31
 8001d80:	4907      	ldr	r1, [pc, #28]	; (8001da0 <__NVIC_EnableIRQ+0x38>)
 8001d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d86:	095b      	lsrs	r3, r3, #5
 8001d88:	2001      	movs	r0, #1
 8001d8a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d92:	bf00      	nop
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	e000e100 	.word	0xe000e100

08001da4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	6039      	str	r1, [r7, #0]
 8001dae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	db0a      	blt.n	8001dce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	490c      	ldr	r1, [pc, #48]	; (8001df0 <__NVIC_SetPriority+0x4c>)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	0112      	lsls	r2, r2, #4
 8001dc4:	b2d2      	uxtb	r2, r2
 8001dc6:	440b      	add	r3, r1
 8001dc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dcc:	e00a      	b.n	8001de4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	b2da      	uxtb	r2, r3
 8001dd2:	4908      	ldr	r1, [pc, #32]	; (8001df4 <__NVIC_SetPriority+0x50>)
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	3b04      	subs	r3, #4
 8001ddc:	0112      	lsls	r2, r2, #4
 8001dde:	b2d2      	uxtb	r2, r2
 8001de0:	440b      	add	r3, r1
 8001de2:	761a      	strb	r2, [r3, #24]
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	e000e100 	.word	0xe000e100
 8001df4:	e000ed00 	.word	0xe000ed00

08001df8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b089      	sub	sp, #36	; 0x24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	60f8      	str	r0, [r7, #12]
 8001e00:	60b9      	str	r1, [r7, #8]
 8001e02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f003 0307 	and.w	r3, r3, #7
 8001e0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	f1c3 0307 	rsb	r3, r3, #7
 8001e12:	2b04      	cmp	r3, #4
 8001e14:	bf28      	it	cs
 8001e16:	2304      	movcs	r3, #4
 8001e18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3304      	adds	r3, #4
 8001e1e:	2b06      	cmp	r3, #6
 8001e20:	d902      	bls.n	8001e28 <NVIC_EncodePriority+0x30>
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	3b03      	subs	r3, #3
 8001e26:	e000      	b.n	8001e2a <NVIC_EncodePriority+0x32>
 8001e28:	2300      	movs	r3, #0
 8001e2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	43da      	mvns	r2, r3
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	401a      	ands	r2, r3
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e40:	f04f 31ff 	mov.w	r1, #4294967295
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4a:	43d9      	mvns	r1, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e50:	4313      	orrs	r3, r2
         );
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3724      	adds	r7, #36	; 0x24
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
	...

08001e60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e70:	d301      	bcc.n	8001e76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e72:	2301      	movs	r3, #1
 8001e74:	e00f      	b.n	8001e96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e76:	4a0a      	ldr	r2, [pc, #40]	; (8001ea0 <SysTick_Config+0x40>)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e7e:	210f      	movs	r1, #15
 8001e80:	f04f 30ff 	mov.w	r0, #4294967295
 8001e84:	f7ff ff8e 	bl	8001da4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e88:	4b05      	ldr	r3, [pc, #20]	; (8001ea0 <SysTick_Config+0x40>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e8e:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <SysTick_Config+0x40>)
 8001e90:	2207      	movs	r2, #7
 8001e92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	e000e010 	.word	0xe000e010

08001ea4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff ff29 	bl	8001d04 <__NVIC_SetPriorityGrouping>
}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b086      	sub	sp, #24
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	60b9      	str	r1, [r7, #8]
 8001ec4:	607a      	str	r2, [r7, #4]
 8001ec6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ecc:	f7ff ff3e 	bl	8001d4c <__NVIC_GetPriorityGrouping>
 8001ed0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	68b9      	ldr	r1, [r7, #8]
 8001ed6:	6978      	ldr	r0, [r7, #20]
 8001ed8:	f7ff ff8e 	bl	8001df8 <NVIC_EncodePriority>
 8001edc:	4602      	mov	r2, r0
 8001ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ff5d 	bl	8001da4 <__NVIC_SetPriority>
}
 8001eea:	bf00      	nop
 8001eec:	3718      	adds	r7, #24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b082      	sub	sp, #8
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	4603      	mov	r3, r0
 8001efa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff ff31 	bl	8001d68 <__NVIC_EnableIRQ>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b082      	sub	sp, #8
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f7ff ffa2 	bl	8001e60 <SysTick_Config>
 8001f1c:	4603      	mov	r3, r0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
	...

08001f28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f34:	f7ff fa02 	bl	800133c <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d101      	bne.n	8001f44 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e099      	b.n	8002078 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2202      	movs	r2, #2
 8001f48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f022 0201 	bic.w	r2, r2, #1
 8001f62:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f64:	e00f      	b.n	8001f86 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f66:	f7ff f9e9 	bl	800133c <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	2b05      	cmp	r3, #5
 8001f72:	d908      	bls.n	8001f86 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2220      	movs	r2, #32
 8001f78:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2203      	movs	r2, #3
 8001f7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e078      	b.n	8002078 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1e8      	bne.n	8001f66 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	4b38      	ldr	r3, [pc, #224]	; (8002080 <HAL_DMA_Init+0x158>)
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	685a      	ldr	r2, [r3, #4]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fdc:	2b04      	cmp	r3, #4
 8001fde:	d107      	bne.n	8001ff0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	695b      	ldr	r3, [r3, #20]
 8001ffe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	f023 0307 	bic.w	r3, r3, #7
 8002006:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200c:	697a      	ldr	r2, [r7, #20]
 800200e:	4313      	orrs	r3, r2
 8002010:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002016:	2b04      	cmp	r3, #4
 8002018:	d117      	bne.n	800204a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	4313      	orrs	r3, r2
 8002022:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002028:	2b00      	cmp	r3, #0
 800202a:	d00e      	beq.n	800204a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f000 fa77 	bl	8002520 <DMA_CheckFifoParam>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d008      	beq.n	800204a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2240      	movs	r2, #64	; 0x40
 800203c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002046:	2301      	movs	r3, #1
 8002048:	e016      	b.n	8002078 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	697a      	ldr	r2, [r7, #20]
 8002050:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 fa2e 	bl	80024b4 <DMA_CalcBaseAndBitshift>
 8002058:	4603      	mov	r3, r0
 800205a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002060:	223f      	movs	r2, #63	; 0x3f
 8002062:	409a      	lsls	r2, r3
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2201      	movs	r2, #1
 8002072:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	3718      	adds	r7, #24
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	e010803f 	.word	0xe010803f

08002084 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
 8002090:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002092:	2300      	movs	r3, #0
 8002094:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800209a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d101      	bne.n	80020aa <HAL_DMA_Start_IT+0x26>
 80020a6:	2302      	movs	r3, #2
 80020a8:	e048      	b.n	800213c <HAL_DMA_Start_IT+0xb8>
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2201      	movs	r2, #1
 80020ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d137      	bne.n	800212e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2202      	movs	r2, #2
 80020c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	68b9      	ldr	r1, [r7, #8]
 80020d2:	68f8      	ldr	r0, [r7, #12]
 80020d4:	f000 f9c0 	bl	8002458 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020dc:	223f      	movs	r2, #63	; 0x3f
 80020de:	409a      	lsls	r2, r3
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f042 0216 	orr.w	r2, r2, #22
 80020f2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	695a      	ldr	r2, [r3, #20]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002102:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002108:	2b00      	cmp	r3, #0
 800210a:	d007      	beq.n	800211c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f042 0208 	orr.w	r2, r2, #8
 800211a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f042 0201 	orr.w	r2, r2, #1
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	e005      	b.n	800213a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002136:	2302      	movs	r3, #2
 8002138:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800213a:	7dfb      	ldrb	r3, [r7, #23]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3718      	adds	r7, #24
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800214c:	2300      	movs	r3, #0
 800214e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002150:	4b8e      	ldr	r3, [pc, #568]	; (800238c <HAL_DMA_IRQHandler+0x248>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a8e      	ldr	r2, [pc, #568]	; (8002390 <HAL_DMA_IRQHandler+0x24c>)
 8002156:	fba2 2303 	umull	r2, r3, r2, r3
 800215a:	0a9b      	lsrs	r3, r3, #10
 800215c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002162:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800216e:	2208      	movs	r2, #8
 8002170:	409a      	lsls	r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	4013      	ands	r3, r2
 8002176:	2b00      	cmp	r3, #0
 8002178:	d01a      	beq.n	80021b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0304 	and.w	r3, r3, #4
 8002184:	2b00      	cmp	r3, #0
 8002186:	d013      	beq.n	80021b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f022 0204 	bic.w	r2, r2, #4
 8002196:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800219c:	2208      	movs	r2, #8
 800219e:	409a      	lsls	r2, r3
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021a8:	f043 0201 	orr.w	r2, r3, #1
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b4:	2201      	movs	r2, #1
 80021b6:	409a      	lsls	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d012      	beq.n	80021e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00b      	beq.n	80021e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021d2:	2201      	movs	r2, #1
 80021d4:	409a      	lsls	r2, r3
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021de:	f043 0202 	orr.w	r2, r3, #2
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021ea:	2204      	movs	r2, #4
 80021ec:	409a      	lsls	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d012      	beq.n	800221c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0302 	and.w	r3, r3, #2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00b      	beq.n	800221c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002208:	2204      	movs	r2, #4
 800220a:	409a      	lsls	r2, r3
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002214:	f043 0204 	orr.w	r2, r3, #4
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002220:	2210      	movs	r2, #16
 8002222:	409a      	lsls	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4013      	ands	r3, r2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d043      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	2b00      	cmp	r3, #0
 8002238:	d03c      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800223e:	2210      	movs	r2, #16
 8002240:	409a      	lsls	r2, r3
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d018      	beq.n	8002286 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d108      	bne.n	8002274 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	2b00      	cmp	r3, #0
 8002268:	d024      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	4798      	blx	r3
 8002272:	e01f      	b.n	80022b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002278:	2b00      	cmp	r3, #0
 800227a:	d01b      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	4798      	blx	r3
 8002284:	e016      	b.n	80022b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002290:	2b00      	cmp	r3, #0
 8002292:	d107      	bne.n	80022a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0208 	bic.w	r2, r2, #8
 80022a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b8:	2220      	movs	r2, #32
 80022ba:	409a      	lsls	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 808f 	beq.w	80023e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0310 	and.w	r3, r3, #16
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 8087 	beq.w	80023e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022da:	2220      	movs	r2, #32
 80022dc:	409a      	lsls	r2, r3
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2b05      	cmp	r3, #5
 80022ec:	d136      	bne.n	800235c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f022 0216 	bic.w	r2, r2, #22
 80022fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	695a      	ldr	r2, [r3, #20]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800230c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	2b00      	cmp	r3, #0
 8002314:	d103      	bne.n	800231e <HAL_DMA_IRQHandler+0x1da>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800231a:	2b00      	cmp	r3, #0
 800231c:	d007      	beq.n	800232e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 0208 	bic.w	r2, r2, #8
 800232c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002332:	223f      	movs	r2, #63	; 0x3f
 8002334:	409a      	lsls	r2, r3
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2201      	movs	r2, #1
 800233e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800234e:	2b00      	cmp	r3, #0
 8002350:	d07e      	beq.n	8002450 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	4798      	blx	r3
        }
        return;
 800235a:	e079      	b.n	8002450 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d01d      	beq.n	80023a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d10d      	bne.n	8002394 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237c:	2b00      	cmp	r3, #0
 800237e:	d031      	beq.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	4798      	blx	r3
 8002388:	e02c      	b.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
 800238a:	bf00      	nop
 800238c:	20000000 	.word	0x20000000
 8002390:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002398:	2b00      	cmp	r3, #0
 800239a:	d023      	beq.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	4798      	blx	r3
 80023a4:	e01e      	b.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d10f      	bne.n	80023d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f022 0210 	bic.w	r2, r2, #16
 80023c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d032      	beq.n	8002452 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023f0:	f003 0301 	and.w	r3, r3, #1
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d022      	beq.n	800243e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2205      	movs	r2, #5
 80023fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 0201 	bic.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	3301      	adds	r3, #1
 8002414:	60bb      	str	r3, [r7, #8]
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	429a      	cmp	r2, r3
 800241a:	d307      	bcc.n	800242c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1f2      	bne.n	8002410 <HAL_DMA_IRQHandler+0x2cc>
 800242a:	e000      	b.n	800242e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800242c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2201      	movs	r2, #1
 8002432:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002442:	2b00      	cmp	r3, #0
 8002444:	d005      	beq.n	8002452 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	4798      	blx	r3
 800244e:	e000      	b.n	8002452 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002450:	bf00      	nop
    }
  }
}
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002458:	b480      	push	{r7}
 800245a:	b085      	sub	sp, #20
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
 8002464:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002474:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	2b40      	cmp	r3, #64	; 0x40
 8002484:	d108      	bne.n	8002498 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	68ba      	ldr	r2, [r7, #8]
 8002494:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002496:	e007      	b.n	80024a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68ba      	ldr	r2, [r7, #8]
 800249e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	60da      	str	r2, [r3, #12]
}
 80024a8:	bf00      	nop
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	3b10      	subs	r3, #16
 80024c4:	4a13      	ldr	r2, [pc, #76]	; (8002514 <DMA_CalcBaseAndBitshift+0x60>)
 80024c6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ca:	091b      	lsrs	r3, r3, #4
 80024cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024ce:	4a12      	ldr	r2, [pc, #72]	; (8002518 <DMA_CalcBaseAndBitshift+0x64>)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	4413      	add	r3, r2
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2b03      	cmp	r3, #3
 80024e0:	d908      	bls.n	80024f4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	4b0c      	ldr	r3, [pc, #48]	; (800251c <DMA_CalcBaseAndBitshift+0x68>)
 80024ea:	4013      	ands	r3, r2
 80024ec:	1d1a      	adds	r2, r3, #4
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	659a      	str	r2, [r3, #88]	; 0x58
 80024f2:	e006      	b.n	8002502 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	461a      	mov	r2, r3
 80024fa:	4b08      	ldr	r3, [pc, #32]	; (800251c <DMA_CalcBaseAndBitshift+0x68>)
 80024fc:	4013      	ands	r3, r2
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002506:	4618      	mov	r0, r3
 8002508:	3714      	adds	r7, #20
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	aaaaaaab 	.word	0xaaaaaaab
 8002518:	08007184 	.word	0x08007184
 800251c:	fffffc00 	.word	0xfffffc00

08002520 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002528:	2300      	movs	r3, #0
 800252a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002530:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d11f      	bne.n	800257a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	2b03      	cmp	r3, #3
 800253e:	d856      	bhi.n	80025ee <DMA_CheckFifoParam+0xce>
 8002540:	a201      	add	r2, pc, #4	; (adr r2, 8002548 <DMA_CheckFifoParam+0x28>)
 8002542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002546:	bf00      	nop
 8002548:	08002559 	.word	0x08002559
 800254c:	0800256b 	.word	0x0800256b
 8002550:	08002559 	.word	0x08002559
 8002554:	080025ef 	.word	0x080025ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d046      	beq.n	80025f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002568:	e043      	b.n	80025f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002572:	d140      	bne.n	80025f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002578:	e03d      	b.n	80025f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002582:	d121      	bne.n	80025c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	2b03      	cmp	r3, #3
 8002588:	d837      	bhi.n	80025fa <DMA_CheckFifoParam+0xda>
 800258a:	a201      	add	r2, pc, #4	; (adr r2, 8002590 <DMA_CheckFifoParam+0x70>)
 800258c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002590:	080025a1 	.word	0x080025a1
 8002594:	080025a7 	.word	0x080025a7
 8002598:	080025a1 	.word	0x080025a1
 800259c:	080025b9 	.word	0x080025b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	73fb      	strb	r3, [r7, #15]
      break;
 80025a4:	e030      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d025      	beq.n	80025fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025b6:	e022      	b.n	80025fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80025c0:	d11f      	bne.n	8002602 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025c6:	e01c      	b.n	8002602 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d903      	bls.n	80025d6 <DMA_CheckFifoParam+0xb6>
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	2b03      	cmp	r3, #3
 80025d2:	d003      	beq.n	80025dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025d4:	e018      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	73fb      	strb	r3, [r7, #15]
      break;
 80025da:	e015      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00e      	beq.n	8002606 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
      break;
 80025ec:	e00b      	b.n	8002606 <DMA_CheckFifoParam+0xe6>
      break;
 80025ee:	bf00      	nop
 80025f0:	e00a      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;
 80025f2:	bf00      	nop
 80025f4:	e008      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;
 80025f6:	bf00      	nop
 80025f8:	e006      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;
 80025fa:	bf00      	nop
 80025fc:	e004      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;
 80025fe:	bf00      	nop
 8002600:	e002      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;   
 8002602:	bf00      	nop
 8002604:	e000      	b.n	8002608 <DMA_CheckFifoParam+0xe8>
      break;
 8002606:	bf00      	nop
    }
  } 
  
  return status; 
 8002608:	7bfb      	ldrb	r3, [r7, #15]
}
 800260a:	4618      	mov	r0, r3
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop

08002618 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002618:	b480      	push	{r7}
 800261a:	b089      	sub	sp, #36	; 0x24
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002622:	2300      	movs	r3, #0
 8002624:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002626:	2300      	movs	r3, #0
 8002628:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800262a:	2300      	movs	r3, #0
 800262c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800262e:	2300      	movs	r3, #0
 8002630:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002632:	2300      	movs	r3, #0
 8002634:	61fb      	str	r3, [r7, #28]
 8002636:	e175      	b.n	8002924 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002638:	2201      	movs	r2, #1
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	697a      	ldr	r2, [r7, #20]
 8002648:	4013      	ands	r3, r2
 800264a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	429a      	cmp	r2, r3
 8002652:	f040 8164 	bne.w	800291e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f003 0303 	and.w	r3, r3, #3
 800265e:	2b01      	cmp	r3, #1
 8002660:	d005      	beq.n	800266e <HAL_GPIO_Init+0x56>
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f003 0303 	and.w	r3, r3, #3
 800266a:	2b02      	cmp	r3, #2
 800266c:	d130      	bne.n	80026d0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	2203      	movs	r2, #3
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	43db      	mvns	r3, r3
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	4013      	ands	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	68da      	ldr	r2, [r3, #12]
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	4313      	orrs	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026a4:	2201      	movs	r2, #1
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4013      	ands	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	091b      	lsrs	r3, r3, #4
 80026ba:	f003 0201 	and.w	r2, r3, #1
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f003 0303 	and.w	r3, r3, #3
 80026d8:	2b03      	cmp	r3, #3
 80026da:	d017      	beq.n	800270c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	2203      	movs	r2, #3
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43db      	mvns	r3, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4013      	ands	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	4313      	orrs	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	69ba      	ldr	r2, [r7, #24]
 800270a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f003 0303 	and.w	r3, r3, #3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d123      	bne.n	8002760 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	08da      	lsrs	r2, r3, #3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3208      	adds	r2, #8
 8002720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002724:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	f003 0307 	and.w	r3, r3, #7
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	220f      	movs	r2, #15
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	43db      	mvns	r3, r3
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	4013      	ands	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	691a      	ldr	r2, [r3, #16]
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	f003 0307 	and.w	r3, r3, #7
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4313      	orrs	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	08da      	lsrs	r2, r3, #3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	3208      	adds	r2, #8
 800275a:	69b9      	ldr	r1, [r7, #24]
 800275c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	2203      	movs	r2, #3
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	43db      	mvns	r3, r3
 8002772:	69ba      	ldr	r2, [r7, #24]
 8002774:	4013      	ands	r3, r2
 8002776:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f003 0203 	and.w	r2, r3, #3
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	4313      	orrs	r3, r2
 800278c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 80be 	beq.w	800291e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027a2:	4b66      	ldr	r3, [pc, #408]	; (800293c <HAL_GPIO_Init+0x324>)
 80027a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a6:	4a65      	ldr	r2, [pc, #404]	; (800293c <HAL_GPIO_Init+0x324>)
 80027a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027ac:	6453      	str	r3, [r2, #68]	; 0x44
 80027ae:	4b63      	ldr	r3, [pc, #396]	; (800293c <HAL_GPIO_Init+0x324>)
 80027b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80027ba:	4a61      	ldr	r2, [pc, #388]	; (8002940 <HAL_GPIO_Init+0x328>)
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	089b      	lsrs	r3, r3, #2
 80027c0:	3302      	adds	r3, #2
 80027c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	220f      	movs	r2, #15
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	43db      	mvns	r3, r3
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	4013      	ands	r3, r2
 80027dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a58      	ldr	r2, [pc, #352]	; (8002944 <HAL_GPIO_Init+0x32c>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d037      	beq.n	8002856 <HAL_GPIO_Init+0x23e>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a57      	ldr	r2, [pc, #348]	; (8002948 <HAL_GPIO_Init+0x330>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d031      	beq.n	8002852 <HAL_GPIO_Init+0x23a>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a56      	ldr	r2, [pc, #344]	; (800294c <HAL_GPIO_Init+0x334>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d02b      	beq.n	800284e <HAL_GPIO_Init+0x236>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a55      	ldr	r2, [pc, #340]	; (8002950 <HAL_GPIO_Init+0x338>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d025      	beq.n	800284a <HAL_GPIO_Init+0x232>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a54      	ldr	r2, [pc, #336]	; (8002954 <HAL_GPIO_Init+0x33c>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d01f      	beq.n	8002846 <HAL_GPIO_Init+0x22e>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a53      	ldr	r2, [pc, #332]	; (8002958 <HAL_GPIO_Init+0x340>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d019      	beq.n	8002842 <HAL_GPIO_Init+0x22a>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a52      	ldr	r2, [pc, #328]	; (800295c <HAL_GPIO_Init+0x344>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d013      	beq.n	800283e <HAL_GPIO_Init+0x226>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a51      	ldr	r2, [pc, #324]	; (8002960 <HAL_GPIO_Init+0x348>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d00d      	beq.n	800283a <HAL_GPIO_Init+0x222>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a50      	ldr	r2, [pc, #320]	; (8002964 <HAL_GPIO_Init+0x34c>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d007      	beq.n	8002836 <HAL_GPIO_Init+0x21e>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a4f      	ldr	r2, [pc, #316]	; (8002968 <HAL_GPIO_Init+0x350>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d101      	bne.n	8002832 <HAL_GPIO_Init+0x21a>
 800282e:	2309      	movs	r3, #9
 8002830:	e012      	b.n	8002858 <HAL_GPIO_Init+0x240>
 8002832:	230a      	movs	r3, #10
 8002834:	e010      	b.n	8002858 <HAL_GPIO_Init+0x240>
 8002836:	2308      	movs	r3, #8
 8002838:	e00e      	b.n	8002858 <HAL_GPIO_Init+0x240>
 800283a:	2307      	movs	r3, #7
 800283c:	e00c      	b.n	8002858 <HAL_GPIO_Init+0x240>
 800283e:	2306      	movs	r3, #6
 8002840:	e00a      	b.n	8002858 <HAL_GPIO_Init+0x240>
 8002842:	2305      	movs	r3, #5
 8002844:	e008      	b.n	8002858 <HAL_GPIO_Init+0x240>
 8002846:	2304      	movs	r3, #4
 8002848:	e006      	b.n	8002858 <HAL_GPIO_Init+0x240>
 800284a:	2303      	movs	r3, #3
 800284c:	e004      	b.n	8002858 <HAL_GPIO_Init+0x240>
 800284e:	2302      	movs	r3, #2
 8002850:	e002      	b.n	8002858 <HAL_GPIO_Init+0x240>
 8002852:	2301      	movs	r3, #1
 8002854:	e000      	b.n	8002858 <HAL_GPIO_Init+0x240>
 8002856:	2300      	movs	r3, #0
 8002858:	69fa      	ldr	r2, [r7, #28]
 800285a:	f002 0203 	and.w	r2, r2, #3
 800285e:	0092      	lsls	r2, r2, #2
 8002860:	4093      	lsls	r3, r2
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	4313      	orrs	r3, r2
 8002866:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002868:	4935      	ldr	r1, [pc, #212]	; (8002940 <HAL_GPIO_Init+0x328>)
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	089b      	lsrs	r3, r3, #2
 800286e:	3302      	adds	r3, #2
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002876:	4b3d      	ldr	r3, [pc, #244]	; (800296c <HAL_GPIO_Init+0x354>)
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	43db      	mvns	r3, r3
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	4013      	ands	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	4313      	orrs	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800289a:	4a34      	ldr	r2, [pc, #208]	; (800296c <HAL_GPIO_Init+0x354>)
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028a0:	4b32      	ldr	r3, [pc, #200]	; (800296c <HAL_GPIO_Init+0x354>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4013      	ands	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028c4:	4a29      	ldr	r2, [pc, #164]	; (800296c <HAL_GPIO_Init+0x354>)
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028ca:	4b28      	ldr	r3, [pc, #160]	; (800296c <HAL_GPIO_Init+0x354>)
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	43db      	mvns	r3, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4013      	ands	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028ee:	4a1f      	ldr	r2, [pc, #124]	; (800296c <HAL_GPIO_Init+0x354>)
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028f4:	4b1d      	ldr	r3, [pc, #116]	; (800296c <HAL_GPIO_Init+0x354>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	43db      	mvns	r3, r3
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	4013      	ands	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d003      	beq.n	8002918 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	4313      	orrs	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002918:	4a14      	ldr	r2, [pc, #80]	; (800296c <HAL_GPIO_Init+0x354>)
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	3301      	adds	r3, #1
 8002922:	61fb      	str	r3, [r7, #28]
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	2b0f      	cmp	r3, #15
 8002928:	f67f ae86 	bls.w	8002638 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800292c:	bf00      	nop
 800292e:	bf00      	nop
 8002930:	3724      	adds	r7, #36	; 0x24
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	40023800 	.word	0x40023800
 8002940:	40013800 	.word	0x40013800
 8002944:	40020000 	.word	0x40020000
 8002948:	40020400 	.word	0x40020400
 800294c:	40020800 	.word	0x40020800
 8002950:	40020c00 	.word	0x40020c00
 8002954:	40021000 	.word	0x40021000
 8002958:	40021400 	.word	0x40021400
 800295c:	40021800 	.word	0x40021800
 8002960:	40021c00 	.word	0x40021c00
 8002964:	40022000 	.word	0x40022000
 8002968:	40022400 	.word	0x40022400
 800296c:	40013c00 	.word	0x40013c00

08002970 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	807b      	strh	r3, [r7, #2]
 800297c:	4613      	mov	r3, r2
 800297e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002980:	787b      	ldrb	r3, [r7, #1]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d003      	beq.n	800298e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002986:	887a      	ldrh	r2, [r7, #2]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800298c:	e003      	b.n	8002996 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800298e:	887b      	ldrh	r3, [r7, #2]
 8002990:	041a      	lsls	r2, r3, #16
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	619a      	str	r2, [r3, #24]
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
	...

080029a4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80029aa:	2300      	movs	r3, #0
 80029ac:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80029ae:	4b23      	ldr	r3, [pc, #140]	; (8002a3c <HAL_PWREx_EnableOverDrive+0x98>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	4a22      	ldr	r2, [pc, #136]	; (8002a3c <HAL_PWREx_EnableOverDrive+0x98>)
 80029b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029b8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ba:	4b20      	ldr	r3, [pc, #128]	; (8002a3c <HAL_PWREx_EnableOverDrive+0x98>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029c2:	603b      	str	r3, [r7, #0]
 80029c4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80029c6:	4b1e      	ldr	r3, [pc, #120]	; (8002a40 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a1d      	ldr	r2, [pc, #116]	; (8002a40 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029d0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029d2:	f7fe fcb3 	bl	800133c <HAL_GetTick>
 80029d6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80029d8:	e009      	b.n	80029ee <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80029da:	f7fe fcaf 	bl	800133c <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029e8:	d901      	bls.n	80029ee <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e022      	b.n	8002a34 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80029ee:	4b14      	ldr	r3, [pc, #80]	; (8002a40 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029fa:	d1ee      	bne.n	80029da <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80029fc:	4b10      	ldr	r3, [pc, #64]	; (8002a40 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a0f      	ldr	r2, [pc, #60]	; (8002a40 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a06:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a08:	f7fe fc98 	bl	800133c <HAL_GetTick>
 8002a0c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a0e:	e009      	b.n	8002a24 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a10:	f7fe fc94 	bl	800133c <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a1e:	d901      	bls.n	8002a24 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e007      	b.n	8002a34 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a24:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a2c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a30:	d1ee      	bne.n	8002a10 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	40007000 	.word	0x40007000

08002a44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e29b      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f000 8087 	beq.w	8002b76 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a68:	4b96      	ldr	r3, [pc, #600]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f003 030c 	and.w	r3, r3, #12
 8002a70:	2b04      	cmp	r3, #4
 8002a72:	d00c      	beq.n	8002a8e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a74:	4b93      	ldr	r3, [pc, #588]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f003 030c 	and.w	r3, r3, #12
 8002a7c:	2b08      	cmp	r3, #8
 8002a7e:	d112      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x62>
 8002a80:	4b90      	ldr	r3, [pc, #576]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a8c:	d10b      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a8e:	4b8d      	ldr	r3, [pc, #564]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d06c      	beq.n	8002b74 <HAL_RCC_OscConfig+0x130>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d168      	bne.n	8002b74 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e275      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aae:	d106      	bne.n	8002abe <HAL_RCC_OscConfig+0x7a>
 8002ab0:	4b84      	ldr	r3, [pc, #528]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a83      	ldr	r2, [pc, #524]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002ab6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aba:	6013      	str	r3, [r2, #0]
 8002abc:	e02e      	b.n	8002b1c <HAL_RCC_OscConfig+0xd8>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10c      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x9c>
 8002ac6:	4b7f      	ldr	r3, [pc, #508]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a7e      	ldr	r2, [pc, #504]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002acc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ad0:	6013      	str	r3, [r2, #0]
 8002ad2:	4b7c      	ldr	r3, [pc, #496]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a7b      	ldr	r2, [pc, #492]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002ad8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002adc:	6013      	str	r3, [r2, #0]
 8002ade:	e01d      	b.n	8002b1c <HAL_RCC_OscConfig+0xd8>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ae8:	d10c      	bne.n	8002b04 <HAL_RCC_OscConfig+0xc0>
 8002aea:	4b76      	ldr	r3, [pc, #472]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a75      	ldr	r2, [pc, #468]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002af0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002af4:	6013      	str	r3, [r2, #0]
 8002af6:	4b73      	ldr	r3, [pc, #460]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a72      	ldr	r2, [pc, #456]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b00:	6013      	str	r3, [r2, #0]
 8002b02:	e00b      	b.n	8002b1c <HAL_RCC_OscConfig+0xd8>
 8002b04:	4b6f      	ldr	r3, [pc, #444]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a6e      	ldr	r2, [pc, #440]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002b0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b0e:	6013      	str	r3, [r2, #0]
 8002b10:	4b6c      	ldr	r3, [pc, #432]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a6b      	ldr	r2, [pc, #428]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002b16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d013      	beq.n	8002b4c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b24:	f7fe fc0a 	bl	800133c <HAL_GetTick>
 8002b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b2a:	e008      	b.n	8002b3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b2c:	f7fe fc06 	bl	800133c <HAL_GetTick>
 8002b30:	4602      	mov	r2, r0
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	2b64      	cmp	r3, #100	; 0x64
 8002b38:	d901      	bls.n	8002b3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e229      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b3e:	4b61      	ldr	r3, [pc, #388]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d0f0      	beq.n	8002b2c <HAL_RCC_OscConfig+0xe8>
 8002b4a:	e014      	b.n	8002b76 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4c:	f7fe fbf6 	bl	800133c <HAL_GetTick>
 8002b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b52:	e008      	b.n	8002b66 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b54:	f7fe fbf2 	bl	800133c <HAL_GetTick>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	2b64      	cmp	r3, #100	; 0x64
 8002b60:	d901      	bls.n	8002b66 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e215      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b66:	4b57      	ldr	r3, [pc, #348]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1f0      	bne.n	8002b54 <HAL_RCC_OscConfig+0x110>
 8002b72:	e000      	b.n	8002b76 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d069      	beq.n	8002c56 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b82:	4b50      	ldr	r3, [pc, #320]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f003 030c 	and.w	r3, r3, #12
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00b      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b8e:	4b4d      	ldr	r3, [pc, #308]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f003 030c 	and.w	r3, r3, #12
 8002b96:	2b08      	cmp	r3, #8
 8002b98:	d11c      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x190>
 8002b9a:	4b4a      	ldr	r3, [pc, #296]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d116      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ba6:	4b47      	ldr	r3, [pc, #284]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d005      	beq.n	8002bbe <HAL_RCC_OscConfig+0x17a>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d001      	beq.n	8002bbe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e1e9      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bbe:	4b41      	ldr	r3, [pc, #260]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	00db      	lsls	r3, r3, #3
 8002bcc:	493d      	ldr	r1, [pc, #244]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bd2:	e040      	b.n	8002c56 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d023      	beq.n	8002c24 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bdc:	4b39      	ldr	r3, [pc, #228]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a38      	ldr	r2, [pc, #224]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002be2:	f043 0301 	orr.w	r3, r3, #1
 8002be6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be8:	f7fe fba8 	bl	800133c <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bf0:	f7fe fba4 	bl	800133c <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e1c7      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c02:	4b30      	ldr	r3, [pc, #192]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d0f0      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c0e:	4b2d      	ldr	r3, [pc, #180]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	4929      	ldr	r1, [pc, #164]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	600b      	str	r3, [r1, #0]
 8002c22:	e018      	b.n	8002c56 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c24:	4b27      	ldr	r3, [pc, #156]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a26      	ldr	r2, [pc, #152]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002c2a:	f023 0301 	bic.w	r3, r3, #1
 8002c2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c30:	f7fe fb84 	bl	800133c <HAL_GetTick>
 8002c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c36:	e008      	b.n	8002c4a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c38:	f7fe fb80 	bl	800133c <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e1a3      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c4a:	4b1e      	ldr	r3, [pc, #120]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1f0      	bne.n	8002c38 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0308 	and.w	r3, r3, #8
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d038      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	695b      	ldr	r3, [r3, #20]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d019      	beq.n	8002c9e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c6a:	4b16      	ldr	r3, [pc, #88]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002c6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c6e:	4a15      	ldr	r2, [pc, #84]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002c70:	f043 0301 	orr.w	r3, r3, #1
 8002c74:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c76:	f7fe fb61 	bl	800133c <HAL_GetTick>
 8002c7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c7c:	e008      	b.n	8002c90 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c7e:	f7fe fb5d 	bl	800133c <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e180      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c90:	4b0c      	ldr	r3, [pc, #48]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002c92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d0f0      	beq.n	8002c7e <HAL_RCC_OscConfig+0x23a>
 8002c9c:	e01a      	b.n	8002cd4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c9e:	4b09      	ldr	r3, [pc, #36]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002ca0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ca2:	4a08      	ldr	r2, [pc, #32]	; (8002cc4 <HAL_RCC_OscConfig+0x280>)
 8002ca4:	f023 0301 	bic.w	r3, r3, #1
 8002ca8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002caa:	f7fe fb47 	bl	800133c <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cb0:	e00a      	b.n	8002cc8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cb2:	f7fe fb43 	bl	800133c <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d903      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e166      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
 8002cc4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cc8:	4b92      	ldr	r3, [pc, #584]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002cca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d1ee      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0304 	and.w	r3, r3, #4
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f000 80a4 	beq.w	8002e2a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ce2:	4b8c      	ldr	r3, [pc, #560]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d10d      	bne.n	8002d0a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cee:	4b89      	ldr	r3, [pc, #548]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	4a88      	ldr	r2, [pc, #544]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cfa:	4b86      	ldr	r3, [pc, #536]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d02:	60bb      	str	r3, [r7, #8]
 8002d04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d06:	2301      	movs	r3, #1
 8002d08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d0a:	4b83      	ldr	r3, [pc, #524]	; (8002f18 <HAL_RCC_OscConfig+0x4d4>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d118      	bne.n	8002d48 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002d16:	4b80      	ldr	r3, [pc, #512]	; (8002f18 <HAL_RCC_OscConfig+0x4d4>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a7f      	ldr	r2, [pc, #508]	; (8002f18 <HAL_RCC_OscConfig+0x4d4>)
 8002d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d22:	f7fe fb0b 	bl	800133c <HAL_GetTick>
 8002d26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d28:	e008      	b.n	8002d3c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d2a:	f7fe fb07 	bl	800133c <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b64      	cmp	r3, #100	; 0x64
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e12a      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d3c:	4b76      	ldr	r3, [pc, #472]	; (8002f18 <HAL_RCC_OscConfig+0x4d4>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0f0      	beq.n	8002d2a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d106      	bne.n	8002d5e <HAL_RCC_OscConfig+0x31a>
 8002d50:	4b70      	ldr	r3, [pc, #448]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d54:	4a6f      	ldr	r2, [pc, #444]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002d56:	f043 0301 	orr.w	r3, r3, #1
 8002d5a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d5c:	e02d      	b.n	8002dba <HAL_RCC_OscConfig+0x376>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10c      	bne.n	8002d80 <HAL_RCC_OscConfig+0x33c>
 8002d66:	4b6b      	ldr	r3, [pc, #428]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6a:	4a6a      	ldr	r2, [pc, #424]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002d6c:	f023 0301 	bic.w	r3, r3, #1
 8002d70:	6713      	str	r3, [r2, #112]	; 0x70
 8002d72:	4b68      	ldr	r3, [pc, #416]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d76:	4a67      	ldr	r2, [pc, #412]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002d78:	f023 0304 	bic.w	r3, r3, #4
 8002d7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d7e:	e01c      	b.n	8002dba <HAL_RCC_OscConfig+0x376>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	2b05      	cmp	r3, #5
 8002d86:	d10c      	bne.n	8002da2 <HAL_RCC_OscConfig+0x35e>
 8002d88:	4b62      	ldr	r3, [pc, #392]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d8c:	4a61      	ldr	r2, [pc, #388]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002d8e:	f043 0304 	orr.w	r3, r3, #4
 8002d92:	6713      	str	r3, [r2, #112]	; 0x70
 8002d94:	4b5f      	ldr	r3, [pc, #380]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d98:	4a5e      	ldr	r2, [pc, #376]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002d9a:	f043 0301 	orr.w	r3, r3, #1
 8002d9e:	6713      	str	r3, [r2, #112]	; 0x70
 8002da0:	e00b      	b.n	8002dba <HAL_RCC_OscConfig+0x376>
 8002da2:	4b5c      	ldr	r3, [pc, #368]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da6:	4a5b      	ldr	r2, [pc, #364]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002da8:	f023 0301 	bic.w	r3, r3, #1
 8002dac:	6713      	str	r3, [r2, #112]	; 0x70
 8002dae:	4b59      	ldr	r3, [pc, #356]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002db2:	4a58      	ldr	r2, [pc, #352]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002db4:	f023 0304 	bic.w	r3, r3, #4
 8002db8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d015      	beq.n	8002dee <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc2:	f7fe fabb 	bl	800133c <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dc8:	e00a      	b.n	8002de0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dca:	f7fe fab7 	bl	800133c <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d901      	bls.n	8002de0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002ddc:	2303      	movs	r3, #3
 8002dde:	e0d8      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002de0:	4b4c      	ldr	r3, [pc, #304]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d0ee      	beq.n	8002dca <HAL_RCC_OscConfig+0x386>
 8002dec:	e014      	b.n	8002e18 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dee:	f7fe faa5 	bl	800133c <HAL_GetTick>
 8002df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002df4:	e00a      	b.n	8002e0c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002df6:	f7fe faa1 	bl	800133c <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d901      	bls.n	8002e0c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e0c2      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e0c:	4b41      	ldr	r3, [pc, #260]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e10:	f003 0302 	and.w	r3, r3, #2
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d1ee      	bne.n	8002df6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e18:	7dfb      	ldrb	r3, [r7, #23]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d105      	bne.n	8002e2a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e1e:	4b3d      	ldr	r3, [pc, #244]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e22:	4a3c      	ldr	r2, [pc, #240]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002e24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f000 80ae 	beq.w	8002f90 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e34:	4b37      	ldr	r3, [pc, #220]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 030c 	and.w	r3, r3, #12
 8002e3c:	2b08      	cmp	r3, #8
 8002e3e:	d06d      	beq.n	8002f1c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d14b      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e48:	4b32      	ldr	r3, [pc, #200]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a31      	ldr	r2, [pc, #196]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002e4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e54:	f7fe fa72 	bl	800133c <HAL_GetTick>
 8002e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5c:	f7fe fa6e 	bl	800133c <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e091      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e6e:	4b29      	ldr	r3, [pc, #164]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1f0      	bne.n	8002e5c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	69da      	ldr	r2, [r3, #28]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a1b      	ldr	r3, [r3, #32]
 8002e82:	431a      	orrs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e88:	019b      	lsls	r3, r3, #6
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e90:	085b      	lsrs	r3, r3, #1
 8002e92:	3b01      	subs	r3, #1
 8002e94:	041b      	lsls	r3, r3, #16
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e9c:	061b      	lsls	r3, r3, #24
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea4:	071b      	lsls	r3, r3, #28
 8002ea6:	491b      	ldr	r1, [pc, #108]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002eac:	4b19      	ldr	r3, [pc, #100]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a18      	ldr	r2, [pc, #96]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002eb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002eb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb8:	f7fe fa40 	bl	800133c <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec0:	f7fe fa3c 	bl	800133c <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e05f      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ed2:	4b10      	ldr	r3, [pc, #64]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d0f0      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x47c>
 8002ede:	e057      	b.n	8002f90 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee0:	4b0c      	ldr	r3, [pc, #48]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a0b      	ldr	r2, [pc, #44]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002ee6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002eea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eec:	f7fe fa26 	bl	800133c <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef4:	f7fe fa22 	bl	800133c <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e045      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f06:	4b03      	ldr	r3, [pc, #12]	; (8002f14 <HAL_RCC_OscConfig+0x4d0>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f0      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x4b0>
 8002f12:	e03d      	b.n	8002f90 <HAL_RCC_OscConfig+0x54c>
 8002f14:	40023800 	.word	0x40023800
 8002f18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002f1c:	4b1f      	ldr	r3, [pc, #124]	; (8002f9c <HAL_RCC_OscConfig+0x558>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d030      	beq.n	8002f8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d129      	bne.n	8002f8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d122      	bne.n	8002f8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f46:	68fa      	ldr	r2, [r7, #12]
 8002f48:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f52:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d119      	bne.n	8002f8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f62:	085b      	lsrs	r3, r3, #1
 8002f64:	3b01      	subs	r3, #1
 8002f66:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d10f      	bne.n	8002f8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f76:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d107      	bne.n	8002f8c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d001      	beq.n	8002f90 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e000      	b.n	8002f92 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3718      	adds	r7, #24
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	40023800 	.word	0x40023800

08002fa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002faa:	2300      	movs	r3, #0
 8002fac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d101      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e0d0      	b.n	800315a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fb8:	4b6a      	ldr	r3, [pc, #424]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 030f 	and.w	r3, r3, #15
 8002fc0:	683a      	ldr	r2, [r7, #0]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d910      	bls.n	8002fe8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fc6:	4b67      	ldr	r3, [pc, #412]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f023 020f 	bic.w	r2, r3, #15
 8002fce:	4965      	ldr	r1, [pc, #404]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd6:	4b63      	ldr	r3, [pc, #396]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 030f 	and.w	r3, r3, #15
 8002fde:	683a      	ldr	r2, [r7, #0]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d001      	beq.n	8002fe8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e0b8      	b.n	800315a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0302 	and.w	r3, r3, #2
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d020      	beq.n	8003036 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0304 	and.w	r3, r3, #4
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d005      	beq.n	800300c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003000:	4b59      	ldr	r3, [pc, #356]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	4a58      	ldr	r2, [pc, #352]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 8003006:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800300a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0308 	and.w	r3, r3, #8
 8003014:	2b00      	cmp	r3, #0
 8003016:	d005      	beq.n	8003024 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003018:	4b53      	ldr	r3, [pc, #332]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	4a52      	ldr	r2, [pc, #328]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 800301e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003022:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003024:	4b50      	ldr	r3, [pc, #320]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	494d      	ldr	r1, [pc, #308]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 8003032:	4313      	orrs	r3, r2
 8003034:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d040      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b01      	cmp	r3, #1
 8003048:	d107      	bne.n	800305a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304a:	4b47      	ldr	r3, [pc, #284]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d115      	bne.n	8003082 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e07f      	b.n	800315a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b02      	cmp	r3, #2
 8003060:	d107      	bne.n	8003072 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003062:	4b41      	ldr	r3, [pc, #260]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d109      	bne.n	8003082 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e073      	b.n	800315a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003072:	4b3d      	ldr	r3, [pc, #244]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e06b      	b.n	800315a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003082:	4b39      	ldr	r3, [pc, #228]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f023 0203 	bic.w	r2, r3, #3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	4936      	ldr	r1, [pc, #216]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 8003090:	4313      	orrs	r3, r2
 8003092:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003094:	f7fe f952 	bl	800133c <HAL_GetTick>
 8003098:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800309a:	e00a      	b.n	80030b2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800309c:	f7fe f94e 	bl	800133c <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e053      	b.n	800315a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030b2:	4b2d      	ldr	r3, [pc, #180]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f003 020c 	and.w	r2, r3, #12
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d1eb      	bne.n	800309c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030c4:	4b27      	ldr	r3, [pc, #156]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 030f 	and.w	r3, r3, #15
 80030cc:	683a      	ldr	r2, [r7, #0]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d210      	bcs.n	80030f4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030d2:	4b24      	ldr	r3, [pc, #144]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f023 020f 	bic.w	r2, r3, #15
 80030da:	4922      	ldr	r1, [pc, #136]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	4313      	orrs	r3, r2
 80030e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030e2:	4b20      	ldr	r3, [pc, #128]	; (8003164 <HAL_RCC_ClockConfig+0x1c4>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 030f 	and.w	r3, r3, #15
 80030ea:	683a      	ldr	r2, [r7, #0]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d001      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e032      	b.n	800315a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0304 	and.w	r3, r3, #4
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d008      	beq.n	8003112 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003100:	4b19      	ldr	r3, [pc, #100]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	4916      	ldr	r1, [pc, #88]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 800310e:	4313      	orrs	r3, r2
 8003110:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0308 	and.w	r3, r3, #8
 800311a:	2b00      	cmp	r3, #0
 800311c:	d009      	beq.n	8003132 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800311e:	4b12      	ldr	r3, [pc, #72]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	490e      	ldr	r1, [pc, #56]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 800312e:	4313      	orrs	r3, r2
 8003130:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003132:	f000 f821 	bl	8003178 <HAL_RCC_GetSysClockFreq>
 8003136:	4602      	mov	r2, r0
 8003138:	4b0b      	ldr	r3, [pc, #44]	; (8003168 <HAL_RCC_ClockConfig+0x1c8>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	091b      	lsrs	r3, r3, #4
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	490a      	ldr	r1, [pc, #40]	; (800316c <HAL_RCC_ClockConfig+0x1cc>)
 8003144:	5ccb      	ldrb	r3, [r1, r3]
 8003146:	fa22 f303 	lsr.w	r3, r2, r3
 800314a:	4a09      	ldr	r2, [pc, #36]	; (8003170 <HAL_RCC_ClockConfig+0x1d0>)
 800314c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800314e:	4b09      	ldr	r3, [pc, #36]	; (8003174 <HAL_RCC_ClockConfig+0x1d4>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4618      	mov	r0, r3
 8003154:	f7fe f8ae 	bl	80012b4 <HAL_InitTick>

  return HAL_OK;
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	40023c00 	.word	0x40023c00
 8003168:	40023800 	.word	0x40023800
 800316c:	0800716c 	.word	0x0800716c
 8003170:	20000000 	.word	0x20000000
 8003174:	20000004 	.word	0x20000004

08003178 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003178:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800317c:	b090      	sub	sp, #64	; 0x40
 800317e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003180:	2300      	movs	r3, #0
 8003182:	637b      	str	r3, [r7, #52]	; 0x34
 8003184:	2300      	movs	r3, #0
 8003186:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003188:	2300      	movs	r3, #0
 800318a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 800318c:	2300      	movs	r3, #0
 800318e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003190:	4b59      	ldr	r3, [pc, #356]	; (80032f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f003 030c 	and.w	r3, r3, #12
 8003198:	2b08      	cmp	r3, #8
 800319a:	d00d      	beq.n	80031b8 <HAL_RCC_GetSysClockFreq+0x40>
 800319c:	2b08      	cmp	r3, #8
 800319e:	f200 80a1 	bhi.w	80032e4 <HAL_RCC_GetSysClockFreq+0x16c>
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d002      	beq.n	80031ac <HAL_RCC_GetSysClockFreq+0x34>
 80031a6:	2b04      	cmp	r3, #4
 80031a8:	d003      	beq.n	80031b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80031aa:	e09b      	b.n	80032e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031ac:	4b53      	ldr	r3, [pc, #332]	; (80032fc <HAL_RCC_GetSysClockFreq+0x184>)
 80031ae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031b0:	e09b      	b.n	80032ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031b2:	4b53      	ldr	r3, [pc, #332]	; (8003300 <HAL_RCC_GetSysClockFreq+0x188>)
 80031b4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031b6:	e098      	b.n	80032ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031b8:	4b4f      	ldr	r3, [pc, #316]	; (80032f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031c0:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80031c2:	4b4d      	ldr	r3, [pc, #308]	; (80032f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d028      	beq.n	8003220 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ce:	4b4a      	ldr	r3, [pc, #296]	; (80032f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	099b      	lsrs	r3, r3, #6
 80031d4:	2200      	movs	r2, #0
 80031d6:	623b      	str	r3, [r7, #32]
 80031d8:	627a      	str	r2, [r7, #36]	; 0x24
 80031da:	6a3b      	ldr	r3, [r7, #32]
 80031dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80031e0:	2100      	movs	r1, #0
 80031e2:	4b47      	ldr	r3, [pc, #284]	; (8003300 <HAL_RCC_GetSysClockFreq+0x188>)
 80031e4:	fb03 f201 	mul.w	r2, r3, r1
 80031e8:	2300      	movs	r3, #0
 80031ea:	fb00 f303 	mul.w	r3, r0, r3
 80031ee:	4413      	add	r3, r2
 80031f0:	4a43      	ldr	r2, [pc, #268]	; (8003300 <HAL_RCC_GetSysClockFreq+0x188>)
 80031f2:	fba0 1202 	umull	r1, r2, r0, r2
 80031f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80031f8:	460a      	mov	r2, r1
 80031fa:	62ba      	str	r2, [r7, #40]	; 0x28
 80031fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031fe:	4413      	add	r3, r2
 8003200:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003204:	2200      	movs	r2, #0
 8003206:	61bb      	str	r3, [r7, #24]
 8003208:	61fa      	str	r2, [r7, #28]
 800320a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800320e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003212:	f7fd f86d 	bl	80002f0 <__aeabi_uldivmod>
 8003216:	4602      	mov	r2, r0
 8003218:	460b      	mov	r3, r1
 800321a:	4613      	mov	r3, r2
 800321c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800321e:	e053      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003220:	4b35      	ldr	r3, [pc, #212]	; (80032f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	099b      	lsrs	r3, r3, #6
 8003226:	2200      	movs	r2, #0
 8003228:	613b      	str	r3, [r7, #16]
 800322a:	617a      	str	r2, [r7, #20]
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003232:	f04f 0b00 	mov.w	fp, #0
 8003236:	4652      	mov	r2, sl
 8003238:	465b      	mov	r3, fp
 800323a:	f04f 0000 	mov.w	r0, #0
 800323e:	f04f 0100 	mov.w	r1, #0
 8003242:	0159      	lsls	r1, r3, #5
 8003244:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003248:	0150      	lsls	r0, r2, #5
 800324a:	4602      	mov	r2, r0
 800324c:	460b      	mov	r3, r1
 800324e:	ebb2 080a 	subs.w	r8, r2, sl
 8003252:	eb63 090b 	sbc.w	r9, r3, fp
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003262:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003266:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800326a:	ebb2 0408 	subs.w	r4, r2, r8
 800326e:	eb63 0509 	sbc.w	r5, r3, r9
 8003272:	f04f 0200 	mov.w	r2, #0
 8003276:	f04f 0300 	mov.w	r3, #0
 800327a:	00eb      	lsls	r3, r5, #3
 800327c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003280:	00e2      	lsls	r2, r4, #3
 8003282:	4614      	mov	r4, r2
 8003284:	461d      	mov	r5, r3
 8003286:	eb14 030a 	adds.w	r3, r4, sl
 800328a:	603b      	str	r3, [r7, #0]
 800328c:	eb45 030b 	adc.w	r3, r5, fp
 8003290:	607b      	str	r3, [r7, #4]
 8003292:	f04f 0200 	mov.w	r2, #0
 8003296:	f04f 0300 	mov.w	r3, #0
 800329a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800329e:	4629      	mov	r1, r5
 80032a0:	028b      	lsls	r3, r1, #10
 80032a2:	4621      	mov	r1, r4
 80032a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032a8:	4621      	mov	r1, r4
 80032aa:	028a      	lsls	r2, r1, #10
 80032ac:	4610      	mov	r0, r2
 80032ae:	4619      	mov	r1, r3
 80032b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032b2:	2200      	movs	r2, #0
 80032b4:	60bb      	str	r3, [r7, #8]
 80032b6:	60fa      	str	r2, [r7, #12]
 80032b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80032bc:	f7fd f818 	bl	80002f0 <__aeabi_uldivmod>
 80032c0:	4602      	mov	r2, r0
 80032c2:	460b      	mov	r3, r1
 80032c4:	4613      	mov	r3, r2
 80032c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80032c8:	4b0b      	ldr	r3, [pc, #44]	; (80032f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	0c1b      	lsrs	r3, r3, #16
 80032ce:	f003 0303 	and.w	r3, r3, #3
 80032d2:	3301      	adds	r3, #1
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80032d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80032da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80032e2:	e002      	b.n	80032ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032e4:	4b05      	ldr	r3, [pc, #20]	; (80032fc <HAL_RCC_GetSysClockFreq+0x184>)
 80032e6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80032e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3740      	adds	r7, #64	; 0x40
 80032f0:	46bd      	mov	sp, r7
 80032f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032f6:	bf00      	nop
 80032f8:	40023800 	.word	0x40023800
 80032fc:	00f42400 	.word	0x00f42400
 8003300:	017d7840 	.word	0x017d7840

08003304 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003308:	4b03      	ldr	r3, [pc, #12]	; (8003318 <HAL_RCC_GetHCLKFreq+0x14>)
 800330a:	681b      	ldr	r3, [r3, #0]
}
 800330c:	4618      	mov	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	20000000 	.word	0x20000000

0800331c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003320:	f7ff fff0 	bl	8003304 <HAL_RCC_GetHCLKFreq>
 8003324:	4602      	mov	r2, r0
 8003326:	4b05      	ldr	r3, [pc, #20]	; (800333c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	0a9b      	lsrs	r3, r3, #10
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	4903      	ldr	r1, [pc, #12]	; (8003340 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003332:	5ccb      	ldrb	r3, [r1, r3]
 8003334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003338:	4618      	mov	r0, r3
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40023800 	.word	0x40023800
 8003340:	0800717c 	.word	0x0800717c

08003344 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003348:	f7ff ffdc 	bl	8003304 <HAL_RCC_GetHCLKFreq>
 800334c:	4602      	mov	r2, r0
 800334e:	4b05      	ldr	r3, [pc, #20]	; (8003364 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	0b5b      	lsrs	r3, r3, #13
 8003354:	f003 0307 	and.w	r3, r3, #7
 8003358:	4903      	ldr	r1, [pc, #12]	; (8003368 <HAL_RCC_GetPCLK2Freq+0x24>)
 800335a:	5ccb      	ldrb	r3, [r1, r3]
 800335c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003360:	4618      	mov	r0, r3
 8003362:	bd80      	pop	{r7, pc}
 8003364:	40023800 	.word	0x40023800
 8003368:	0800717c 	.word	0x0800717c

0800336c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b088      	sub	sp, #32
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003374:	2300      	movs	r3, #0
 8003376:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003378:	2300      	movs	r3, #0
 800337a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800337c:	2300      	movs	r3, #0
 800337e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003380:	2300      	movs	r3, #0
 8003382:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003384:	2300      	movs	r3, #0
 8003386:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b00      	cmp	r3, #0
 8003392:	d012      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003394:	4b69      	ldr	r3, [pc, #420]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	4a68      	ldr	r2, [pc, #416]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800339a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800339e:	6093      	str	r3, [r2, #8]
 80033a0:	4b66      	ldr	r3, [pc, #408]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a8:	4964      	ldr	r1, [pc, #400]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80033b6:	2301      	movs	r3, #1
 80033b8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d017      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033c6:	4b5d      	ldr	r3, [pc, #372]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033d4:	4959      	ldr	r1, [pc, #356]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033e4:	d101      	bne.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80033e6:	2301      	movs	r3, #1
 80033e8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80033f2:	2301      	movs	r3, #1
 80033f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d017      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003402:	4b4e      	ldr	r3, [pc, #312]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003404:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003408:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003410:	494a      	ldr	r1, [pc, #296]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003412:	4313      	orrs	r3, r2
 8003414:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003420:	d101      	bne.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003422:	2301      	movs	r3, #1
 8003424:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342a:	2b00      	cmp	r3, #0
 800342c:	d101      	bne.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800342e:	2301      	movs	r3, #1
 8003430:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800343e:	2301      	movs	r3, #1
 8003440:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0320 	and.w	r3, r3, #32
 800344a:	2b00      	cmp	r3, #0
 800344c:	f000 808b 	beq.w	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003450:	4b3a      	ldr	r3, [pc, #232]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003454:	4a39      	ldr	r2, [pc, #228]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003456:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800345a:	6413      	str	r3, [r2, #64]	; 0x40
 800345c:	4b37      	ldr	r3, [pc, #220]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800345e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003464:	60bb      	str	r3, [r7, #8]
 8003466:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003468:	4b35      	ldr	r3, [pc, #212]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a34      	ldr	r2, [pc, #208]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800346e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003472:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003474:	f7fd ff62 	bl	800133c <HAL_GetTick>
 8003478:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800347a:	e008      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800347c:	f7fd ff5e 	bl	800133c <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b64      	cmp	r3, #100	; 0x64
 8003488:	d901      	bls.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e38f      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800348e:	4b2c      	ldr	r3, [pc, #176]	; (8003540 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003496:	2b00      	cmp	r3, #0
 8003498:	d0f0      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800349a:	4b28      	ldr	r3, [pc, #160]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800349c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800349e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034a2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d035      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d02e      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034b8:	4b20      	ldr	r3, [pc, #128]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034c0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034c2:	4b1e      	ldr	r3, [pc, #120]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c6:	4a1d      	ldr	r2, [pc, #116]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034cc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034ce:	4b1b      	ldr	r3, [pc, #108]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034d2:	4a1a      	ldr	r2, [pc, #104]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034d8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80034da:	4a18      	ldr	r2, [pc, #96]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80034e0:	4b16      	ldr	r3, [pc, #88]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d114      	bne.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ec:	f7fd ff26 	bl	800133c <HAL_GetTick>
 80034f0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034f2:	e00a      	b.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034f4:	f7fd ff22 	bl	800133c <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003502:	4293      	cmp	r3, r2
 8003504:	d901      	bls.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e351      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800350a:	4b0c      	ldr	r3, [pc, #48]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800350c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	2b00      	cmp	r3, #0
 8003514:	d0ee      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800351e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003522:	d111      	bne.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003524:	4b05      	ldr	r3, [pc, #20]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003530:	4b04      	ldr	r3, [pc, #16]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003532:	400b      	ands	r3, r1
 8003534:	4901      	ldr	r1, [pc, #4]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003536:	4313      	orrs	r3, r2
 8003538:	608b      	str	r3, [r1, #8]
 800353a:	e00b      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800353c:	40023800 	.word	0x40023800
 8003540:	40007000 	.word	0x40007000
 8003544:	0ffffcff 	.word	0x0ffffcff
 8003548:	4bac      	ldr	r3, [pc, #688]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	4aab      	ldr	r2, [pc, #684]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800354e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003552:	6093      	str	r3, [r2, #8]
 8003554:	4ba9      	ldr	r3, [pc, #676]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003556:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003560:	49a6      	ldr	r1, [pc, #664]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003562:	4313      	orrs	r3, r2
 8003564:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0310 	and.w	r3, r3, #16
 800356e:	2b00      	cmp	r3, #0
 8003570:	d010      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003572:	4ba2      	ldr	r3, [pc, #648]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003574:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003578:	4aa0      	ldr	r2, [pc, #640]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800357a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800357e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003582:	4b9e      	ldr	r3, [pc, #632]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003584:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800358c:	499b      	ldr	r1, [pc, #620]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800358e:	4313      	orrs	r3, r2
 8003590:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00a      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035a0:	4b96      	ldr	r3, [pc, #600]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035ae:	4993      	ldr	r1, [pc, #588]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00a      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035c2:	4b8e      	ldr	r3, [pc, #568]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035d0:	498a      	ldr	r1, [pc, #552]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00a      	beq.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035e4:	4b85      	ldr	r3, [pc, #532]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035f2:	4982      	ldr	r1, [pc, #520]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00a      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003606:	4b7d      	ldr	r3, [pc, #500]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003608:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800360c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003614:	4979      	ldr	r1, [pc, #484]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003616:	4313      	orrs	r3, r2
 8003618:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003624:	2b00      	cmp	r3, #0
 8003626:	d00a      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003628:	4b74      	ldr	r3, [pc, #464]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800362a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800362e:	f023 0203 	bic.w	r2, r3, #3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003636:	4971      	ldr	r1, [pc, #452]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003638:	4313      	orrs	r3, r2
 800363a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00a      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800364a:	4b6c      	ldr	r3, [pc, #432]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800364c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003650:	f023 020c 	bic.w	r2, r3, #12
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003658:	4968      	ldr	r1, [pc, #416]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800365a:	4313      	orrs	r3, r2
 800365c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003668:	2b00      	cmp	r3, #0
 800366a:	d00a      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800366c:	4b63      	ldr	r3, [pc, #396]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800366e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003672:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800367a:	4960      	ldr	r1, [pc, #384]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800367c:	4313      	orrs	r3, r2
 800367e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00a      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800368e:	4b5b      	ldr	r3, [pc, #364]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003690:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003694:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800369c:	4957      	ldr	r1, [pc, #348]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00a      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036b0:	4b52      	ldr	r3, [pc, #328]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036be:	494f      	ldr	r1, [pc, #316]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d00a      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80036d2:	4b4a      	ldr	r3, [pc, #296]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e0:	4946      	ldr	r1, [pc, #280]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00a      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80036f4:	4b41      	ldr	r3, [pc, #260]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036fa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003702:	493e      	ldr	r1, [pc, #248]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003704:	4313      	orrs	r3, r2
 8003706:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00a      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003716:	4b39      	ldr	r3, [pc, #228]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003724:	4935      	ldr	r1, [pc, #212]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003726:	4313      	orrs	r3, r2
 8003728:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d00a      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003738:	4b30      	ldr	r3, [pc, #192]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800373a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800373e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003746:	492d      	ldr	r1, [pc, #180]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003748:	4313      	orrs	r3, r2
 800374a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d011      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800375a:	4b28      	ldr	r3, [pc, #160]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800375c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003760:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003768:	4924      	ldr	r1, [pc, #144]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800376a:	4313      	orrs	r3, r2
 800376c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003774:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003778:	d101      	bne.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800377a:	2301      	movs	r3, #1
 800377c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0308 	and.w	r3, r3, #8
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800378a:	2301      	movs	r3, #1
 800378c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00a      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800379a:	4b18      	ldr	r3, [pc, #96]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800379c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037a8:	4914      	ldr	r1, [pc, #80]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00b      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037bc:	4b0f      	ldr	r3, [pc, #60]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037cc:	490b      	ldr	r1, [pc, #44]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00f      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80037e0:	4b06      	ldr	r3, [pc, #24]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037f0:	4902      	ldr	r1, [pc, #8]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80037f8:	e002      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80037fa:	bf00      	nop
 80037fc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00b      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800380c:	4b8a      	ldr	r3, [pc, #552]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800380e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003812:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800381c:	4986      	ldr	r1, [pc, #536]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800381e:	4313      	orrs	r3, r2
 8003820:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00b      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003830:	4b81      	ldr	r3, [pc, #516]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003832:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003836:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003840:	497d      	ldr	r1, [pc, #500]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003842:	4313      	orrs	r3, r2
 8003844:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d006      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 80d6 	beq.w	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800385c:	4b76      	ldr	r3, [pc, #472]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a75      	ldr	r2, [pc, #468]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003862:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003866:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003868:	f7fd fd68 	bl	800133c <HAL_GetTick>
 800386c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800386e:	e008      	b.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003870:	f7fd fd64 	bl	800133c <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b64      	cmp	r3, #100	; 0x64
 800387c:	d901      	bls.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e195      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003882:	4b6d      	ldr	r3, [pc, #436]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1f0      	bne.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	d021      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x572>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d11d      	bne.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80038a2:	4b65      	ldr	r3, [pc, #404]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038a8:	0c1b      	lsrs	r3, r3, #16
 80038aa:	f003 0303 	and.w	r3, r3, #3
 80038ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80038b0:	4b61      	ldr	r3, [pc, #388]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038b6:	0e1b      	lsrs	r3, r3, #24
 80038b8:	f003 030f 	and.w	r3, r3, #15
 80038bc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	019a      	lsls	r2, r3, #6
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	041b      	lsls	r3, r3, #16
 80038c8:	431a      	orrs	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	061b      	lsls	r3, r3, #24
 80038ce:	431a      	orrs	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	071b      	lsls	r3, r3, #28
 80038d6:	4958      	ldr	r1, [pc, #352]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d004      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038f2:	d00a      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d02e      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003904:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003908:	d129      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800390a:	4b4b      	ldr	r3, [pc, #300]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800390c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003910:	0c1b      	lsrs	r3, r3, #16
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003918:	4b47      	ldr	r3, [pc, #284]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800391a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800391e:	0f1b      	lsrs	r3, r3, #28
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	019a      	lsls	r2, r3, #6
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	041b      	lsls	r3, r3, #16
 8003930:	431a      	orrs	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	061b      	lsls	r3, r3, #24
 8003938:	431a      	orrs	r2, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	071b      	lsls	r3, r3, #28
 800393e:	493e      	ldr	r1, [pc, #248]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003940:	4313      	orrs	r3, r2
 8003942:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003946:	4b3c      	ldr	r3, [pc, #240]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003948:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800394c:	f023 021f 	bic.w	r2, r3, #31
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003954:	3b01      	subs	r3, #1
 8003956:	4938      	ldr	r1, [pc, #224]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003958:	4313      	orrs	r3, r2
 800395a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d01d      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800396a:	4b33      	ldr	r3, [pc, #204]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800396c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003970:	0e1b      	lsrs	r3, r3, #24
 8003972:	f003 030f 	and.w	r3, r3, #15
 8003976:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003978:	4b2f      	ldr	r3, [pc, #188]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800397a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800397e:	0f1b      	lsrs	r3, r3, #28
 8003980:	f003 0307 	and.w	r3, r3, #7
 8003984:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	019a      	lsls	r2, r3, #6
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	041b      	lsls	r3, r3, #16
 8003992:	431a      	orrs	r2, r3
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	061b      	lsls	r3, r3, #24
 8003998:	431a      	orrs	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	071b      	lsls	r3, r3, #28
 800399e:	4926      	ldr	r1, [pc, #152]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d011      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	019a      	lsls	r2, r3, #6
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	691b      	ldr	r3, [r3, #16]
 80039bc:	041b      	lsls	r3, r3, #16
 80039be:	431a      	orrs	r2, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	061b      	lsls	r3, r3, #24
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	071b      	lsls	r3, r3, #28
 80039ce:	491a      	ldr	r1, [pc, #104]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80039d6:	4b18      	ldr	r3, [pc, #96]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a17      	ldr	r2, [pc, #92]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039dc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80039e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039e2:	f7fd fcab 	bl	800133c <HAL_GetTick>
 80039e6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039e8:	e008      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80039ea:	f7fd fca7 	bl	800133c <HAL_GetTick>
 80039ee:	4602      	mov	r2, r0
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	2b64      	cmp	r3, #100	; 0x64
 80039f6:	d901      	bls.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e0d8      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039fc:	4b0e      	ldr	r3, [pc, #56]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d0f0      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	f040 80ce 	bne.w	8003bac <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a10:	4b09      	ldr	r3, [pc, #36]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a08      	ldr	r2, [pc, #32]	; (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a1c:	f7fd fc8e 	bl	800133c <HAL_GetTick>
 8003a20:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a22:	e00b      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a24:	f7fd fc8a 	bl	800133c <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b64      	cmp	r3, #100	; 0x64
 8003a30:	d904      	bls.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e0bb      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003a36:	bf00      	nop
 8003a38:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a3c:	4b5e      	ldr	r3, [pc, #376]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a48:	d0ec      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d009      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d02e      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d12a      	bne.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003a72:	4b51      	ldr	r3, [pc, #324]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a78:	0c1b      	lsrs	r3, r3, #16
 8003a7a:	f003 0303 	and.w	r3, r3, #3
 8003a7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a80:	4b4d      	ldr	r3, [pc, #308]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a86:	0f1b      	lsrs	r3, r3, #28
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	019a      	lsls	r2, r3, #6
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	041b      	lsls	r3, r3, #16
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	061b      	lsls	r3, r3, #24
 8003aa0:	431a      	orrs	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	071b      	lsls	r3, r3, #28
 8003aa6:	4944      	ldr	r1, [pc, #272]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003aae:	4b42      	ldr	r3, [pc, #264]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ab0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ab4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003abc:	3b01      	subs	r3, #1
 8003abe:	021b      	lsls	r3, r3, #8
 8003ac0:	493d      	ldr	r1, [pc, #244]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d022      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ad8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003adc:	d11d      	bne.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ade:	4b36      	ldr	r3, [pc, #216]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae4:	0e1b      	lsrs	r3, r3, #24
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003aec:	4b32      	ldr	r3, [pc, #200]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af2:	0f1b      	lsrs	r3, r3, #28
 8003af4:	f003 0307 	and.w	r3, r3, #7
 8003af8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	019a      	lsls	r2, r3, #6
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	041b      	lsls	r3, r3, #16
 8003b06:	431a      	orrs	r2, r3
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	061b      	lsls	r3, r3, #24
 8003b0c:	431a      	orrs	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	071b      	lsls	r3, r3, #28
 8003b12:	4929      	ldr	r1, [pc, #164]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d028      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b26:	4b24      	ldr	r3, [pc, #144]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b2c:	0e1b      	lsrs	r3, r3, #24
 8003b2e:	f003 030f 	and.w	r3, r3, #15
 8003b32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003b34:	4b20      	ldr	r3, [pc, #128]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b3a:	0c1b      	lsrs	r3, r3, #16
 8003b3c:	f003 0303 	and.w	r3, r3, #3
 8003b40:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	695b      	ldr	r3, [r3, #20]
 8003b46:	019a      	lsls	r2, r3, #6
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	041b      	lsls	r3, r3, #16
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	061b      	lsls	r3, r3, #24
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	69db      	ldr	r3, [r3, #28]
 8003b58:	071b      	lsls	r3, r3, #28
 8003b5a:	4917      	ldr	r1, [pc, #92]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003b62:	4b15      	ldr	r3, [pc, #84]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b70:	4911      	ldr	r1, [pc, #68]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003b78:	4b0f      	ldr	r3, [pc, #60]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a0e      	ldr	r2, [pc, #56]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b84:	f7fd fbda 	bl	800133c <HAL_GetTick>
 8003b88:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b8a:	e008      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b8c:	f7fd fbd6 	bl	800133c <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b64      	cmp	r3, #100	; 0x64
 8003b98:	d901      	bls.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e007      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b9e:	4b06      	ldr	r3, [pc, #24]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ba6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003baa:	d1ef      	bne.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3720      	adds	r7, #32
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40023800 	.word	0x40023800

08003bbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d101      	bne.n	8003bce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e040      	b.n	8003c50 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d106      	bne.n	8003be4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7fd fad2 	bl	8001188 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2224      	movs	r2, #36	; 0x24
 8003be8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f022 0201 	bic.w	r2, r2, #1
 8003bf8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f8b0 	bl	8003d60 <UART_SetConfig>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d101      	bne.n	8003c0a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e022      	b.n	8003c50 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 fb08 	bl	8004228 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	689a      	ldr	r2, [r3, #8]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0201 	orr.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f000 fb8f 	bl	800436c <UART_CheckIdleState>
 8003c4e:	4603      	mov	r3, r0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3708      	adds	r7, #8
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b08a      	sub	sp, #40	; 0x28
 8003c5c:	af02      	add	r7, sp, #8
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	603b      	str	r3, [r7, #0]
 8003c64:	4613      	mov	r3, r2
 8003c66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c6c:	2b20      	cmp	r3, #32
 8003c6e:	d171      	bne.n	8003d54 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d002      	beq.n	8003c7c <HAL_UART_Transmit+0x24>
 8003c76:	88fb      	ldrh	r3, [r7, #6]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d101      	bne.n	8003c80 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e06a      	b.n	8003d56 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2221      	movs	r2, #33	; 0x21
 8003c8c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c8e:	f7fd fb55 	bl	800133c <HAL_GetTick>
 8003c92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	88fa      	ldrh	r2, [r7, #6]
 8003c98:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	88fa      	ldrh	r2, [r7, #6]
 8003ca0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cac:	d108      	bne.n	8003cc0 <HAL_UART_Transmit+0x68>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	691b      	ldr	r3, [r3, #16]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d104      	bne.n	8003cc0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	61bb      	str	r3, [r7, #24]
 8003cbe:	e003      	b.n	8003cc8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003cc8:	e02c      	b.n	8003d24 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	2180      	movs	r1, #128	; 0x80
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f000 fb96 	bl	8004406 <UART_WaitOnFlagUntilTimeout>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e038      	b.n	8003d56 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10b      	bne.n	8003d02 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	881b      	ldrh	r3, [r3, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cf8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	3302      	adds	r3, #2
 8003cfe:	61bb      	str	r3, [r7, #24]
 8003d00:	e007      	b.n	8003d12 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	781a      	ldrb	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1cc      	bne.n	8003cca <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	2200      	movs	r2, #0
 8003d38:	2140      	movs	r1, #64	; 0x40
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 fb63 	bl	8004406 <UART_WaitOnFlagUntilTimeout>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e005      	b.n	8003d56 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003d50:	2300      	movs	r3, #0
 8003d52:	e000      	b.n	8003d56 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003d54:	2302      	movs	r3, #2
  }
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3720      	adds	r7, #32
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
	...

08003d60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b088      	sub	sp, #32
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	431a      	orrs	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	431a      	orrs	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	69db      	ldr	r3, [r3, #28]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	4ba6      	ldr	r3, [pc, #664]	; (8004024 <UART_SetConfig+0x2c4>)
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	6812      	ldr	r2, [r2, #0]
 8003d92:	6979      	ldr	r1, [r7, #20]
 8003d94:	430b      	orrs	r3, r1
 8003d96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	68da      	ldr	r2, [r3, #12]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	430a      	orrs	r2, r1
 8003dac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	699b      	ldr	r3, [r3, #24]
 8003db2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a94      	ldr	r2, [pc, #592]	; (8004028 <UART_SetConfig+0x2c8>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d120      	bne.n	8003e1e <UART_SetConfig+0xbe>
 8003ddc:	4b93      	ldr	r3, [pc, #588]	; (800402c <UART_SetConfig+0x2cc>)
 8003dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	2b03      	cmp	r3, #3
 8003de8:	d816      	bhi.n	8003e18 <UART_SetConfig+0xb8>
 8003dea:	a201      	add	r2, pc, #4	; (adr r2, 8003df0 <UART_SetConfig+0x90>)
 8003dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df0:	08003e01 	.word	0x08003e01
 8003df4:	08003e0d 	.word	0x08003e0d
 8003df8:	08003e07 	.word	0x08003e07
 8003dfc:	08003e13 	.word	0x08003e13
 8003e00:	2301      	movs	r3, #1
 8003e02:	77fb      	strb	r3, [r7, #31]
 8003e04:	e150      	b.n	80040a8 <UART_SetConfig+0x348>
 8003e06:	2302      	movs	r3, #2
 8003e08:	77fb      	strb	r3, [r7, #31]
 8003e0a:	e14d      	b.n	80040a8 <UART_SetConfig+0x348>
 8003e0c:	2304      	movs	r3, #4
 8003e0e:	77fb      	strb	r3, [r7, #31]
 8003e10:	e14a      	b.n	80040a8 <UART_SetConfig+0x348>
 8003e12:	2308      	movs	r3, #8
 8003e14:	77fb      	strb	r3, [r7, #31]
 8003e16:	e147      	b.n	80040a8 <UART_SetConfig+0x348>
 8003e18:	2310      	movs	r3, #16
 8003e1a:	77fb      	strb	r3, [r7, #31]
 8003e1c:	e144      	b.n	80040a8 <UART_SetConfig+0x348>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a83      	ldr	r2, [pc, #524]	; (8004030 <UART_SetConfig+0x2d0>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d132      	bne.n	8003e8e <UART_SetConfig+0x12e>
 8003e28:	4b80      	ldr	r3, [pc, #512]	; (800402c <UART_SetConfig+0x2cc>)
 8003e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e2e:	f003 030c 	and.w	r3, r3, #12
 8003e32:	2b0c      	cmp	r3, #12
 8003e34:	d828      	bhi.n	8003e88 <UART_SetConfig+0x128>
 8003e36:	a201      	add	r2, pc, #4	; (adr r2, 8003e3c <UART_SetConfig+0xdc>)
 8003e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e3c:	08003e71 	.word	0x08003e71
 8003e40:	08003e89 	.word	0x08003e89
 8003e44:	08003e89 	.word	0x08003e89
 8003e48:	08003e89 	.word	0x08003e89
 8003e4c:	08003e7d 	.word	0x08003e7d
 8003e50:	08003e89 	.word	0x08003e89
 8003e54:	08003e89 	.word	0x08003e89
 8003e58:	08003e89 	.word	0x08003e89
 8003e5c:	08003e77 	.word	0x08003e77
 8003e60:	08003e89 	.word	0x08003e89
 8003e64:	08003e89 	.word	0x08003e89
 8003e68:	08003e89 	.word	0x08003e89
 8003e6c:	08003e83 	.word	0x08003e83
 8003e70:	2300      	movs	r3, #0
 8003e72:	77fb      	strb	r3, [r7, #31]
 8003e74:	e118      	b.n	80040a8 <UART_SetConfig+0x348>
 8003e76:	2302      	movs	r3, #2
 8003e78:	77fb      	strb	r3, [r7, #31]
 8003e7a:	e115      	b.n	80040a8 <UART_SetConfig+0x348>
 8003e7c:	2304      	movs	r3, #4
 8003e7e:	77fb      	strb	r3, [r7, #31]
 8003e80:	e112      	b.n	80040a8 <UART_SetConfig+0x348>
 8003e82:	2308      	movs	r3, #8
 8003e84:	77fb      	strb	r3, [r7, #31]
 8003e86:	e10f      	b.n	80040a8 <UART_SetConfig+0x348>
 8003e88:	2310      	movs	r3, #16
 8003e8a:	77fb      	strb	r3, [r7, #31]
 8003e8c:	e10c      	b.n	80040a8 <UART_SetConfig+0x348>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a68      	ldr	r2, [pc, #416]	; (8004034 <UART_SetConfig+0x2d4>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d120      	bne.n	8003eda <UART_SetConfig+0x17a>
 8003e98:	4b64      	ldr	r3, [pc, #400]	; (800402c <UART_SetConfig+0x2cc>)
 8003e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e9e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003ea2:	2b30      	cmp	r3, #48	; 0x30
 8003ea4:	d013      	beq.n	8003ece <UART_SetConfig+0x16e>
 8003ea6:	2b30      	cmp	r3, #48	; 0x30
 8003ea8:	d814      	bhi.n	8003ed4 <UART_SetConfig+0x174>
 8003eaa:	2b20      	cmp	r3, #32
 8003eac:	d009      	beq.n	8003ec2 <UART_SetConfig+0x162>
 8003eae:	2b20      	cmp	r3, #32
 8003eb0:	d810      	bhi.n	8003ed4 <UART_SetConfig+0x174>
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d002      	beq.n	8003ebc <UART_SetConfig+0x15c>
 8003eb6:	2b10      	cmp	r3, #16
 8003eb8:	d006      	beq.n	8003ec8 <UART_SetConfig+0x168>
 8003eba:	e00b      	b.n	8003ed4 <UART_SetConfig+0x174>
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	77fb      	strb	r3, [r7, #31]
 8003ec0:	e0f2      	b.n	80040a8 <UART_SetConfig+0x348>
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	77fb      	strb	r3, [r7, #31]
 8003ec6:	e0ef      	b.n	80040a8 <UART_SetConfig+0x348>
 8003ec8:	2304      	movs	r3, #4
 8003eca:	77fb      	strb	r3, [r7, #31]
 8003ecc:	e0ec      	b.n	80040a8 <UART_SetConfig+0x348>
 8003ece:	2308      	movs	r3, #8
 8003ed0:	77fb      	strb	r3, [r7, #31]
 8003ed2:	e0e9      	b.n	80040a8 <UART_SetConfig+0x348>
 8003ed4:	2310      	movs	r3, #16
 8003ed6:	77fb      	strb	r3, [r7, #31]
 8003ed8:	e0e6      	b.n	80040a8 <UART_SetConfig+0x348>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a56      	ldr	r2, [pc, #344]	; (8004038 <UART_SetConfig+0x2d8>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d120      	bne.n	8003f26 <UART_SetConfig+0x1c6>
 8003ee4:	4b51      	ldr	r3, [pc, #324]	; (800402c <UART_SetConfig+0x2cc>)
 8003ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003eee:	2bc0      	cmp	r3, #192	; 0xc0
 8003ef0:	d013      	beq.n	8003f1a <UART_SetConfig+0x1ba>
 8003ef2:	2bc0      	cmp	r3, #192	; 0xc0
 8003ef4:	d814      	bhi.n	8003f20 <UART_SetConfig+0x1c0>
 8003ef6:	2b80      	cmp	r3, #128	; 0x80
 8003ef8:	d009      	beq.n	8003f0e <UART_SetConfig+0x1ae>
 8003efa:	2b80      	cmp	r3, #128	; 0x80
 8003efc:	d810      	bhi.n	8003f20 <UART_SetConfig+0x1c0>
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d002      	beq.n	8003f08 <UART_SetConfig+0x1a8>
 8003f02:	2b40      	cmp	r3, #64	; 0x40
 8003f04:	d006      	beq.n	8003f14 <UART_SetConfig+0x1b4>
 8003f06:	e00b      	b.n	8003f20 <UART_SetConfig+0x1c0>
 8003f08:	2300      	movs	r3, #0
 8003f0a:	77fb      	strb	r3, [r7, #31]
 8003f0c:	e0cc      	b.n	80040a8 <UART_SetConfig+0x348>
 8003f0e:	2302      	movs	r3, #2
 8003f10:	77fb      	strb	r3, [r7, #31]
 8003f12:	e0c9      	b.n	80040a8 <UART_SetConfig+0x348>
 8003f14:	2304      	movs	r3, #4
 8003f16:	77fb      	strb	r3, [r7, #31]
 8003f18:	e0c6      	b.n	80040a8 <UART_SetConfig+0x348>
 8003f1a:	2308      	movs	r3, #8
 8003f1c:	77fb      	strb	r3, [r7, #31]
 8003f1e:	e0c3      	b.n	80040a8 <UART_SetConfig+0x348>
 8003f20:	2310      	movs	r3, #16
 8003f22:	77fb      	strb	r3, [r7, #31]
 8003f24:	e0c0      	b.n	80040a8 <UART_SetConfig+0x348>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a44      	ldr	r2, [pc, #272]	; (800403c <UART_SetConfig+0x2dc>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d125      	bne.n	8003f7c <UART_SetConfig+0x21c>
 8003f30:	4b3e      	ldr	r3, [pc, #248]	; (800402c <UART_SetConfig+0x2cc>)
 8003f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f3a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f3e:	d017      	beq.n	8003f70 <UART_SetConfig+0x210>
 8003f40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f44:	d817      	bhi.n	8003f76 <UART_SetConfig+0x216>
 8003f46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f4a:	d00b      	beq.n	8003f64 <UART_SetConfig+0x204>
 8003f4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f50:	d811      	bhi.n	8003f76 <UART_SetConfig+0x216>
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d003      	beq.n	8003f5e <UART_SetConfig+0x1fe>
 8003f56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f5a:	d006      	beq.n	8003f6a <UART_SetConfig+0x20a>
 8003f5c:	e00b      	b.n	8003f76 <UART_SetConfig+0x216>
 8003f5e:	2300      	movs	r3, #0
 8003f60:	77fb      	strb	r3, [r7, #31]
 8003f62:	e0a1      	b.n	80040a8 <UART_SetConfig+0x348>
 8003f64:	2302      	movs	r3, #2
 8003f66:	77fb      	strb	r3, [r7, #31]
 8003f68:	e09e      	b.n	80040a8 <UART_SetConfig+0x348>
 8003f6a:	2304      	movs	r3, #4
 8003f6c:	77fb      	strb	r3, [r7, #31]
 8003f6e:	e09b      	b.n	80040a8 <UART_SetConfig+0x348>
 8003f70:	2308      	movs	r3, #8
 8003f72:	77fb      	strb	r3, [r7, #31]
 8003f74:	e098      	b.n	80040a8 <UART_SetConfig+0x348>
 8003f76:	2310      	movs	r3, #16
 8003f78:	77fb      	strb	r3, [r7, #31]
 8003f7a:	e095      	b.n	80040a8 <UART_SetConfig+0x348>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a2f      	ldr	r2, [pc, #188]	; (8004040 <UART_SetConfig+0x2e0>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d125      	bne.n	8003fd2 <UART_SetConfig+0x272>
 8003f86:	4b29      	ldr	r3, [pc, #164]	; (800402c <UART_SetConfig+0x2cc>)
 8003f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f8c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f90:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f94:	d017      	beq.n	8003fc6 <UART_SetConfig+0x266>
 8003f96:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f9a:	d817      	bhi.n	8003fcc <UART_SetConfig+0x26c>
 8003f9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa0:	d00b      	beq.n	8003fba <UART_SetConfig+0x25a>
 8003fa2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa6:	d811      	bhi.n	8003fcc <UART_SetConfig+0x26c>
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d003      	beq.n	8003fb4 <UART_SetConfig+0x254>
 8003fac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fb0:	d006      	beq.n	8003fc0 <UART_SetConfig+0x260>
 8003fb2:	e00b      	b.n	8003fcc <UART_SetConfig+0x26c>
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	77fb      	strb	r3, [r7, #31]
 8003fb8:	e076      	b.n	80040a8 <UART_SetConfig+0x348>
 8003fba:	2302      	movs	r3, #2
 8003fbc:	77fb      	strb	r3, [r7, #31]
 8003fbe:	e073      	b.n	80040a8 <UART_SetConfig+0x348>
 8003fc0:	2304      	movs	r3, #4
 8003fc2:	77fb      	strb	r3, [r7, #31]
 8003fc4:	e070      	b.n	80040a8 <UART_SetConfig+0x348>
 8003fc6:	2308      	movs	r3, #8
 8003fc8:	77fb      	strb	r3, [r7, #31]
 8003fca:	e06d      	b.n	80040a8 <UART_SetConfig+0x348>
 8003fcc:	2310      	movs	r3, #16
 8003fce:	77fb      	strb	r3, [r7, #31]
 8003fd0:	e06a      	b.n	80040a8 <UART_SetConfig+0x348>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a1b      	ldr	r2, [pc, #108]	; (8004044 <UART_SetConfig+0x2e4>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d138      	bne.n	800404e <UART_SetConfig+0x2ee>
 8003fdc:	4b13      	ldr	r3, [pc, #76]	; (800402c <UART_SetConfig+0x2cc>)
 8003fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fe2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003fe6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003fea:	d017      	beq.n	800401c <UART_SetConfig+0x2bc>
 8003fec:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003ff0:	d82a      	bhi.n	8004048 <UART_SetConfig+0x2e8>
 8003ff2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ff6:	d00b      	beq.n	8004010 <UART_SetConfig+0x2b0>
 8003ff8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ffc:	d824      	bhi.n	8004048 <UART_SetConfig+0x2e8>
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d003      	beq.n	800400a <UART_SetConfig+0x2aa>
 8004002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004006:	d006      	beq.n	8004016 <UART_SetConfig+0x2b6>
 8004008:	e01e      	b.n	8004048 <UART_SetConfig+0x2e8>
 800400a:	2300      	movs	r3, #0
 800400c:	77fb      	strb	r3, [r7, #31]
 800400e:	e04b      	b.n	80040a8 <UART_SetConfig+0x348>
 8004010:	2302      	movs	r3, #2
 8004012:	77fb      	strb	r3, [r7, #31]
 8004014:	e048      	b.n	80040a8 <UART_SetConfig+0x348>
 8004016:	2304      	movs	r3, #4
 8004018:	77fb      	strb	r3, [r7, #31]
 800401a:	e045      	b.n	80040a8 <UART_SetConfig+0x348>
 800401c:	2308      	movs	r3, #8
 800401e:	77fb      	strb	r3, [r7, #31]
 8004020:	e042      	b.n	80040a8 <UART_SetConfig+0x348>
 8004022:	bf00      	nop
 8004024:	efff69f3 	.word	0xefff69f3
 8004028:	40011000 	.word	0x40011000
 800402c:	40023800 	.word	0x40023800
 8004030:	40004400 	.word	0x40004400
 8004034:	40004800 	.word	0x40004800
 8004038:	40004c00 	.word	0x40004c00
 800403c:	40005000 	.word	0x40005000
 8004040:	40011400 	.word	0x40011400
 8004044:	40007800 	.word	0x40007800
 8004048:	2310      	movs	r3, #16
 800404a:	77fb      	strb	r3, [r7, #31]
 800404c:	e02c      	b.n	80040a8 <UART_SetConfig+0x348>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a72      	ldr	r2, [pc, #456]	; (800421c <UART_SetConfig+0x4bc>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d125      	bne.n	80040a4 <UART_SetConfig+0x344>
 8004058:	4b71      	ldr	r3, [pc, #452]	; (8004220 <UART_SetConfig+0x4c0>)
 800405a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004062:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004066:	d017      	beq.n	8004098 <UART_SetConfig+0x338>
 8004068:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800406c:	d817      	bhi.n	800409e <UART_SetConfig+0x33e>
 800406e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004072:	d00b      	beq.n	800408c <UART_SetConfig+0x32c>
 8004074:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004078:	d811      	bhi.n	800409e <UART_SetConfig+0x33e>
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <UART_SetConfig+0x326>
 800407e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004082:	d006      	beq.n	8004092 <UART_SetConfig+0x332>
 8004084:	e00b      	b.n	800409e <UART_SetConfig+0x33e>
 8004086:	2300      	movs	r3, #0
 8004088:	77fb      	strb	r3, [r7, #31]
 800408a:	e00d      	b.n	80040a8 <UART_SetConfig+0x348>
 800408c:	2302      	movs	r3, #2
 800408e:	77fb      	strb	r3, [r7, #31]
 8004090:	e00a      	b.n	80040a8 <UART_SetConfig+0x348>
 8004092:	2304      	movs	r3, #4
 8004094:	77fb      	strb	r3, [r7, #31]
 8004096:	e007      	b.n	80040a8 <UART_SetConfig+0x348>
 8004098:	2308      	movs	r3, #8
 800409a:	77fb      	strb	r3, [r7, #31]
 800409c:	e004      	b.n	80040a8 <UART_SetConfig+0x348>
 800409e:	2310      	movs	r3, #16
 80040a0:	77fb      	strb	r3, [r7, #31]
 80040a2:	e001      	b.n	80040a8 <UART_SetConfig+0x348>
 80040a4:	2310      	movs	r3, #16
 80040a6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	69db      	ldr	r3, [r3, #28]
 80040ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040b0:	d15b      	bne.n	800416a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80040b2:	7ffb      	ldrb	r3, [r7, #31]
 80040b4:	2b08      	cmp	r3, #8
 80040b6:	d828      	bhi.n	800410a <UART_SetConfig+0x3aa>
 80040b8:	a201      	add	r2, pc, #4	; (adr r2, 80040c0 <UART_SetConfig+0x360>)
 80040ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040be:	bf00      	nop
 80040c0:	080040e5 	.word	0x080040e5
 80040c4:	080040ed 	.word	0x080040ed
 80040c8:	080040f5 	.word	0x080040f5
 80040cc:	0800410b 	.word	0x0800410b
 80040d0:	080040fb 	.word	0x080040fb
 80040d4:	0800410b 	.word	0x0800410b
 80040d8:	0800410b 	.word	0x0800410b
 80040dc:	0800410b 	.word	0x0800410b
 80040e0:	08004103 	.word	0x08004103
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040e4:	f7ff f91a 	bl	800331c <HAL_RCC_GetPCLK1Freq>
 80040e8:	61b8      	str	r0, [r7, #24]
        break;
 80040ea:	e013      	b.n	8004114 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040ec:	f7ff f92a 	bl	8003344 <HAL_RCC_GetPCLK2Freq>
 80040f0:	61b8      	str	r0, [r7, #24]
        break;
 80040f2:	e00f      	b.n	8004114 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040f4:	4b4b      	ldr	r3, [pc, #300]	; (8004224 <UART_SetConfig+0x4c4>)
 80040f6:	61bb      	str	r3, [r7, #24]
        break;
 80040f8:	e00c      	b.n	8004114 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040fa:	f7ff f83d 	bl	8003178 <HAL_RCC_GetSysClockFreq>
 80040fe:	61b8      	str	r0, [r7, #24]
        break;
 8004100:	e008      	b.n	8004114 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004102:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004106:	61bb      	str	r3, [r7, #24]
        break;
 8004108:	e004      	b.n	8004114 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800410a:	2300      	movs	r3, #0
 800410c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	77bb      	strb	r3, [r7, #30]
        break;
 8004112:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d074      	beq.n	8004204 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	005a      	lsls	r2, r3, #1
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	085b      	lsrs	r3, r3, #1
 8004124:	441a      	add	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	fbb2 f3f3 	udiv	r3, r2, r3
 800412e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	2b0f      	cmp	r3, #15
 8004134:	d916      	bls.n	8004164 <UART_SetConfig+0x404>
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800413c:	d212      	bcs.n	8004164 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	b29b      	uxth	r3, r3
 8004142:	f023 030f 	bic.w	r3, r3, #15
 8004146:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	085b      	lsrs	r3, r3, #1
 800414c:	b29b      	uxth	r3, r3
 800414e:	f003 0307 	and.w	r3, r3, #7
 8004152:	b29a      	uxth	r2, r3
 8004154:	89fb      	ldrh	r3, [r7, #14]
 8004156:	4313      	orrs	r3, r2
 8004158:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	89fa      	ldrh	r2, [r7, #14]
 8004160:	60da      	str	r2, [r3, #12]
 8004162:	e04f      	b.n	8004204 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	77bb      	strb	r3, [r7, #30]
 8004168:	e04c      	b.n	8004204 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800416a:	7ffb      	ldrb	r3, [r7, #31]
 800416c:	2b08      	cmp	r3, #8
 800416e:	d828      	bhi.n	80041c2 <UART_SetConfig+0x462>
 8004170:	a201      	add	r2, pc, #4	; (adr r2, 8004178 <UART_SetConfig+0x418>)
 8004172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004176:	bf00      	nop
 8004178:	0800419d 	.word	0x0800419d
 800417c:	080041a5 	.word	0x080041a5
 8004180:	080041ad 	.word	0x080041ad
 8004184:	080041c3 	.word	0x080041c3
 8004188:	080041b3 	.word	0x080041b3
 800418c:	080041c3 	.word	0x080041c3
 8004190:	080041c3 	.word	0x080041c3
 8004194:	080041c3 	.word	0x080041c3
 8004198:	080041bb 	.word	0x080041bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800419c:	f7ff f8be 	bl	800331c <HAL_RCC_GetPCLK1Freq>
 80041a0:	61b8      	str	r0, [r7, #24]
        break;
 80041a2:	e013      	b.n	80041cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041a4:	f7ff f8ce 	bl	8003344 <HAL_RCC_GetPCLK2Freq>
 80041a8:	61b8      	str	r0, [r7, #24]
        break;
 80041aa:	e00f      	b.n	80041cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041ac:	4b1d      	ldr	r3, [pc, #116]	; (8004224 <UART_SetConfig+0x4c4>)
 80041ae:	61bb      	str	r3, [r7, #24]
        break;
 80041b0:	e00c      	b.n	80041cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041b2:	f7fe ffe1 	bl	8003178 <HAL_RCC_GetSysClockFreq>
 80041b6:	61b8      	str	r0, [r7, #24]
        break;
 80041b8:	e008      	b.n	80041cc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041be:	61bb      	str	r3, [r7, #24]
        break;
 80041c0:	e004      	b.n	80041cc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80041c2:	2300      	movs	r3, #0
 80041c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	77bb      	strb	r3, [r7, #30]
        break;
 80041ca:	bf00      	nop
    }

    if (pclk != 0U)
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d018      	beq.n	8004204 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	085a      	lsrs	r2, r3, #1
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	441a      	add	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	2b0f      	cmp	r3, #15
 80041ea:	d909      	bls.n	8004200 <UART_SetConfig+0x4a0>
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041f2:	d205      	bcs.n	8004200 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	60da      	str	r2, [r3, #12]
 80041fe:	e001      	b.n	8004204 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004210:	7fbb      	ldrb	r3, [r7, #30]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3720      	adds	r7, #32
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	40007c00 	.word	0x40007c00
 8004220:	40023800 	.word	0x40023800
 8004224:	00f42400 	.word	0x00f42400

08004228 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004234:	f003 0301 	and.w	r3, r3, #1
 8004238:	2b00      	cmp	r3, #0
 800423a:	d00a      	beq.n	8004252 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	430a      	orrs	r2, r1
 8004250:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00a      	beq.n	8004274 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	430a      	orrs	r2, r1
 8004272:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004278:	f003 0304 	and.w	r3, r3, #4
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00a      	beq.n	8004296 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429a:	f003 0308 	and.w	r3, r3, #8
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00a      	beq.n	80042b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042bc:	f003 0310 	and.w	r3, r3, #16
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00a      	beq.n	80042da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	430a      	orrs	r2, r1
 80042d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042de:	f003 0320 	and.w	r3, r3, #32
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d00a      	beq.n	80042fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	430a      	orrs	r2, r1
 80042fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004300:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004304:	2b00      	cmp	r3, #0
 8004306:	d01a      	beq.n	800433e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	430a      	orrs	r2, r1
 800431c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004322:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004326:	d10a      	bne.n	800433e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00a      	beq.n	8004360 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	430a      	orrs	r2, r1
 800435e:	605a      	str	r2, [r3, #4]
  }
}
 8004360:	bf00      	nop
 8004362:	370c      	adds	r7, #12
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr

0800436c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b086      	sub	sp, #24
 8004370:	af02      	add	r7, sp, #8
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800437c:	f7fc ffde 	bl	800133c <HAL_GetTick>
 8004380:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b08      	cmp	r3, #8
 800438e:	d10e      	bne.n	80043ae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004390:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 f831 	bl	8004406 <UART_WaitOnFlagUntilTimeout>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d001      	beq.n	80043ae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e027      	b.n	80043fe <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0304 	and.w	r3, r3, #4
 80043b8:	2b04      	cmp	r3, #4
 80043ba:	d10e      	bne.n	80043da <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 f81b 	bl	8004406 <UART_WaitOnFlagUntilTimeout>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e011      	b.n	80043fe <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2220      	movs	r2, #32
 80043de:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2220      	movs	r2, #32
 80043e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3710      	adds	r7, #16
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	b09c      	sub	sp, #112	; 0x70
 800440a:	af00      	add	r7, sp, #0
 800440c:	60f8      	str	r0, [r7, #12]
 800440e:	60b9      	str	r1, [r7, #8]
 8004410:	603b      	str	r3, [r7, #0]
 8004412:	4613      	mov	r3, r2
 8004414:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004416:	e0a7      	b.n	8004568 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004418:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800441a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441e:	f000 80a3 	beq.w	8004568 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004422:	f7fc ff8b 	bl	800133c <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800442e:	429a      	cmp	r2, r3
 8004430:	d302      	bcc.n	8004438 <UART_WaitOnFlagUntilTimeout+0x32>
 8004432:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004434:	2b00      	cmp	r3, #0
 8004436:	d13f      	bne.n	80044b8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800443e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004440:	e853 3f00 	ldrex	r3, [r3]
 8004444:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004448:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800444c:	667b      	str	r3, [r7, #100]	; 0x64
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	461a      	mov	r2, r3
 8004454:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004456:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004458:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800445a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800445c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800445e:	e841 2300 	strex	r3, r2, [r1]
 8004462:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004464:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1e6      	bne.n	8004438 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	3308      	adds	r3, #8
 8004470:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004472:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004474:	e853 3f00 	ldrex	r3, [r3]
 8004478:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800447a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800447c:	f023 0301 	bic.w	r3, r3, #1
 8004480:	663b      	str	r3, [r7, #96]	; 0x60
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	3308      	adds	r3, #8
 8004488:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800448a:	64ba      	str	r2, [r7, #72]	; 0x48
 800448c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004490:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004492:	e841 2300 	strex	r3, r2, [r1]
 8004496:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004498:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1e5      	bne.n	800446a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2220      	movs	r2, #32
 80044a2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2220      	movs	r2, #32
 80044a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e068      	b.n	800458a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d050      	beq.n	8004568 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044d4:	d148      	bne.n	8004568 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80044de:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e8:	e853 3f00 	ldrex	r3, [r3]
 80044ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	461a      	mov	r2, r3
 80044fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044fe:	637b      	str	r3, [r7, #52]	; 0x34
 8004500:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004502:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004504:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004506:	e841 2300 	strex	r3, r2, [r1]
 800450a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800450c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1e6      	bne.n	80044e0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	3308      	adds	r3, #8
 8004518:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	e853 3f00 	ldrex	r3, [r3]
 8004520:	613b      	str	r3, [r7, #16]
   return(result);
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	f023 0301 	bic.w	r3, r3, #1
 8004528:	66bb      	str	r3, [r7, #104]	; 0x68
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	3308      	adds	r3, #8
 8004530:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004532:	623a      	str	r2, [r7, #32]
 8004534:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004536:	69f9      	ldr	r1, [r7, #28]
 8004538:	6a3a      	ldr	r2, [r7, #32]
 800453a:	e841 2300 	strex	r3, r2, [r1]
 800453e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1e5      	bne.n	8004512 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2220      	movs	r2, #32
 800454a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2220      	movs	r2, #32
 8004550:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2220      	movs	r2, #32
 8004558:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e010      	b.n	800458a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	69da      	ldr	r2, [r3, #28]
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	4013      	ands	r3, r2
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	429a      	cmp	r2, r3
 8004576:	bf0c      	ite	eq
 8004578:	2301      	moveq	r3, #1
 800457a:	2300      	movne	r3, #0
 800457c:	b2db      	uxtb	r3, r3
 800457e:	461a      	mov	r2, r3
 8004580:	79fb      	ldrb	r3, [r7, #7]
 8004582:	429a      	cmp	r2, r3
 8004584:	f43f af48 	beq.w	8004418 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3770      	adds	r7, #112	; 0x70
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <__cvt>:
 8004592:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004594:	ed2d 8b02 	vpush	{d8}
 8004598:	eeb0 8b40 	vmov.f64	d8, d0
 800459c:	b085      	sub	sp, #20
 800459e:	4617      	mov	r7, r2
 80045a0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80045a2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80045a4:	ee18 2a90 	vmov	r2, s17
 80045a8:	f025 0520 	bic.w	r5, r5, #32
 80045ac:	2a00      	cmp	r2, #0
 80045ae:	bfb6      	itet	lt
 80045b0:	222d      	movlt	r2, #45	; 0x2d
 80045b2:	2200      	movge	r2, #0
 80045b4:	eeb1 8b40 	vneglt.f64	d8, d0
 80045b8:	2d46      	cmp	r5, #70	; 0x46
 80045ba:	460c      	mov	r4, r1
 80045bc:	701a      	strb	r2, [r3, #0]
 80045be:	d004      	beq.n	80045ca <__cvt+0x38>
 80045c0:	2d45      	cmp	r5, #69	; 0x45
 80045c2:	d100      	bne.n	80045c6 <__cvt+0x34>
 80045c4:	3401      	adds	r4, #1
 80045c6:	2102      	movs	r1, #2
 80045c8:	e000      	b.n	80045cc <__cvt+0x3a>
 80045ca:	2103      	movs	r1, #3
 80045cc:	ab03      	add	r3, sp, #12
 80045ce:	9301      	str	r3, [sp, #4]
 80045d0:	ab02      	add	r3, sp, #8
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	4622      	mov	r2, r4
 80045d6:	4633      	mov	r3, r6
 80045d8:	eeb0 0b48 	vmov.f64	d0, d8
 80045dc:	f000 fe30 	bl	8005240 <_dtoa_r>
 80045e0:	2d47      	cmp	r5, #71	; 0x47
 80045e2:	d101      	bne.n	80045e8 <__cvt+0x56>
 80045e4:	07fb      	lsls	r3, r7, #31
 80045e6:	d51a      	bpl.n	800461e <__cvt+0x8c>
 80045e8:	2d46      	cmp	r5, #70	; 0x46
 80045ea:	eb00 0204 	add.w	r2, r0, r4
 80045ee:	d10c      	bne.n	800460a <__cvt+0x78>
 80045f0:	7803      	ldrb	r3, [r0, #0]
 80045f2:	2b30      	cmp	r3, #48	; 0x30
 80045f4:	d107      	bne.n	8004606 <__cvt+0x74>
 80045f6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80045fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045fe:	bf1c      	itt	ne
 8004600:	f1c4 0401 	rsbne	r4, r4, #1
 8004604:	6034      	strne	r4, [r6, #0]
 8004606:	6833      	ldr	r3, [r6, #0]
 8004608:	441a      	add	r2, r3
 800460a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800460e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004612:	bf08      	it	eq
 8004614:	9203      	streq	r2, [sp, #12]
 8004616:	2130      	movs	r1, #48	; 0x30
 8004618:	9b03      	ldr	r3, [sp, #12]
 800461a:	4293      	cmp	r3, r2
 800461c:	d307      	bcc.n	800462e <__cvt+0x9c>
 800461e:	9b03      	ldr	r3, [sp, #12]
 8004620:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004622:	1a1b      	subs	r3, r3, r0
 8004624:	6013      	str	r3, [r2, #0]
 8004626:	b005      	add	sp, #20
 8004628:	ecbd 8b02 	vpop	{d8}
 800462c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800462e:	1c5c      	adds	r4, r3, #1
 8004630:	9403      	str	r4, [sp, #12]
 8004632:	7019      	strb	r1, [r3, #0]
 8004634:	e7f0      	b.n	8004618 <__cvt+0x86>

08004636 <__exponent>:
 8004636:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004638:	4603      	mov	r3, r0
 800463a:	2900      	cmp	r1, #0
 800463c:	bfb8      	it	lt
 800463e:	4249      	neglt	r1, r1
 8004640:	f803 2b02 	strb.w	r2, [r3], #2
 8004644:	bfb4      	ite	lt
 8004646:	222d      	movlt	r2, #45	; 0x2d
 8004648:	222b      	movge	r2, #43	; 0x2b
 800464a:	2909      	cmp	r1, #9
 800464c:	7042      	strb	r2, [r0, #1]
 800464e:	dd2a      	ble.n	80046a6 <__exponent+0x70>
 8004650:	f10d 0207 	add.w	r2, sp, #7
 8004654:	4617      	mov	r7, r2
 8004656:	260a      	movs	r6, #10
 8004658:	4694      	mov	ip, r2
 800465a:	fb91 f5f6 	sdiv	r5, r1, r6
 800465e:	fb06 1415 	mls	r4, r6, r5, r1
 8004662:	3430      	adds	r4, #48	; 0x30
 8004664:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004668:	460c      	mov	r4, r1
 800466a:	2c63      	cmp	r4, #99	; 0x63
 800466c:	f102 32ff 	add.w	r2, r2, #4294967295
 8004670:	4629      	mov	r1, r5
 8004672:	dcf1      	bgt.n	8004658 <__exponent+0x22>
 8004674:	3130      	adds	r1, #48	; 0x30
 8004676:	f1ac 0402 	sub.w	r4, ip, #2
 800467a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800467e:	1c41      	adds	r1, r0, #1
 8004680:	4622      	mov	r2, r4
 8004682:	42ba      	cmp	r2, r7
 8004684:	d30a      	bcc.n	800469c <__exponent+0x66>
 8004686:	f10d 0209 	add.w	r2, sp, #9
 800468a:	eba2 020c 	sub.w	r2, r2, ip
 800468e:	42bc      	cmp	r4, r7
 8004690:	bf88      	it	hi
 8004692:	2200      	movhi	r2, #0
 8004694:	4413      	add	r3, r2
 8004696:	1a18      	subs	r0, r3, r0
 8004698:	b003      	add	sp, #12
 800469a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800469c:	f812 5b01 	ldrb.w	r5, [r2], #1
 80046a0:	f801 5f01 	strb.w	r5, [r1, #1]!
 80046a4:	e7ed      	b.n	8004682 <__exponent+0x4c>
 80046a6:	2330      	movs	r3, #48	; 0x30
 80046a8:	3130      	adds	r1, #48	; 0x30
 80046aa:	7083      	strb	r3, [r0, #2]
 80046ac:	70c1      	strb	r1, [r0, #3]
 80046ae:	1d03      	adds	r3, r0, #4
 80046b0:	e7f1      	b.n	8004696 <__exponent+0x60>
 80046b2:	0000      	movs	r0, r0
 80046b4:	0000      	movs	r0, r0
	...

080046b8 <_printf_float>:
 80046b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046bc:	b08b      	sub	sp, #44	; 0x2c
 80046be:	460c      	mov	r4, r1
 80046c0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80046c4:	4616      	mov	r6, r2
 80046c6:	461f      	mov	r7, r3
 80046c8:	4605      	mov	r5, r0
 80046ca:	f000 fcbb 	bl	8005044 <_localeconv_r>
 80046ce:	f8d0 b000 	ldr.w	fp, [r0]
 80046d2:	4658      	mov	r0, fp
 80046d4:	f7fb fe04 	bl	80002e0 <strlen>
 80046d8:	2300      	movs	r3, #0
 80046da:	9308      	str	r3, [sp, #32]
 80046dc:	f8d8 3000 	ldr.w	r3, [r8]
 80046e0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80046e4:	6822      	ldr	r2, [r4, #0]
 80046e6:	3307      	adds	r3, #7
 80046e8:	f023 0307 	bic.w	r3, r3, #7
 80046ec:	f103 0108 	add.w	r1, r3, #8
 80046f0:	f8c8 1000 	str.w	r1, [r8]
 80046f4:	ed93 0b00 	vldr	d0, [r3]
 80046f8:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8004958 <_printf_float+0x2a0>
 80046fc:	eeb0 7bc0 	vabs.f64	d7, d0
 8004700:	eeb4 7b46 	vcmp.f64	d7, d6
 8004704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004708:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800470c:	4682      	mov	sl, r0
 800470e:	dd24      	ble.n	800475a <_printf_float+0xa2>
 8004710:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004718:	d502      	bpl.n	8004720 <_printf_float+0x68>
 800471a:	232d      	movs	r3, #45	; 0x2d
 800471c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004720:	498f      	ldr	r1, [pc, #572]	; (8004960 <_printf_float+0x2a8>)
 8004722:	4b90      	ldr	r3, [pc, #576]	; (8004964 <_printf_float+0x2ac>)
 8004724:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004728:	bf94      	ite	ls
 800472a:	4688      	movls	r8, r1
 800472c:	4698      	movhi	r8, r3
 800472e:	2303      	movs	r3, #3
 8004730:	6123      	str	r3, [r4, #16]
 8004732:	f022 0204 	bic.w	r2, r2, #4
 8004736:	2300      	movs	r3, #0
 8004738:	6022      	str	r2, [r4, #0]
 800473a:	9304      	str	r3, [sp, #16]
 800473c:	9700      	str	r7, [sp, #0]
 800473e:	4633      	mov	r3, r6
 8004740:	aa09      	add	r2, sp, #36	; 0x24
 8004742:	4621      	mov	r1, r4
 8004744:	4628      	mov	r0, r5
 8004746:	f000 f9d1 	bl	8004aec <_printf_common>
 800474a:	3001      	adds	r0, #1
 800474c:	f040 808a 	bne.w	8004864 <_printf_float+0x1ac>
 8004750:	f04f 30ff 	mov.w	r0, #4294967295
 8004754:	b00b      	add	sp, #44	; 0x2c
 8004756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800475a:	eeb4 0b40 	vcmp.f64	d0, d0
 800475e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004762:	d709      	bvc.n	8004778 <_printf_float+0xc0>
 8004764:	ee10 3a90 	vmov	r3, s1
 8004768:	2b00      	cmp	r3, #0
 800476a:	bfbc      	itt	lt
 800476c:	232d      	movlt	r3, #45	; 0x2d
 800476e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004772:	497d      	ldr	r1, [pc, #500]	; (8004968 <_printf_float+0x2b0>)
 8004774:	4b7d      	ldr	r3, [pc, #500]	; (800496c <_printf_float+0x2b4>)
 8004776:	e7d5      	b.n	8004724 <_printf_float+0x6c>
 8004778:	6863      	ldr	r3, [r4, #4]
 800477a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800477e:	9104      	str	r1, [sp, #16]
 8004780:	1c59      	adds	r1, r3, #1
 8004782:	d13c      	bne.n	80047fe <_printf_float+0x146>
 8004784:	2306      	movs	r3, #6
 8004786:	6063      	str	r3, [r4, #4]
 8004788:	2300      	movs	r3, #0
 800478a:	9303      	str	r3, [sp, #12]
 800478c:	ab08      	add	r3, sp, #32
 800478e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004792:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004796:	ab07      	add	r3, sp, #28
 8004798:	6861      	ldr	r1, [r4, #4]
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	6022      	str	r2, [r4, #0]
 800479e:	f10d 031b 	add.w	r3, sp, #27
 80047a2:	4628      	mov	r0, r5
 80047a4:	f7ff fef5 	bl	8004592 <__cvt>
 80047a8:	9b04      	ldr	r3, [sp, #16]
 80047aa:	9907      	ldr	r1, [sp, #28]
 80047ac:	2b47      	cmp	r3, #71	; 0x47
 80047ae:	4680      	mov	r8, r0
 80047b0:	d108      	bne.n	80047c4 <_printf_float+0x10c>
 80047b2:	1cc8      	adds	r0, r1, #3
 80047b4:	db02      	blt.n	80047bc <_printf_float+0x104>
 80047b6:	6863      	ldr	r3, [r4, #4]
 80047b8:	4299      	cmp	r1, r3
 80047ba:	dd41      	ble.n	8004840 <_printf_float+0x188>
 80047bc:	f1a9 0902 	sub.w	r9, r9, #2
 80047c0:	fa5f f989 	uxtb.w	r9, r9
 80047c4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80047c8:	d820      	bhi.n	800480c <_printf_float+0x154>
 80047ca:	3901      	subs	r1, #1
 80047cc:	464a      	mov	r2, r9
 80047ce:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80047d2:	9107      	str	r1, [sp, #28]
 80047d4:	f7ff ff2f 	bl	8004636 <__exponent>
 80047d8:	9a08      	ldr	r2, [sp, #32]
 80047da:	9004      	str	r0, [sp, #16]
 80047dc:	1813      	adds	r3, r2, r0
 80047de:	2a01      	cmp	r2, #1
 80047e0:	6123      	str	r3, [r4, #16]
 80047e2:	dc02      	bgt.n	80047ea <_printf_float+0x132>
 80047e4:	6822      	ldr	r2, [r4, #0]
 80047e6:	07d2      	lsls	r2, r2, #31
 80047e8:	d501      	bpl.n	80047ee <_printf_float+0x136>
 80047ea:	3301      	adds	r3, #1
 80047ec:	6123      	str	r3, [r4, #16]
 80047ee:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d0a2      	beq.n	800473c <_printf_float+0x84>
 80047f6:	232d      	movs	r3, #45	; 0x2d
 80047f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047fc:	e79e      	b.n	800473c <_printf_float+0x84>
 80047fe:	9904      	ldr	r1, [sp, #16]
 8004800:	2947      	cmp	r1, #71	; 0x47
 8004802:	d1c1      	bne.n	8004788 <_printf_float+0xd0>
 8004804:	2b00      	cmp	r3, #0
 8004806:	d1bf      	bne.n	8004788 <_printf_float+0xd0>
 8004808:	2301      	movs	r3, #1
 800480a:	e7bc      	b.n	8004786 <_printf_float+0xce>
 800480c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004810:	d118      	bne.n	8004844 <_printf_float+0x18c>
 8004812:	2900      	cmp	r1, #0
 8004814:	6863      	ldr	r3, [r4, #4]
 8004816:	dd0b      	ble.n	8004830 <_printf_float+0x178>
 8004818:	6121      	str	r1, [r4, #16]
 800481a:	b913      	cbnz	r3, 8004822 <_printf_float+0x16a>
 800481c:	6822      	ldr	r2, [r4, #0]
 800481e:	07d0      	lsls	r0, r2, #31
 8004820:	d502      	bpl.n	8004828 <_printf_float+0x170>
 8004822:	3301      	adds	r3, #1
 8004824:	440b      	add	r3, r1
 8004826:	6123      	str	r3, [r4, #16]
 8004828:	2300      	movs	r3, #0
 800482a:	65a1      	str	r1, [r4, #88]	; 0x58
 800482c:	9304      	str	r3, [sp, #16]
 800482e:	e7de      	b.n	80047ee <_printf_float+0x136>
 8004830:	b913      	cbnz	r3, 8004838 <_printf_float+0x180>
 8004832:	6822      	ldr	r2, [r4, #0]
 8004834:	07d2      	lsls	r2, r2, #31
 8004836:	d501      	bpl.n	800483c <_printf_float+0x184>
 8004838:	3302      	adds	r3, #2
 800483a:	e7f4      	b.n	8004826 <_printf_float+0x16e>
 800483c:	2301      	movs	r3, #1
 800483e:	e7f2      	b.n	8004826 <_printf_float+0x16e>
 8004840:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004844:	9b08      	ldr	r3, [sp, #32]
 8004846:	4299      	cmp	r1, r3
 8004848:	db05      	blt.n	8004856 <_printf_float+0x19e>
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	6121      	str	r1, [r4, #16]
 800484e:	07d8      	lsls	r0, r3, #31
 8004850:	d5ea      	bpl.n	8004828 <_printf_float+0x170>
 8004852:	1c4b      	adds	r3, r1, #1
 8004854:	e7e7      	b.n	8004826 <_printf_float+0x16e>
 8004856:	2900      	cmp	r1, #0
 8004858:	bfd4      	ite	le
 800485a:	f1c1 0202 	rsble	r2, r1, #2
 800485e:	2201      	movgt	r2, #1
 8004860:	4413      	add	r3, r2
 8004862:	e7e0      	b.n	8004826 <_printf_float+0x16e>
 8004864:	6823      	ldr	r3, [r4, #0]
 8004866:	055a      	lsls	r2, r3, #21
 8004868:	d407      	bmi.n	800487a <_printf_float+0x1c2>
 800486a:	6923      	ldr	r3, [r4, #16]
 800486c:	4642      	mov	r2, r8
 800486e:	4631      	mov	r1, r6
 8004870:	4628      	mov	r0, r5
 8004872:	47b8      	blx	r7
 8004874:	3001      	adds	r0, #1
 8004876:	d12a      	bne.n	80048ce <_printf_float+0x216>
 8004878:	e76a      	b.n	8004750 <_printf_float+0x98>
 800487a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800487e:	f240 80e0 	bls.w	8004a42 <_printf_float+0x38a>
 8004882:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004886:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800488a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800488e:	d133      	bne.n	80048f8 <_printf_float+0x240>
 8004890:	4a37      	ldr	r2, [pc, #220]	; (8004970 <_printf_float+0x2b8>)
 8004892:	2301      	movs	r3, #1
 8004894:	4631      	mov	r1, r6
 8004896:	4628      	mov	r0, r5
 8004898:	47b8      	blx	r7
 800489a:	3001      	adds	r0, #1
 800489c:	f43f af58 	beq.w	8004750 <_printf_float+0x98>
 80048a0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	db02      	blt.n	80048ae <_printf_float+0x1f6>
 80048a8:	6823      	ldr	r3, [r4, #0]
 80048aa:	07d8      	lsls	r0, r3, #31
 80048ac:	d50f      	bpl.n	80048ce <_printf_float+0x216>
 80048ae:	4653      	mov	r3, sl
 80048b0:	465a      	mov	r2, fp
 80048b2:	4631      	mov	r1, r6
 80048b4:	4628      	mov	r0, r5
 80048b6:	47b8      	blx	r7
 80048b8:	3001      	adds	r0, #1
 80048ba:	f43f af49 	beq.w	8004750 <_printf_float+0x98>
 80048be:	f04f 0800 	mov.w	r8, #0
 80048c2:	f104 091a 	add.w	r9, r4, #26
 80048c6:	9b08      	ldr	r3, [sp, #32]
 80048c8:	3b01      	subs	r3, #1
 80048ca:	4543      	cmp	r3, r8
 80048cc:	dc09      	bgt.n	80048e2 <_printf_float+0x22a>
 80048ce:	6823      	ldr	r3, [r4, #0]
 80048d0:	079b      	lsls	r3, r3, #30
 80048d2:	f100 8106 	bmi.w	8004ae2 <_printf_float+0x42a>
 80048d6:	68e0      	ldr	r0, [r4, #12]
 80048d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048da:	4298      	cmp	r0, r3
 80048dc:	bfb8      	it	lt
 80048de:	4618      	movlt	r0, r3
 80048e0:	e738      	b.n	8004754 <_printf_float+0x9c>
 80048e2:	2301      	movs	r3, #1
 80048e4:	464a      	mov	r2, r9
 80048e6:	4631      	mov	r1, r6
 80048e8:	4628      	mov	r0, r5
 80048ea:	47b8      	blx	r7
 80048ec:	3001      	adds	r0, #1
 80048ee:	f43f af2f 	beq.w	8004750 <_printf_float+0x98>
 80048f2:	f108 0801 	add.w	r8, r8, #1
 80048f6:	e7e6      	b.n	80048c6 <_printf_float+0x20e>
 80048f8:	9b07      	ldr	r3, [sp, #28]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	dc3a      	bgt.n	8004974 <_printf_float+0x2bc>
 80048fe:	4a1c      	ldr	r2, [pc, #112]	; (8004970 <_printf_float+0x2b8>)
 8004900:	2301      	movs	r3, #1
 8004902:	4631      	mov	r1, r6
 8004904:	4628      	mov	r0, r5
 8004906:	47b8      	blx	r7
 8004908:	3001      	adds	r0, #1
 800490a:	f43f af21 	beq.w	8004750 <_printf_float+0x98>
 800490e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004912:	4313      	orrs	r3, r2
 8004914:	d102      	bne.n	800491c <_printf_float+0x264>
 8004916:	6823      	ldr	r3, [r4, #0]
 8004918:	07d9      	lsls	r1, r3, #31
 800491a:	d5d8      	bpl.n	80048ce <_printf_float+0x216>
 800491c:	4653      	mov	r3, sl
 800491e:	465a      	mov	r2, fp
 8004920:	4631      	mov	r1, r6
 8004922:	4628      	mov	r0, r5
 8004924:	47b8      	blx	r7
 8004926:	3001      	adds	r0, #1
 8004928:	f43f af12 	beq.w	8004750 <_printf_float+0x98>
 800492c:	f04f 0900 	mov.w	r9, #0
 8004930:	f104 0a1a 	add.w	sl, r4, #26
 8004934:	9b07      	ldr	r3, [sp, #28]
 8004936:	425b      	negs	r3, r3
 8004938:	454b      	cmp	r3, r9
 800493a:	dc01      	bgt.n	8004940 <_printf_float+0x288>
 800493c:	9b08      	ldr	r3, [sp, #32]
 800493e:	e795      	b.n	800486c <_printf_float+0x1b4>
 8004940:	2301      	movs	r3, #1
 8004942:	4652      	mov	r2, sl
 8004944:	4631      	mov	r1, r6
 8004946:	4628      	mov	r0, r5
 8004948:	47b8      	blx	r7
 800494a:	3001      	adds	r0, #1
 800494c:	f43f af00 	beq.w	8004750 <_printf_float+0x98>
 8004950:	f109 0901 	add.w	r9, r9, #1
 8004954:	e7ee      	b.n	8004934 <_printf_float+0x27c>
 8004956:	bf00      	nop
 8004958:	ffffffff 	.word	0xffffffff
 800495c:	7fefffff 	.word	0x7fefffff
 8004960:	0800718c 	.word	0x0800718c
 8004964:	08007190 	.word	0x08007190
 8004968:	08007194 	.word	0x08007194
 800496c:	08007198 	.word	0x08007198
 8004970:	0800719c 	.word	0x0800719c
 8004974:	9a08      	ldr	r2, [sp, #32]
 8004976:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004978:	429a      	cmp	r2, r3
 800497a:	bfa8      	it	ge
 800497c:	461a      	movge	r2, r3
 800497e:	2a00      	cmp	r2, #0
 8004980:	4691      	mov	r9, r2
 8004982:	dc38      	bgt.n	80049f6 <_printf_float+0x33e>
 8004984:	2300      	movs	r3, #0
 8004986:	9305      	str	r3, [sp, #20]
 8004988:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800498c:	f104 021a 	add.w	r2, r4, #26
 8004990:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004992:	9905      	ldr	r1, [sp, #20]
 8004994:	9304      	str	r3, [sp, #16]
 8004996:	eba3 0309 	sub.w	r3, r3, r9
 800499a:	428b      	cmp	r3, r1
 800499c:	dc33      	bgt.n	8004a06 <_printf_float+0x34e>
 800499e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	db3c      	blt.n	8004a20 <_printf_float+0x368>
 80049a6:	6823      	ldr	r3, [r4, #0]
 80049a8:	07da      	lsls	r2, r3, #31
 80049aa:	d439      	bmi.n	8004a20 <_printf_float+0x368>
 80049ac:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80049b0:	eba2 0903 	sub.w	r9, r2, r3
 80049b4:	9b04      	ldr	r3, [sp, #16]
 80049b6:	1ad2      	subs	r2, r2, r3
 80049b8:	4591      	cmp	r9, r2
 80049ba:	bfa8      	it	ge
 80049bc:	4691      	movge	r9, r2
 80049be:	f1b9 0f00 	cmp.w	r9, #0
 80049c2:	dc35      	bgt.n	8004a30 <_printf_float+0x378>
 80049c4:	f04f 0800 	mov.w	r8, #0
 80049c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049cc:	f104 0a1a 	add.w	sl, r4, #26
 80049d0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80049d4:	1a9b      	subs	r3, r3, r2
 80049d6:	eba3 0309 	sub.w	r3, r3, r9
 80049da:	4543      	cmp	r3, r8
 80049dc:	f77f af77 	ble.w	80048ce <_printf_float+0x216>
 80049e0:	2301      	movs	r3, #1
 80049e2:	4652      	mov	r2, sl
 80049e4:	4631      	mov	r1, r6
 80049e6:	4628      	mov	r0, r5
 80049e8:	47b8      	blx	r7
 80049ea:	3001      	adds	r0, #1
 80049ec:	f43f aeb0 	beq.w	8004750 <_printf_float+0x98>
 80049f0:	f108 0801 	add.w	r8, r8, #1
 80049f4:	e7ec      	b.n	80049d0 <_printf_float+0x318>
 80049f6:	4613      	mov	r3, r2
 80049f8:	4631      	mov	r1, r6
 80049fa:	4642      	mov	r2, r8
 80049fc:	4628      	mov	r0, r5
 80049fe:	47b8      	blx	r7
 8004a00:	3001      	adds	r0, #1
 8004a02:	d1bf      	bne.n	8004984 <_printf_float+0x2cc>
 8004a04:	e6a4      	b.n	8004750 <_printf_float+0x98>
 8004a06:	2301      	movs	r3, #1
 8004a08:	4631      	mov	r1, r6
 8004a0a:	4628      	mov	r0, r5
 8004a0c:	9204      	str	r2, [sp, #16]
 8004a0e:	47b8      	blx	r7
 8004a10:	3001      	adds	r0, #1
 8004a12:	f43f ae9d 	beq.w	8004750 <_printf_float+0x98>
 8004a16:	9b05      	ldr	r3, [sp, #20]
 8004a18:	9a04      	ldr	r2, [sp, #16]
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	9305      	str	r3, [sp, #20]
 8004a1e:	e7b7      	b.n	8004990 <_printf_float+0x2d8>
 8004a20:	4653      	mov	r3, sl
 8004a22:	465a      	mov	r2, fp
 8004a24:	4631      	mov	r1, r6
 8004a26:	4628      	mov	r0, r5
 8004a28:	47b8      	blx	r7
 8004a2a:	3001      	adds	r0, #1
 8004a2c:	d1be      	bne.n	80049ac <_printf_float+0x2f4>
 8004a2e:	e68f      	b.n	8004750 <_printf_float+0x98>
 8004a30:	9a04      	ldr	r2, [sp, #16]
 8004a32:	464b      	mov	r3, r9
 8004a34:	4442      	add	r2, r8
 8004a36:	4631      	mov	r1, r6
 8004a38:	4628      	mov	r0, r5
 8004a3a:	47b8      	blx	r7
 8004a3c:	3001      	adds	r0, #1
 8004a3e:	d1c1      	bne.n	80049c4 <_printf_float+0x30c>
 8004a40:	e686      	b.n	8004750 <_printf_float+0x98>
 8004a42:	9a08      	ldr	r2, [sp, #32]
 8004a44:	2a01      	cmp	r2, #1
 8004a46:	dc01      	bgt.n	8004a4c <_printf_float+0x394>
 8004a48:	07db      	lsls	r3, r3, #31
 8004a4a:	d537      	bpl.n	8004abc <_printf_float+0x404>
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	4642      	mov	r2, r8
 8004a50:	4631      	mov	r1, r6
 8004a52:	4628      	mov	r0, r5
 8004a54:	47b8      	blx	r7
 8004a56:	3001      	adds	r0, #1
 8004a58:	f43f ae7a 	beq.w	8004750 <_printf_float+0x98>
 8004a5c:	4653      	mov	r3, sl
 8004a5e:	465a      	mov	r2, fp
 8004a60:	4631      	mov	r1, r6
 8004a62:	4628      	mov	r0, r5
 8004a64:	47b8      	blx	r7
 8004a66:	3001      	adds	r0, #1
 8004a68:	f43f ae72 	beq.w	8004750 <_printf_float+0x98>
 8004a6c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004a70:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a78:	9b08      	ldr	r3, [sp, #32]
 8004a7a:	d01a      	beq.n	8004ab2 <_printf_float+0x3fa>
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	f108 0201 	add.w	r2, r8, #1
 8004a82:	4631      	mov	r1, r6
 8004a84:	4628      	mov	r0, r5
 8004a86:	47b8      	blx	r7
 8004a88:	3001      	adds	r0, #1
 8004a8a:	d10e      	bne.n	8004aaa <_printf_float+0x3f2>
 8004a8c:	e660      	b.n	8004750 <_printf_float+0x98>
 8004a8e:	2301      	movs	r3, #1
 8004a90:	464a      	mov	r2, r9
 8004a92:	4631      	mov	r1, r6
 8004a94:	4628      	mov	r0, r5
 8004a96:	47b8      	blx	r7
 8004a98:	3001      	adds	r0, #1
 8004a9a:	f43f ae59 	beq.w	8004750 <_printf_float+0x98>
 8004a9e:	f108 0801 	add.w	r8, r8, #1
 8004aa2:	9b08      	ldr	r3, [sp, #32]
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	4543      	cmp	r3, r8
 8004aa8:	dcf1      	bgt.n	8004a8e <_printf_float+0x3d6>
 8004aaa:	9b04      	ldr	r3, [sp, #16]
 8004aac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004ab0:	e6dd      	b.n	800486e <_printf_float+0x1b6>
 8004ab2:	f04f 0800 	mov.w	r8, #0
 8004ab6:	f104 091a 	add.w	r9, r4, #26
 8004aba:	e7f2      	b.n	8004aa2 <_printf_float+0x3ea>
 8004abc:	2301      	movs	r3, #1
 8004abe:	4642      	mov	r2, r8
 8004ac0:	e7df      	b.n	8004a82 <_printf_float+0x3ca>
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	464a      	mov	r2, r9
 8004ac6:	4631      	mov	r1, r6
 8004ac8:	4628      	mov	r0, r5
 8004aca:	47b8      	blx	r7
 8004acc:	3001      	adds	r0, #1
 8004ace:	f43f ae3f 	beq.w	8004750 <_printf_float+0x98>
 8004ad2:	f108 0801 	add.w	r8, r8, #1
 8004ad6:	68e3      	ldr	r3, [r4, #12]
 8004ad8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ada:	1a5b      	subs	r3, r3, r1
 8004adc:	4543      	cmp	r3, r8
 8004ade:	dcf0      	bgt.n	8004ac2 <_printf_float+0x40a>
 8004ae0:	e6f9      	b.n	80048d6 <_printf_float+0x21e>
 8004ae2:	f04f 0800 	mov.w	r8, #0
 8004ae6:	f104 0919 	add.w	r9, r4, #25
 8004aea:	e7f4      	b.n	8004ad6 <_printf_float+0x41e>

08004aec <_printf_common>:
 8004aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004af0:	4616      	mov	r6, r2
 8004af2:	4699      	mov	r9, r3
 8004af4:	688a      	ldr	r2, [r1, #8]
 8004af6:	690b      	ldr	r3, [r1, #16]
 8004af8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004afc:	4293      	cmp	r3, r2
 8004afe:	bfb8      	it	lt
 8004b00:	4613      	movlt	r3, r2
 8004b02:	6033      	str	r3, [r6, #0]
 8004b04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b08:	4607      	mov	r7, r0
 8004b0a:	460c      	mov	r4, r1
 8004b0c:	b10a      	cbz	r2, 8004b12 <_printf_common+0x26>
 8004b0e:	3301      	adds	r3, #1
 8004b10:	6033      	str	r3, [r6, #0]
 8004b12:	6823      	ldr	r3, [r4, #0]
 8004b14:	0699      	lsls	r1, r3, #26
 8004b16:	bf42      	ittt	mi
 8004b18:	6833      	ldrmi	r3, [r6, #0]
 8004b1a:	3302      	addmi	r3, #2
 8004b1c:	6033      	strmi	r3, [r6, #0]
 8004b1e:	6825      	ldr	r5, [r4, #0]
 8004b20:	f015 0506 	ands.w	r5, r5, #6
 8004b24:	d106      	bne.n	8004b34 <_printf_common+0x48>
 8004b26:	f104 0a19 	add.w	sl, r4, #25
 8004b2a:	68e3      	ldr	r3, [r4, #12]
 8004b2c:	6832      	ldr	r2, [r6, #0]
 8004b2e:	1a9b      	subs	r3, r3, r2
 8004b30:	42ab      	cmp	r3, r5
 8004b32:	dc26      	bgt.n	8004b82 <_printf_common+0x96>
 8004b34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b38:	1e13      	subs	r3, r2, #0
 8004b3a:	6822      	ldr	r2, [r4, #0]
 8004b3c:	bf18      	it	ne
 8004b3e:	2301      	movne	r3, #1
 8004b40:	0692      	lsls	r2, r2, #26
 8004b42:	d42b      	bmi.n	8004b9c <_printf_common+0xb0>
 8004b44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b48:	4649      	mov	r1, r9
 8004b4a:	4638      	mov	r0, r7
 8004b4c:	47c0      	blx	r8
 8004b4e:	3001      	adds	r0, #1
 8004b50:	d01e      	beq.n	8004b90 <_printf_common+0xa4>
 8004b52:	6823      	ldr	r3, [r4, #0]
 8004b54:	6922      	ldr	r2, [r4, #16]
 8004b56:	f003 0306 	and.w	r3, r3, #6
 8004b5a:	2b04      	cmp	r3, #4
 8004b5c:	bf02      	ittt	eq
 8004b5e:	68e5      	ldreq	r5, [r4, #12]
 8004b60:	6833      	ldreq	r3, [r6, #0]
 8004b62:	1aed      	subeq	r5, r5, r3
 8004b64:	68a3      	ldr	r3, [r4, #8]
 8004b66:	bf0c      	ite	eq
 8004b68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b6c:	2500      	movne	r5, #0
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	bfc4      	itt	gt
 8004b72:	1a9b      	subgt	r3, r3, r2
 8004b74:	18ed      	addgt	r5, r5, r3
 8004b76:	2600      	movs	r6, #0
 8004b78:	341a      	adds	r4, #26
 8004b7a:	42b5      	cmp	r5, r6
 8004b7c:	d11a      	bne.n	8004bb4 <_printf_common+0xc8>
 8004b7e:	2000      	movs	r0, #0
 8004b80:	e008      	b.n	8004b94 <_printf_common+0xa8>
 8004b82:	2301      	movs	r3, #1
 8004b84:	4652      	mov	r2, sl
 8004b86:	4649      	mov	r1, r9
 8004b88:	4638      	mov	r0, r7
 8004b8a:	47c0      	blx	r8
 8004b8c:	3001      	adds	r0, #1
 8004b8e:	d103      	bne.n	8004b98 <_printf_common+0xac>
 8004b90:	f04f 30ff 	mov.w	r0, #4294967295
 8004b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b98:	3501      	adds	r5, #1
 8004b9a:	e7c6      	b.n	8004b2a <_printf_common+0x3e>
 8004b9c:	18e1      	adds	r1, r4, r3
 8004b9e:	1c5a      	adds	r2, r3, #1
 8004ba0:	2030      	movs	r0, #48	; 0x30
 8004ba2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ba6:	4422      	add	r2, r4
 8004ba8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004bac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004bb0:	3302      	adds	r3, #2
 8004bb2:	e7c7      	b.n	8004b44 <_printf_common+0x58>
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	4622      	mov	r2, r4
 8004bb8:	4649      	mov	r1, r9
 8004bba:	4638      	mov	r0, r7
 8004bbc:	47c0      	blx	r8
 8004bbe:	3001      	adds	r0, #1
 8004bc0:	d0e6      	beq.n	8004b90 <_printf_common+0xa4>
 8004bc2:	3601      	adds	r6, #1
 8004bc4:	e7d9      	b.n	8004b7a <_printf_common+0x8e>
	...

08004bc8 <_printf_i>:
 8004bc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004bcc:	7e0f      	ldrb	r7, [r1, #24]
 8004bce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004bd0:	2f78      	cmp	r7, #120	; 0x78
 8004bd2:	4691      	mov	r9, r2
 8004bd4:	4680      	mov	r8, r0
 8004bd6:	460c      	mov	r4, r1
 8004bd8:	469a      	mov	sl, r3
 8004bda:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004bde:	d807      	bhi.n	8004bf0 <_printf_i+0x28>
 8004be0:	2f62      	cmp	r7, #98	; 0x62
 8004be2:	d80a      	bhi.n	8004bfa <_printf_i+0x32>
 8004be4:	2f00      	cmp	r7, #0
 8004be6:	f000 80d4 	beq.w	8004d92 <_printf_i+0x1ca>
 8004bea:	2f58      	cmp	r7, #88	; 0x58
 8004bec:	f000 80c0 	beq.w	8004d70 <_printf_i+0x1a8>
 8004bf0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004bf4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004bf8:	e03a      	b.n	8004c70 <_printf_i+0xa8>
 8004bfa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004bfe:	2b15      	cmp	r3, #21
 8004c00:	d8f6      	bhi.n	8004bf0 <_printf_i+0x28>
 8004c02:	a101      	add	r1, pc, #4	; (adr r1, 8004c08 <_printf_i+0x40>)
 8004c04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c08:	08004c61 	.word	0x08004c61
 8004c0c:	08004c75 	.word	0x08004c75
 8004c10:	08004bf1 	.word	0x08004bf1
 8004c14:	08004bf1 	.word	0x08004bf1
 8004c18:	08004bf1 	.word	0x08004bf1
 8004c1c:	08004bf1 	.word	0x08004bf1
 8004c20:	08004c75 	.word	0x08004c75
 8004c24:	08004bf1 	.word	0x08004bf1
 8004c28:	08004bf1 	.word	0x08004bf1
 8004c2c:	08004bf1 	.word	0x08004bf1
 8004c30:	08004bf1 	.word	0x08004bf1
 8004c34:	08004d79 	.word	0x08004d79
 8004c38:	08004ca1 	.word	0x08004ca1
 8004c3c:	08004d33 	.word	0x08004d33
 8004c40:	08004bf1 	.word	0x08004bf1
 8004c44:	08004bf1 	.word	0x08004bf1
 8004c48:	08004d9b 	.word	0x08004d9b
 8004c4c:	08004bf1 	.word	0x08004bf1
 8004c50:	08004ca1 	.word	0x08004ca1
 8004c54:	08004bf1 	.word	0x08004bf1
 8004c58:	08004bf1 	.word	0x08004bf1
 8004c5c:	08004d3b 	.word	0x08004d3b
 8004c60:	682b      	ldr	r3, [r5, #0]
 8004c62:	1d1a      	adds	r2, r3, #4
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	602a      	str	r2, [r5, #0]
 8004c68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c70:	2301      	movs	r3, #1
 8004c72:	e09f      	b.n	8004db4 <_printf_i+0x1ec>
 8004c74:	6820      	ldr	r0, [r4, #0]
 8004c76:	682b      	ldr	r3, [r5, #0]
 8004c78:	0607      	lsls	r7, r0, #24
 8004c7a:	f103 0104 	add.w	r1, r3, #4
 8004c7e:	6029      	str	r1, [r5, #0]
 8004c80:	d501      	bpl.n	8004c86 <_printf_i+0xbe>
 8004c82:	681e      	ldr	r6, [r3, #0]
 8004c84:	e003      	b.n	8004c8e <_printf_i+0xc6>
 8004c86:	0646      	lsls	r6, r0, #25
 8004c88:	d5fb      	bpl.n	8004c82 <_printf_i+0xba>
 8004c8a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004c8e:	2e00      	cmp	r6, #0
 8004c90:	da03      	bge.n	8004c9a <_printf_i+0xd2>
 8004c92:	232d      	movs	r3, #45	; 0x2d
 8004c94:	4276      	negs	r6, r6
 8004c96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c9a:	485a      	ldr	r0, [pc, #360]	; (8004e04 <_printf_i+0x23c>)
 8004c9c:	230a      	movs	r3, #10
 8004c9e:	e012      	b.n	8004cc6 <_printf_i+0xfe>
 8004ca0:	682b      	ldr	r3, [r5, #0]
 8004ca2:	6820      	ldr	r0, [r4, #0]
 8004ca4:	1d19      	adds	r1, r3, #4
 8004ca6:	6029      	str	r1, [r5, #0]
 8004ca8:	0605      	lsls	r5, r0, #24
 8004caa:	d501      	bpl.n	8004cb0 <_printf_i+0xe8>
 8004cac:	681e      	ldr	r6, [r3, #0]
 8004cae:	e002      	b.n	8004cb6 <_printf_i+0xee>
 8004cb0:	0641      	lsls	r1, r0, #25
 8004cb2:	d5fb      	bpl.n	8004cac <_printf_i+0xe4>
 8004cb4:	881e      	ldrh	r6, [r3, #0]
 8004cb6:	4853      	ldr	r0, [pc, #332]	; (8004e04 <_printf_i+0x23c>)
 8004cb8:	2f6f      	cmp	r7, #111	; 0x6f
 8004cba:	bf0c      	ite	eq
 8004cbc:	2308      	moveq	r3, #8
 8004cbe:	230a      	movne	r3, #10
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004cc6:	6865      	ldr	r5, [r4, #4]
 8004cc8:	60a5      	str	r5, [r4, #8]
 8004cca:	2d00      	cmp	r5, #0
 8004ccc:	bfa2      	ittt	ge
 8004cce:	6821      	ldrge	r1, [r4, #0]
 8004cd0:	f021 0104 	bicge.w	r1, r1, #4
 8004cd4:	6021      	strge	r1, [r4, #0]
 8004cd6:	b90e      	cbnz	r6, 8004cdc <_printf_i+0x114>
 8004cd8:	2d00      	cmp	r5, #0
 8004cda:	d04b      	beq.n	8004d74 <_printf_i+0x1ac>
 8004cdc:	4615      	mov	r5, r2
 8004cde:	fbb6 f1f3 	udiv	r1, r6, r3
 8004ce2:	fb03 6711 	mls	r7, r3, r1, r6
 8004ce6:	5dc7      	ldrb	r7, [r0, r7]
 8004ce8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004cec:	4637      	mov	r7, r6
 8004cee:	42bb      	cmp	r3, r7
 8004cf0:	460e      	mov	r6, r1
 8004cf2:	d9f4      	bls.n	8004cde <_printf_i+0x116>
 8004cf4:	2b08      	cmp	r3, #8
 8004cf6:	d10b      	bne.n	8004d10 <_printf_i+0x148>
 8004cf8:	6823      	ldr	r3, [r4, #0]
 8004cfa:	07de      	lsls	r6, r3, #31
 8004cfc:	d508      	bpl.n	8004d10 <_printf_i+0x148>
 8004cfe:	6923      	ldr	r3, [r4, #16]
 8004d00:	6861      	ldr	r1, [r4, #4]
 8004d02:	4299      	cmp	r1, r3
 8004d04:	bfde      	ittt	le
 8004d06:	2330      	movle	r3, #48	; 0x30
 8004d08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d10:	1b52      	subs	r2, r2, r5
 8004d12:	6122      	str	r2, [r4, #16]
 8004d14:	f8cd a000 	str.w	sl, [sp]
 8004d18:	464b      	mov	r3, r9
 8004d1a:	aa03      	add	r2, sp, #12
 8004d1c:	4621      	mov	r1, r4
 8004d1e:	4640      	mov	r0, r8
 8004d20:	f7ff fee4 	bl	8004aec <_printf_common>
 8004d24:	3001      	adds	r0, #1
 8004d26:	d14a      	bne.n	8004dbe <_printf_i+0x1f6>
 8004d28:	f04f 30ff 	mov.w	r0, #4294967295
 8004d2c:	b004      	add	sp, #16
 8004d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d32:	6823      	ldr	r3, [r4, #0]
 8004d34:	f043 0320 	orr.w	r3, r3, #32
 8004d38:	6023      	str	r3, [r4, #0]
 8004d3a:	4833      	ldr	r0, [pc, #204]	; (8004e08 <_printf_i+0x240>)
 8004d3c:	2778      	movs	r7, #120	; 0x78
 8004d3e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004d42:	6823      	ldr	r3, [r4, #0]
 8004d44:	6829      	ldr	r1, [r5, #0]
 8004d46:	061f      	lsls	r7, r3, #24
 8004d48:	f851 6b04 	ldr.w	r6, [r1], #4
 8004d4c:	d402      	bmi.n	8004d54 <_printf_i+0x18c>
 8004d4e:	065f      	lsls	r7, r3, #25
 8004d50:	bf48      	it	mi
 8004d52:	b2b6      	uxthmi	r6, r6
 8004d54:	07df      	lsls	r7, r3, #31
 8004d56:	bf48      	it	mi
 8004d58:	f043 0320 	orrmi.w	r3, r3, #32
 8004d5c:	6029      	str	r1, [r5, #0]
 8004d5e:	bf48      	it	mi
 8004d60:	6023      	strmi	r3, [r4, #0]
 8004d62:	b91e      	cbnz	r6, 8004d6c <_printf_i+0x1a4>
 8004d64:	6823      	ldr	r3, [r4, #0]
 8004d66:	f023 0320 	bic.w	r3, r3, #32
 8004d6a:	6023      	str	r3, [r4, #0]
 8004d6c:	2310      	movs	r3, #16
 8004d6e:	e7a7      	b.n	8004cc0 <_printf_i+0xf8>
 8004d70:	4824      	ldr	r0, [pc, #144]	; (8004e04 <_printf_i+0x23c>)
 8004d72:	e7e4      	b.n	8004d3e <_printf_i+0x176>
 8004d74:	4615      	mov	r5, r2
 8004d76:	e7bd      	b.n	8004cf4 <_printf_i+0x12c>
 8004d78:	682b      	ldr	r3, [r5, #0]
 8004d7a:	6826      	ldr	r6, [r4, #0]
 8004d7c:	6961      	ldr	r1, [r4, #20]
 8004d7e:	1d18      	adds	r0, r3, #4
 8004d80:	6028      	str	r0, [r5, #0]
 8004d82:	0635      	lsls	r5, r6, #24
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	d501      	bpl.n	8004d8c <_printf_i+0x1c4>
 8004d88:	6019      	str	r1, [r3, #0]
 8004d8a:	e002      	b.n	8004d92 <_printf_i+0x1ca>
 8004d8c:	0670      	lsls	r0, r6, #25
 8004d8e:	d5fb      	bpl.n	8004d88 <_printf_i+0x1c0>
 8004d90:	8019      	strh	r1, [r3, #0]
 8004d92:	2300      	movs	r3, #0
 8004d94:	6123      	str	r3, [r4, #16]
 8004d96:	4615      	mov	r5, r2
 8004d98:	e7bc      	b.n	8004d14 <_printf_i+0x14c>
 8004d9a:	682b      	ldr	r3, [r5, #0]
 8004d9c:	1d1a      	adds	r2, r3, #4
 8004d9e:	602a      	str	r2, [r5, #0]
 8004da0:	681d      	ldr	r5, [r3, #0]
 8004da2:	6862      	ldr	r2, [r4, #4]
 8004da4:	2100      	movs	r1, #0
 8004da6:	4628      	mov	r0, r5
 8004da8:	f7fb fa4a 	bl	8000240 <memchr>
 8004dac:	b108      	cbz	r0, 8004db2 <_printf_i+0x1ea>
 8004dae:	1b40      	subs	r0, r0, r5
 8004db0:	6060      	str	r0, [r4, #4]
 8004db2:	6863      	ldr	r3, [r4, #4]
 8004db4:	6123      	str	r3, [r4, #16]
 8004db6:	2300      	movs	r3, #0
 8004db8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dbc:	e7aa      	b.n	8004d14 <_printf_i+0x14c>
 8004dbe:	6923      	ldr	r3, [r4, #16]
 8004dc0:	462a      	mov	r2, r5
 8004dc2:	4649      	mov	r1, r9
 8004dc4:	4640      	mov	r0, r8
 8004dc6:	47d0      	blx	sl
 8004dc8:	3001      	adds	r0, #1
 8004dca:	d0ad      	beq.n	8004d28 <_printf_i+0x160>
 8004dcc:	6823      	ldr	r3, [r4, #0]
 8004dce:	079b      	lsls	r3, r3, #30
 8004dd0:	d413      	bmi.n	8004dfa <_printf_i+0x232>
 8004dd2:	68e0      	ldr	r0, [r4, #12]
 8004dd4:	9b03      	ldr	r3, [sp, #12]
 8004dd6:	4298      	cmp	r0, r3
 8004dd8:	bfb8      	it	lt
 8004dda:	4618      	movlt	r0, r3
 8004ddc:	e7a6      	b.n	8004d2c <_printf_i+0x164>
 8004dde:	2301      	movs	r3, #1
 8004de0:	4632      	mov	r2, r6
 8004de2:	4649      	mov	r1, r9
 8004de4:	4640      	mov	r0, r8
 8004de6:	47d0      	blx	sl
 8004de8:	3001      	adds	r0, #1
 8004dea:	d09d      	beq.n	8004d28 <_printf_i+0x160>
 8004dec:	3501      	adds	r5, #1
 8004dee:	68e3      	ldr	r3, [r4, #12]
 8004df0:	9903      	ldr	r1, [sp, #12]
 8004df2:	1a5b      	subs	r3, r3, r1
 8004df4:	42ab      	cmp	r3, r5
 8004df6:	dcf2      	bgt.n	8004dde <_printf_i+0x216>
 8004df8:	e7eb      	b.n	8004dd2 <_printf_i+0x20a>
 8004dfa:	2500      	movs	r5, #0
 8004dfc:	f104 0619 	add.w	r6, r4, #25
 8004e00:	e7f5      	b.n	8004dee <_printf_i+0x226>
 8004e02:	bf00      	nop
 8004e04:	0800719e 	.word	0x0800719e
 8004e08:	080071af 	.word	0x080071af

08004e0c <std>:
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	b510      	push	{r4, lr}
 8004e10:	4604      	mov	r4, r0
 8004e12:	e9c0 3300 	strd	r3, r3, [r0]
 8004e16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e1a:	6083      	str	r3, [r0, #8]
 8004e1c:	8181      	strh	r1, [r0, #12]
 8004e1e:	6643      	str	r3, [r0, #100]	; 0x64
 8004e20:	81c2      	strh	r2, [r0, #14]
 8004e22:	6183      	str	r3, [r0, #24]
 8004e24:	4619      	mov	r1, r3
 8004e26:	2208      	movs	r2, #8
 8004e28:	305c      	adds	r0, #92	; 0x5c
 8004e2a:	f000 f902 	bl	8005032 <memset>
 8004e2e:	4b05      	ldr	r3, [pc, #20]	; (8004e44 <std+0x38>)
 8004e30:	6263      	str	r3, [r4, #36]	; 0x24
 8004e32:	4b05      	ldr	r3, [pc, #20]	; (8004e48 <std+0x3c>)
 8004e34:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e36:	4b05      	ldr	r3, [pc, #20]	; (8004e4c <std+0x40>)
 8004e38:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e3a:	4b05      	ldr	r3, [pc, #20]	; (8004e50 <std+0x44>)
 8004e3c:	6224      	str	r4, [r4, #32]
 8004e3e:	6323      	str	r3, [r4, #48]	; 0x30
 8004e40:	bd10      	pop	{r4, pc}
 8004e42:	bf00      	nop
 8004e44:	08004fad 	.word	0x08004fad
 8004e48:	08004fcf 	.word	0x08004fcf
 8004e4c:	08005007 	.word	0x08005007
 8004e50:	0800502b 	.word	0x0800502b

08004e54 <stdio_exit_handler>:
 8004e54:	4a02      	ldr	r2, [pc, #8]	; (8004e60 <stdio_exit_handler+0xc>)
 8004e56:	4903      	ldr	r1, [pc, #12]	; (8004e64 <stdio_exit_handler+0x10>)
 8004e58:	4803      	ldr	r0, [pc, #12]	; (8004e68 <stdio_exit_handler+0x14>)
 8004e5a:	f000 b869 	b.w	8004f30 <_fwalk_sglue>
 8004e5e:	bf00      	nop
 8004e60:	2000000c 	.word	0x2000000c
 8004e64:	080069cd 	.word	0x080069cd
 8004e68:	20000018 	.word	0x20000018

08004e6c <cleanup_stdio>:
 8004e6c:	6841      	ldr	r1, [r0, #4]
 8004e6e:	4b0c      	ldr	r3, [pc, #48]	; (8004ea0 <cleanup_stdio+0x34>)
 8004e70:	4299      	cmp	r1, r3
 8004e72:	b510      	push	{r4, lr}
 8004e74:	4604      	mov	r4, r0
 8004e76:	d001      	beq.n	8004e7c <cleanup_stdio+0x10>
 8004e78:	f001 fda8 	bl	80069cc <_fflush_r>
 8004e7c:	68a1      	ldr	r1, [r4, #8]
 8004e7e:	4b09      	ldr	r3, [pc, #36]	; (8004ea4 <cleanup_stdio+0x38>)
 8004e80:	4299      	cmp	r1, r3
 8004e82:	d002      	beq.n	8004e8a <cleanup_stdio+0x1e>
 8004e84:	4620      	mov	r0, r4
 8004e86:	f001 fda1 	bl	80069cc <_fflush_r>
 8004e8a:	68e1      	ldr	r1, [r4, #12]
 8004e8c:	4b06      	ldr	r3, [pc, #24]	; (8004ea8 <cleanup_stdio+0x3c>)
 8004e8e:	4299      	cmp	r1, r3
 8004e90:	d004      	beq.n	8004e9c <cleanup_stdio+0x30>
 8004e92:	4620      	mov	r0, r4
 8004e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e98:	f001 bd98 	b.w	80069cc <_fflush_r>
 8004e9c:	bd10      	pop	{r4, pc}
 8004e9e:	bf00      	nop
 8004ea0:	200003ec 	.word	0x200003ec
 8004ea4:	20000454 	.word	0x20000454
 8004ea8:	200004bc 	.word	0x200004bc

08004eac <global_stdio_init.part.0>:
 8004eac:	b510      	push	{r4, lr}
 8004eae:	4b0b      	ldr	r3, [pc, #44]	; (8004edc <global_stdio_init.part.0+0x30>)
 8004eb0:	4c0b      	ldr	r4, [pc, #44]	; (8004ee0 <global_stdio_init.part.0+0x34>)
 8004eb2:	4a0c      	ldr	r2, [pc, #48]	; (8004ee4 <global_stdio_init.part.0+0x38>)
 8004eb4:	601a      	str	r2, [r3, #0]
 8004eb6:	4620      	mov	r0, r4
 8004eb8:	2200      	movs	r2, #0
 8004eba:	2104      	movs	r1, #4
 8004ebc:	f7ff ffa6 	bl	8004e0c <std>
 8004ec0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	2109      	movs	r1, #9
 8004ec8:	f7ff ffa0 	bl	8004e0c <std>
 8004ecc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004ed0:	2202      	movs	r2, #2
 8004ed2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ed6:	2112      	movs	r1, #18
 8004ed8:	f7ff bf98 	b.w	8004e0c <std>
 8004edc:	20000524 	.word	0x20000524
 8004ee0:	200003ec 	.word	0x200003ec
 8004ee4:	08004e55 	.word	0x08004e55

08004ee8 <__sfp_lock_acquire>:
 8004ee8:	4801      	ldr	r0, [pc, #4]	; (8004ef0 <__sfp_lock_acquire+0x8>)
 8004eea:	f000 b91f 	b.w	800512c <__retarget_lock_acquire_recursive>
 8004eee:	bf00      	nop
 8004ef0:	2000052d 	.word	0x2000052d

08004ef4 <__sfp_lock_release>:
 8004ef4:	4801      	ldr	r0, [pc, #4]	; (8004efc <__sfp_lock_release+0x8>)
 8004ef6:	f000 b91a 	b.w	800512e <__retarget_lock_release_recursive>
 8004efa:	bf00      	nop
 8004efc:	2000052d 	.word	0x2000052d

08004f00 <__sinit>:
 8004f00:	b510      	push	{r4, lr}
 8004f02:	4604      	mov	r4, r0
 8004f04:	f7ff fff0 	bl	8004ee8 <__sfp_lock_acquire>
 8004f08:	6a23      	ldr	r3, [r4, #32]
 8004f0a:	b11b      	cbz	r3, 8004f14 <__sinit+0x14>
 8004f0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f10:	f7ff bff0 	b.w	8004ef4 <__sfp_lock_release>
 8004f14:	4b04      	ldr	r3, [pc, #16]	; (8004f28 <__sinit+0x28>)
 8004f16:	6223      	str	r3, [r4, #32]
 8004f18:	4b04      	ldr	r3, [pc, #16]	; (8004f2c <__sinit+0x2c>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d1f5      	bne.n	8004f0c <__sinit+0xc>
 8004f20:	f7ff ffc4 	bl	8004eac <global_stdio_init.part.0>
 8004f24:	e7f2      	b.n	8004f0c <__sinit+0xc>
 8004f26:	bf00      	nop
 8004f28:	08004e6d 	.word	0x08004e6d
 8004f2c:	20000524 	.word	0x20000524

08004f30 <_fwalk_sglue>:
 8004f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f34:	4607      	mov	r7, r0
 8004f36:	4688      	mov	r8, r1
 8004f38:	4614      	mov	r4, r2
 8004f3a:	2600      	movs	r6, #0
 8004f3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f40:	f1b9 0901 	subs.w	r9, r9, #1
 8004f44:	d505      	bpl.n	8004f52 <_fwalk_sglue+0x22>
 8004f46:	6824      	ldr	r4, [r4, #0]
 8004f48:	2c00      	cmp	r4, #0
 8004f4a:	d1f7      	bne.n	8004f3c <_fwalk_sglue+0xc>
 8004f4c:	4630      	mov	r0, r6
 8004f4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f52:	89ab      	ldrh	r3, [r5, #12]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d907      	bls.n	8004f68 <_fwalk_sglue+0x38>
 8004f58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f5c:	3301      	adds	r3, #1
 8004f5e:	d003      	beq.n	8004f68 <_fwalk_sglue+0x38>
 8004f60:	4629      	mov	r1, r5
 8004f62:	4638      	mov	r0, r7
 8004f64:	47c0      	blx	r8
 8004f66:	4306      	orrs	r6, r0
 8004f68:	3568      	adds	r5, #104	; 0x68
 8004f6a:	e7e9      	b.n	8004f40 <_fwalk_sglue+0x10>

08004f6c <siprintf>:
 8004f6c:	b40e      	push	{r1, r2, r3}
 8004f6e:	b500      	push	{lr}
 8004f70:	b09c      	sub	sp, #112	; 0x70
 8004f72:	ab1d      	add	r3, sp, #116	; 0x74
 8004f74:	9002      	str	r0, [sp, #8]
 8004f76:	9006      	str	r0, [sp, #24]
 8004f78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004f7c:	4809      	ldr	r0, [pc, #36]	; (8004fa4 <siprintf+0x38>)
 8004f7e:	9107      	str	r1, [sp, #28]
 8004f80:	9104      	str	r1, [sp, #16]
 8004f82:	4909      	ldr	r1, [pc, #36]	; (8004fa8 <siprintf+0x3c>)
 8004f84:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f88:	9105      	str	r1, [sp, #20]
 8004f8a:	6800      	ldr	r0, [r0, #0]
 8004f8c:	9301      	str	r3, [sp, #4]
 8004f8e:	a902      	add	r1, sp, #8
 8004f90:	f001 fb98 	bl	80066c4 <_svfiprintf_r>
 8004f94:	9b02      	ldr	r3, [sp, #8]
 8004f96:	2200      	movs	r2, #0
 8004f98:	701a      	strb	r2, [r3, #0]
 8004f9a:	b01c      	add	sp, #112	; 0x70
 8004f9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fa0:	b003      	add	sp, #12
 8004fa2:	4770      	bx	lr
 8004fa4:	20000064 	.word	0x20000064
 8004fa8:	ffff0208 	.word	0xffff0208

08004fac <__sread>:
 8004fac:	b510      	push	{r4, lr}
 8004fae:	460c      	mov	r4, r1
 8004fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fb4:	f000 f86c 	bl	8005090 <_read_r>
 8004fb8:	2800      	cmp	r0, #0
 8004fba:	bfab      	itete	ge
 8004fbc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004fbe:	89a3      	ldrhlt	r3, [r4, #12]
 8004fc0:	181b      	addge	r3, r3, r0
 8004fc2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004fc6:	bfac      	ite	ge
 8004fc8:	6563      	strge	r3, [r4, #84]	; 0x54
 8004fca:	81a3      	strhlt	r3, [r4, #12]
 8004fcc:	bd10      	pop	{r4, pc}

08004fce <__swrite>:
 8004fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fd2:	461f      	mov	r7, r3
 8004fd4:	898b      	ldrh	r3, [r1, #12]
 8004fd6:	05db      	lsls	r3, r3, #23
 8004fd8:	4605      	mov	r5, r0
 8004fda:	460c      	mov	r4, r1
 8004fdc:	4616      	mov	r6, r2
 8004fde:	d505      	bpl.n	8004fec <__swrite+0x1e>
 8004fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fe4:	2302      	movs	r3, #2
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f000 f840 	bl	800506c <_lseek_r>
 8004fec:	89a3      	ldrh	r3, [r4, #12]
 8004fee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ff2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ff6:	81a3      	strh	r3, [r4, #12]
 8004ff8:	4632      	mov	r2, r6
 8004ffa:	463b      	mov	r3, r7
 8004ffc:	4628      	mov	r0, r5
 8004ffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005002:	f000 b857 	b.w	80050b4 <_write_r>

08005006 <__sseek>:
 8005006:	b510      	push	{r4, lr}
 8005008:	460c      	mov	r4, r1
 800500a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800500e:	f000 f82d 	bl	800506c <_lseek_r>
 8005012:	1c43      	adds	r3, r0, #1
 8005014:	89a3      	ldrh	r3, [r4, #12]
 8005016:	bf15      	itete	ne
 8005018:	6560      	strne	r0, [r4, #84]	; 0x54
 800501a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800501e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005022:	81a3      	strheq	r3, [r4, #12]
 8005024:	bf18      	it	ne
 8005026:	81a3      	strhne	r3, [r4, #12]
 8005028:	bd10      	pop	{r4, pc}

0800502a <__sclose>:
 800502a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800502e:	f000 b80d 	b.w	800504c <_close_r>

08005032 <memset>:
 8005032:	4402      	add	r2, r0
 8005034:	4603      	mov	r3, r0
 8005036:	4293      	cmp	r3, r2
 8005038:	d100      	bne.n	800503c <memset+0xa>
 800503a:	4770      	bx	lr
 800503c:	f803 1b01 	strb.w	r1, [r3], #1
 8005040:	e7f9      	b.n	8005036 <memset+0x4>
	...

08005044 <_localeconv_r>:
 8005044:	4800      	ldr	r0, [pc, #0]	; (8005048 <_localeconv_r+0x4>)
 8005046:	4770      	bx	lr
 8005048:	20000158 	.word	0x20000158

0800504c <_close_r>:
 800504c:	b538      	push	{r3, r4, r5, lr}
 800504e:	4d06      	ldr	r5, [pc, #24]	; (8005068 <_close_r+0x1c>)
 8005050:	2300      	movs	r3, #0
 8005052:	4604      	mov	r4, r0
 8005054:	4608      	mov	r0, r1
 8005056:	602b      	str	r3, [r5, #0]
 8005058:	f7fb ffe9 	bl	800102e <_close>
 800505c:	1c43      	adds	r3, r0, #1
 800505e:	d102      	bne.n	8005066 <_close_r+0x1a>
 8005060:	682b      	ldr	r3, [r5, #0]
 8005062:	b103      	cbz	r3, 8005066 <_close_r+0x1a>
 8005064:	6023      	str	r3, [r4, #0]
 8005066:	bd38      	pop	{r3, r4, r5, pc}
 8005068:	20000528 	.word	0x20000528

0800506c <_lseek_r>:
 800506c:	b538      	push	{r3, r4, r5, lr}
 800506e:	4d07      	ldr	r5, [pc, #28]	; (800508c <_lseek_r+0x20>)
 8005070:	4604      	mov	r4, r0
 8005072:	4608      	mov	r0, r1
 8005074:	4611      	mov	r1, r2
 8005076:	2200      	movs	r2, #0
 8005078:	602a      	str	r2, [r5, #0]
 800507a:	461a      	mov	r2, r3
 800507c:	f7fb fffe 	bl	800107c <_lseek>
 8005080:	1c43      	adds	r3, r0, #1
 8005082:	d102      	bne.n	800508a <_lseek_r+0x1e>
 8005084:	682b      	ldr	r3, [r5, #0]
 8005086:	b103      	cbz	r3, 800508a <_lseek_r+0x1e>
 8005088:	6023      	str	r3, [r4, #0]
 800508a:	bd38      	pop	{r3, r4, r5, pc}
 800508c:	20000528 	.word	0x20000528

08005090 <_read_r>:
 8005090:	b538      	push	{r3, r4, r5, lr}
 8005092:	4d07      	ldr	r5, [pc, #28]	; (80050b0 <_read_r+0x20>)
 8005094:	4604      	mov	r4, r0
 8005096:	4608      	mov	r0, r1
 8005098:	4611      	mov	r1, r2
 800509a:	2200      	movs	r2, #0
 800509c:	602a      	str	r2, [r5, #0]
 800509e:	461a      	mov	r2, r3
 80050a0:	f7fb ff8c 	bl	8000fbc <_read>
 80050a4:	1c43      	adds	r3, r0, #1
 80050a6:	d102      	bne.n	80050ae <_read_r+0x1e>
 80050a8:	682b      	ldr	r3, [r5, #0]
 80050aa:	b103      	cbz	r3, 80050ae <_read_r+0x1e>
 80050ac:	6023      	str	r3, [r4, #0]
 80050ae:	bd38      	pop	{r3, r4, r5, pc}
 80050b0:	20000528 	.word	0x20000528

080050b4 <_write_r>:
 80050b4:	b538      	push	{r3, r4, r5, lr}
 80050b6:	4d07      	ldr	r5, [pc, #28]	; (80050d4 <_write_r+0x20>)
 80050b8:	4604      	mov	r4, r0
 80050ba:	4608      	mov	r0, r1
 80050bc:	4611      	mov	r1, r2
 80050be:	2200      	movs	r2, #0
 80050c0:	602a      	str	r2, [r5, #0]
 80050c2:	461a      	mov	r2, r3
 80050c4:	f7fb ff97 	bl	8000ff6 <_write>
 80050c8:	1c43      	adds	r3, r0, #1
 80050ca:	d102      	bne.n	80050d2 <_write_r+0x1e>
 80050cc:	682b      	ldr	r3, [r5, #0]
 80050ce:	b103      	cbz	r3, 80050d2 <_write_r+0x1e>
 80050d0:	6023      	str	r3, [r4, #0]
 80050d2:	bd38      	pop	{r3, r4, r5, pc}
 80050d4:	20000528 	.word	0x20000528

080050d8 <__errno>:
 80050d8:	4b01      	ldr	r3, [pc, #4]	; (80050e0 <__errno+0x8>)
 80050da:	6818      	ldr	r0, [r3, #0]
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	20000064 	.word	0x20000064

080050e4 <__libc_init_array>:
 80050e4:	b570      	push	{r4, r5, r6, lr}
 80050e6:	4d0d      	ldr	r5, [pc, #52]	; (800511c <__libc_init_array+0x38>)
 80050e8:	4c0d      	ldr	r4, [pc, #52]	; (8005120 <__libc_init_array+0x3c>)
 80050ea:	1b64      	subs	r4, r4, r5
 80050ec:	10a4      	asrs	r4, r4, #2
 80050ee:	2600      	movs	r6, #0
 80050f0:	42a6      	cmp	r6, r4
 80050f2:	d109      	bne.n	8005108 <__libc_init_array+0x24>
 80050f4:	4d0b      	ldr	r5, [pc, #44]	; (8005124 <__libc_init_array+0x40>)
 80050f6:	4c0c      	ldr	r4, [pc, #48]	; (8005128 <__libc_init_array+0x44>)
 80050f8:	f002 f80c 	bl	8007114 <_init>
 80050fc:	1b64      	subs	r4, r4, r5
 80050fe:	10a4      	asrs	r4, r4, #2
 8005100:	2600      	movs	r6, #0
 8005102:	42a6      	cmp	r6, r4
 8005104:	d105      	bne.n	8005112 <__libc_init_array+0x2e>
 8005106:	bd70      	pop	{r4, r5, r6, pc}
 8005108:	f855 3b04 	ldr.w	r3, [r5], #4
 800510c:	4798      	blx	r3
 800510e:	3601      	adds	r6, #1
 8005110:	e7ee      	b.n	80050f0 <__libc_init_array+0xc>
 8005112:	f855 3b04 	ldr.w	r3, [r5], #4
 8005116:	4798      	blx	r3
 8005118:	3601      	adds	r6, #1
 800511a:	e7f2      	b.n	8005102 <__libc_init_array+0x1e>
 800511c:	08007504 	.word	0x08007504
 8005120:	08007504 	.word	0x08007504
 8005124:	08007504 	.word	0x08007504
 8005128:	08007508 	.word	0x08007508

0800512c <__retarget_lock_acquire_recursive>:
 800512c:	4770      	bx	lr

0800512e <__retarget_lock_release_recursive>:
 800512e:	4770      	bx	lr

08005130 <quorem>:
 8005130:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005134:	6903      	ldr	r3, [r0, #16]
 8005136:	690c      	ldr	r4, [r1, #16]
 8005138:	42a3      	cmp	r3, r4
 800513a:	4607      	mov	r7, r0
 800513c:	db7e      	blt.n	800523c <quorem+0x10c>
 800513e:	3c01      	subs	r4, #1
 8005140:	f101 0814 	add.w	r8, r1, #20
 8005144:	f100 0514 	add.w	r5, r0, #20
 8005148:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800514c:	9301      	str	r3, [sp, #4]
 800514e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005152:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005156:	3301      	adds	r3, #1
 8005158:	429a      	cmp	r2, r3
 800515a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800515e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005162:	fbb2 f6f3 	udiv	r6, r2, r3
 8005166:	d331      	bcc.n	80051cc <quorem+0x9c>
 8005168:	f04f 0e00 	mov.w	lr, #0
 800516c:	4640      	mov	r0, r8
 800516e:	46ac      	mov	ip, r5
 8005170:	46f2      	mov	sl, lr
 8005172:	f850 2b04 	ldr.w	r2, [r0], #4
 8005176:	b293      	uxth	r3, r2
 8005178:	fb06 e303 	mla	r3, r6, r3, lr
 800517c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005180:	0c1a      	lsrs	r2, r3, #16
 8005182:	b29b      	uxth	r3, r3
 8005184:	ebaa 0303 	sub.w	r3, sl, r3
 8005188:	f8dc a000 	ldr.w	sl, [ip]
 800518c:	fa13 f38a 	uxtah	r3, r3, sl
 8005190:	fb06 220e 	mla	r2, r6, lr, r2
 8005194:	9300      	str	r3, [sp, #0]
 8005196:	9b00      	ldr	r3, [sp, #0]
 8005198:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800519c:	b292      	uxth	r2, r2
 800519e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80051a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051a6:	f8bd 3000 	ldrh.w	r3, [sp]
 80051aa:	4581      	cmp	r9, r0
 80051ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051b0:	f84c 3b04 	str.w	r3, [ip], #4
 80051b4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80051b8:	d2db      	bcs.n	8005172 <quorem+0x42>
 80051ba:	f855 300b 	ldr.w	r3, [r5, fp]
 80051be:	b92b      	cbnz	r3, 80051cc <quorem+0x9c>
 80051c0:	9b01      	ldr	r3, [sp, #4]
 80051c2:	3b04      	subs	r3, #4
 80051c4:	429d      	cmp	r5, r3
 80051c6:	461a      	mov	r2, r3
 80051c8:	d32c      	bcc.n	8005224 <quorem+0xf4>
 80051ca:	613c      	str	r4, [r7, #16]
 80051cc:	4638      	mov	r0, r7
 80051ce:	f001 f91f 	bl	8006410 <__mcmp>
 80051d2:	2800      	cmp	r0, #0
 80051d4:	db22      	blt.n	800521c <quorem+0xec>
 80051d6:	3601      	adds	r6, #1
 80051d8:	4629      	mov	r1, r5
 80051da:	2000      	movs	r0, #0
 80051dc:	f858 2b04 	ldr.w	r2, [r8], #4
 80051e0:	f8d1 c000 	ldr.w	ip, [r1]
 80051e4:	b293      	uxth	r3, r2
 80051e6:	1ac3      	subs	r3, r0, r3
 80051e8:	0c12      	lsrs	r2, r2, #16
 80051ea:	fa13 f38c 	uxtah	r3, r3, ip
 80051ee:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80051f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051fc:	45c1      	cmp	r9, r8
 80051fe:	f841 3b04 	str.w	r3, [r1], #4
 8005202:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005206:	d2e9      	bcs.n	80051dc <quorem+0xac>
 8005208:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800520c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005210:	b922      	cbnz	r2, 800521c <quorem+0xec>
 8005212:	3b04      	subs	r3, #4
 8005214:	429d      	cmp	r5, r3
 8005216:	461a      	mov	r2, r3
 8005218:	d30a      	bcc.n	8005230 <quorem+0x100>
 800521a:	613c      	str	r4, [r7, #16]
 800521c:	4630      	mov	r0, r6
 800521e:	b003      	add	sp, #12
 8005220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005224:	6812      	ldr	r2, [r2, #0]
 8005226:	3b04      	subs	r3, #4
 8005228:	2a00      	cmp	r2, #0
 800522a:	d1ce      	bne.n	80051ca <quorem+0x9a>
 800522c:	3c01      	subs	r4, #1
 800522e:	e7c9      	b.n	80051c4 <quorem+0x94>
 8005230:	6812      	ldr	r2, [r2, #0]
 8005232:	3b04      	subs	r3, #4
 8005234:	2a00      	cmp	r2, #0
 8005236:	d1f0      	bne.n	800521a <quorem+0xea>
 8005238:	3c01      	subs	r4, #1
 800523a:	e7eb      	b.n	8005214 <quorem+0xe4>
 800523c:	2000      	movs	r0, #0
 800523e:	e7ee      	b.n	800521e <quorem+0xee>

08005240 <_dtoa_r>:
 8005240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005244:	ed2d 8b02 	vpush	{d8}
 8005248:	69c5      	ldr	r5, [r0, #28]
 800524a:	b091      	sub	sp, #68	; 0x44
 800524c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005250:	ec59 8b10 	vmov	r8, r9, d0
 8005254:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8005256:	9106      	str	r1, [sp, #24]
 8005258:	4606      	mov	r6, r0
 800525a:	9208      	str	r2, [sp, #32]
 800525c:	930c      	str	r3, [sp, #48]	; 0x30
 800525e:	b975      	cbnz	r5, 800527e <_dtoa_r+0x3e>
 8005260:	2010      	movs	r0, #16
 8005262:	f000 fda5 	bl	8005db0 <malloc>
 8005266:	4602      	mov	r2, r0
 8005268:	61f0      	str	r0, [r6, #28]
 800526a:	b920      	cbnz	r0, 8005276 <_dtoa_r+0x36>
 800526c:	4ba6      	ldr	r3, [pc, #664]	; (8005508 <_dtoa_r+0x2c8>)
 800526e:	21ef      	movs	r1, #239	; 0xef
 8005270:	48a6      	ldr	r0, [pc, #664]	; (800550c <_dtoa_r+0x2cc>)
 8005272:	f001 fc0b 	bl	8006a8c <__assert_func>
 8005276:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800527a:	6005      	str	r5, [r0, #0]
 800527c:	60c5      	str	r5, [r0, #12]
 800527e:	69f3      	ldr	r3, [r6, #28]
 8005280:	6819      	ldr	r1, [r3, #0]
 8005282:	b151      	cbz	r1, 800529a <_dtoa_r+0x5a>
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	604a      	str	r2, [r1, #4]
 8005288:	2301      	movs	r3, #1
 800528a:	4093      	lsls	r3, r2
 800528c:	608b      	str	r3, [r1, #8]
 800528e:	4630      	mov	r0, r6
 8005290:	f000 fe82 	bl	8005f98 <_Bfree>
 8005294:	69f3      	ldr	r3, [r6, #28]
 8005296:	2200      	movs	r2, #0
 8005298:	601a      	str	r2, [r3, #0]
 800529a:	f1b9 0300 	subs.w	r3, r9, #0
 800529e:	bfbb      	ittet	lt
 80052a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80052a4:	9303      	strlt	r3, [sp, #12]
 80052a6:	2300      	movge	r3, #0
 80052a8:	2201      	movlt	r2, #1
 80052aa:	bfac      	ite	ge
 80052ac:	6023      	strge	r3, [r4, #0]
 80052ae:	6022      	strlt	r2, [r4, #0]
 80052b0:	4b97      	ldr	r3, [pc, #604]	; (8005510 <_dtoa_r+0x2d0>)
 80052b2:	9c03      	ldr	r4, [sp, #12]
 80052b4:	43a3      	bics	r3, r4
 80052b6:	d11c      	bne.n	80052f2 <_dtoa_r+0xb2>
 80052b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80052be:	6013      	str	r3, [r2, #0]
 80052c0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80052c4:	ea53 0308 	orrs.w	r3, r3, r8
 80052c8:	f000 84fb 	beq.w	8005cc2 <_dtoa_r+0xa82>
 80052cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80052ce:	b963      	cbnz	r3, 80052ea <_dtoa_r+0xaa>
 80052d0:	4b90      	ldr	r3, [pc, #576]	; (8005514 <_dtoa_r+0x2d4>)
 80052d2:	e020      	b.n	8005316 <_dtoa_r+0xd6>
 80052d4:	4b90      	ldr	r3, [pc, #576]	; (8005518 <_dtoa_r+0x2d8>)
 80052d6:	9301      	str	r3, [sp, #4]
 80052d8:	3308      	adds	r3, #8
 80052da:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80052dc:	6013      	str	r3, [r2, #0]
 80052de:	9801      	ldr	r0, [sp, #4]
 80052e0:	b011      	add	sp, #68	; 0x44
 80052e2:	ecbd 8b02 	vpop	{d8}
 80052e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ea:	4b8a      	ldr	r3, [pc, #552]	; (8005514 <_dtoa_r+0x2d4>)
 80052ec:	9301      	str	r3, [sp, #4]
 80052ee:	3303      	adds	r3, #3
 80052f0:	e7f3      	b.n	80052da <_dtoa_r+0x9a>
 80052f2:	ed9d 8b02 	vldr	d8, [sp, #8]
 80052f6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80052fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052fe:	d10c      	bne.n	800531a <_dtoa_r+0xda>
 8005300:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005302:	2301      	movs	r3, #1
 8005304:	6013      	str	r3, [r2, #0]
 8005306:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005308:	2b00      	cmp	r3, #0
 800530a:	f000 84d7 	beq.w	8005cbc <_dtoa_r+0xa7c>
 800530e:	4b83      	ldr	r3, [pc, #524]	; (800551c <_dtoa_r+0x2dc>)
 8005310:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005312:	6013      	str	r3, [r2, #0]
 8005314:	3b01      	subs	r3, #1
 8005316:	9301      	str	r3, [sp, #4]
 8005318:	e7e1      	b.n	80052de <_dtoa_r+0x9e>
 800531a:	aa0e      	add	r2, sp, #56	; 0x38
 800531c:	a90f      	add	r1, sp, #60	; 0x3c
 800531e:	4630      	mov	r0, r6
 8005320:	eeb0 0b48 	vmov.f64	d0, d8
 8005324:	f001 f91a 	bl	800655c <__d2b>
 8005328:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800532c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800532e:	4605      	mov	r5, r0
 8005330:	2b00      	cmp	r3, #0
 8005332:	d046      	beq.n	80053c2 <_dtoa_r+0x182>
 8005334:	eeb0 7b48 	vmov.f64	d7, d8
 8005338:	ee18 1a90 	vmov	r1, s17
 800533c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005340:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8005344:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005348:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800534c:	2000      	movs	r0, #0
 800534e:	ee07 1a90 	vmov	s15, r1
 8005352:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8005356:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80054f0 <_dtoa_r+0x2b0>
 800535a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800535e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 80054f8 <_dtoa_r+0x2b8>
 8005362:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005366:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005500 <_dtoa_r+0x2c0>
 800536a:	ee07 3a90 	vmov	s15, r3
 800536e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005372:	eeb0 7b46 	vmov.f64	d7, d6
 8005376:	eea4 7b05 	vfma.f64	d7, d4, d5
 800537a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800537e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005386:	ee16 ba90 	vmov	fp, s13
 800538a:	9009      	str	r0, [sp, #36]	; 0x24
 800538c:	d508      	bpl.n	80053a0 <_dtoa_r+0x160>
 800538e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005392:	eeb4 6b47 	vcmp.f64	d6, d7
 8005396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800539a:	bf18      	it	ne
 800539c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80053a0:	f1bb 0f16 	cmp.w	fp, #22
 80053a4:	d82b      	bhi.n	80053fe <_dtoa_r+0x1be>
 80053a6:	495e      	ldr	r1, [pc, #376]	; (8005520 <_dtoa_r+0x2e0>)
 80053a8:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80053ac:	ed91 7b00 	vldr	d7, [r1]
 80053b0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80053b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053b8:	d501      	bpl.n	80053be <_dtoa_r+0x17e>
 80053ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 80053be:	2100      	movs	r1, #0
 80053c0:	e01e      	b.n	8005400 <_dtoa_r+0x1c0>
 80053c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80053c4:	4413      	add	r3, r2
 80053c6:	f203 4132 	addw	r1, r3, #1074	; 0x432
 80053ca:	2920      	cmp	r1, #32
 80053cc:	bfc1      	itttt	gt
 80053ce:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 80053d2:	408c      	lslgt	r4, r1
 80053d4:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 80053d8:	fa28 f101 	lsrgt.w	r1, r8, r1
 80053dc:	bfd6      	itet	le
 80053de:	f1c1 0120 	rsble	r1, r1, #32
 80053e2:	4321      	orrgt	r1, r4
 80053e4:	fa08 f101 	lslle.w	r1, r8, r1
 80053e8:	ee07 1a90 	vmov	s15, r1
 80053ec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80053f0:	3b01      	subs	r3, #1
 80053f2:	ee17 1a90 	vmov	r1, s15
 80053f6:	2001      	movs	r0, #1
 80053f8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80053fc:	e7a7      	b.n	800534e <_dtoa_r+0x10e>
 80053fe:	2101      	movs	r1, #1
 8005400:	1ad2      	subs	r2, r2, r3
 8005402:	1e53      	subs	r3, r2, #1
 8005404:	9305      	str	r3, [sp, #20]
 8005406:	bf45      	ittet	mi
 8005408:	f1c2 0301 	rsbmi	r3, r2, #1
 800540c:	9304      	strmi	r3, [sp, #16]
 800540e:	2300      	movpl	r3, #0
 8005410:	2300      	movmi	r3, #0
 8005412:	bf4c      	ite	mi
 8005414:	9305      	strmi	r3, [sp, #20]
 8005416:	9304      	strpl	r3, [sp, #16]
 8005418:	f1bb 0f00 	cmp.w	fp, #0
 800541c:	910b      	str	r1, [sp, #44]	; 0x2c
 800541e:	db18      	blt.n	8005452 <_dtoa_r+0x212>
 8005420:	9b05      	ldr	r3, [sp, #20]
 8005422:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8005426:	445b      	add	r3, fp
 8005428:	9305      	str	r3, [sp, #20]
 800542a:	2300      	movs	r3, #0
 800542c:	9a06      	ldr	r2, [sp, #24]
 800542e:	2a09      	cmp	r2, #9
 8005430:	d848      	bhi.n	80054c4 <_dtoa_r+0x284>
 8005432:	2a05      	cmp	r2, #5
 8005434:	bfc4      	itt	gt
 8005436:	3a04      	subgt	r2, #4
 8005438:	9206      	strgt	r2, [sp, #24]
 800543a:	9a06      	ldr	r2, [sp, #24]
 800543c:	f1a2 0202 	sub.w	r2, r2, #2
 8005440:	bfcc      	ite	gt
 8005442:	2400      	movgt	r4, #0
 8005444:	2401      	movle	r4, #1
 8005446:	2a03      	cmp	r2, #3
 8005448:	d847      	bhi.n	80054da <_dtoa_r+0x29a>
 800544a:	e8df f002 	tbb	[pc, r2]
 800544e:	2d0b      	.short	0x2d0b
 8005450:	392b      	.short	0x392b
 8005452:	9b04      	ldr	r3, [sp, #16]
 8005454:	2200      	movs	r2, #0
 8005456:	eba3 030b 	sub.w	r3, r3, fp
 800545a:	9304      	str	r3, [sp, #16]
 800545c:	920a      	str	r2, [sp, #40]	; 0x28
 800545e:	f1cb 0300 	rsb	r3, fp, #0
 8005462:	e7e3      	b.n	800542c <_dtoa_r+0x1ec>
 8005464:	2200      	movs	r2, #0
 8005466:	9207      	str	r2, [sp, #28]
 8005468:	9a08      	ldr	r2, [sp, #32]
 800546a:	2a00      	cmp	r2, #0
 800546c:	dc38      	bgt.n	80054e0 <_dtoa_r+0x2a0>
 800546e:	f04f 0a01 	mov.w	sl, #1
 8005472:	46d1      	mov	r9, sl
 8005474:	4652      	mov	r2, sl
 8005476:	f8cd a020 	str.w	sl, [sp, #32]
 800547a:	69f7      	ldr	r7, [r6, #28]
 800547c:	2100      	movs	r1, #0
 800547e:	2004      	movs	r0, #4
 8005480:	f100 0c14 	add.w	ip, r0, #20
 8005484:	4594      	cmp	ip, r2
 8005486:	d930      	bls.n	80054ea <_dtoa_r+0x2aa>
 8005488:	6079      	str	r1, [r7, #4]
 800548a:	4630      	mov	r0, r6
 800548c:	930d      	str	r3, [sp, #52]	; 0x34
 800548e:	f000 fd43 	bl	8005f18 <_Balloc>
 8005492:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005494:	9001      	str	r0, [sp, #4]
 8005496:	4602      	mov	r2, r0
 8005498:	2800      	cmp	r0, #0
 800549a:	d145      	bne.n	8005528 <_dtoa_r+0x2e8>
 800549c:	4b21      	ldr	r3, [pc, #132]	; (8005524 <_dtoa_r+0x2e4>)
 800549e:	f240 11af 	movw	r1, #431	; 0x1af
 80054a2:	e6e5      	b.n	8005270 <_dtoa_r+0x30>
 80054a4:	2201      	movs	r2, #1
 80054a6:	e7de      	b.n	8005466 <_dtoa_r+0x226>
 80054a8:	2200      	movs	r2, #0
 80054aa:	9207      	str	r2, [sp, #28]
 80054ac:	9a08      	ldr	r2, [sp, #32]
 80054ae:	eb0b 0a02 	add.w	sl, fp, r2
 80054b2:	f10a 0901 	add.w	r9, sl, #1
 80054b6:	464a      	mov	r2, r9
 80054b8:	2a01      	cmp	r2, #1
 80054ba:	bfb8      	it	lt
 80054bc:	2201      	movlt	r2, #1
 80054be:	e7dc      	b.n	800547a <_dtoa_r+0x23a>
 80054c0:	2201      	movs	r2, #1
 80054c2:	e7f2      	b.n	80054aa <_dtoa_r+0x26a>
 80054c4:	2401      	movs	r4, #1
 80054c6:	2200      	movs	r2, #0
 80054c8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80054cc:	f04f 3aff 	mov.w	sl, #4294967295
 80054d0:	2100      	movs	r1, #0
 80054d2:	46d1      	mov	r9, sl
 80054d4:	2212      	movs	r2, #18
 80054d6:	9108      	str	r1, [sp, #32]
 80054d8:	e7cf      	b.n	800547a <_dtoa_r+0x23a>
 80054da:	2201      	movs	r2, #1
 80054dc:	9207      	str	r2, [sp, #28]
 80054de:	e7f5      	b.n	80054cc <_dtoa_r+0x28c>
 80054e0:	f8dd a020 	ldr.w	sl, [sp, #32]
 80054e4:	46d1      	mov	r9, sl
 80054e6:	4652      	mov	r2, sl
 80054e8:	e7c7      	b.n	800547a <_dtoa_r+0x23a>
 80054ea:	3101      	adds	r1, #1
 80054ec:	0040      	lsls	r0, r0, #1
 80054ee:	e7c7      	b.n	8005480 <_dtoa_r+0x240>
 80054f0:	636f4361 	.word	0x636f4361
 80054f4:	3fd287a7 	.word	0x3fd287a7
 80054f8:	8b60c8b3 	.word	0x8b60c8b3
 80054fc:	3fc68a28 	.word	0x3fc68a28
 8005500:	509f79fb 	.word	0x509f79fb
 8005504:	3fd34413 	.word	0x3fd34413
 8005508:	080071cd 	.word	0x080071cd
 800550c:	080071e4 	.word	0x080071e4
 8005510:	7ff00000 	.word	0x7ff00000
 8005514:	080071c9 	.word	0x080071c9
 8005518:	080071c0 	.word	0x080071c0
 800551c:	0800719d 	.word	0x0800719d
 8005520:	080072d0 	.word	0x080072d0
 8005524:	0800723c 	.word	0x0800723c
 8005528:	69f2      	ldr	r2, [r6, #28]
 800552a:	9901      	ldr	r1, [sp, #4]
 800552c:	6011      	str	r1, [r2, #0]
 800552e:	f1b9 0f0e 	cmp.w	r9, #14
 8005532:	d86c      	bhi.n	800560e <_dtoa_r+0x3ce>
 8005534:	2c00      	cmp	r4, #0
 8005536:	d06a      	beq.n	800560e <_dtoa_r+0x3ce>
 8005538:	f1bb 0f00 	cmp.w	fp, #0
 800553c:	f340 80a0 	ble.w	8005680 <_dtoa_r+0x440>
 8005540:	4ac1      	ldr	r2, [pc, #772]	; (8005848 <_dtoa_r+0x608>)
 8005542:	f00b 010f 	and.w	r1, fp, #15
 8005546:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800554a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800554e:	ed92 7b00 	vldr	d7, [r2]
 8005552:	ea4f 122b 	mov.w	r2, fp, asr #4
 8005556:	f000 8087 	beq.w	8005668 <_dtoa_r+0x428>
 800555a:	49bc      	ldr	r1, [pc, #752]	; (800584c <_dtoa_r+0x60c>)
 800555c:	ed91 6b08 	vldr	d6, [r1, #32]
 8005560:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005564:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005568:	f002 020f 	and.w	r2, r2, #15
 800556c:	2103      	movs	r1, #3
 800556e:	48b7      	ldr	r0, [pc, #732]	; (800584c <_dtoa_r+0x60c>)
 8005570:	2a00      	cmp	r2, #0
 8005572:	d17b      	bne.n	800566c <_dtoa_r+0x42c>
 8005574:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005578:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800557c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005580:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005582:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005586:	2a00      	cmp	r2, #0
 8005588:	f000 80a0 	beq.w	80056cc <_dtoa_r+0x48c>
 800558c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005590:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005598:	f140 8098 	bpl.w	80056cc <_dtoa_r+0x48c>
 800559c:	f1b9 0f00 	cmp.w	r9, #0
 80055a0:	f000 8094 	beq.w	80056cc <_dtoa_r+0x48c>
 80055a4:	f1ba 0f00 	cmp.w	sl, #0
 80055a8:	dd2f      	ble.n	800560a <_dtoa_r+0x3ca>
 80055aa:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80055ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80055b2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80055b6:	f10b 32ff 	add.w	r2, fp, #4294967295
 80055ba:	3101      	adds	r1, #1
 80055bc:	4654      	mov	r4, sl
 80055be:	ed9d 6b02 	vldr	d6, [sp, #8]
 80055c2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80055c6:	ee07 1a90 	vmov	s15, r1
 80055ca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80055ce:	eea7 5b06 	vfma.f64	d5, d7, d6
 80055d2:	ee15 7a90 	vmov	r7, s11
 80055d6:	ec51 0b15 	vmov	r0, r1, d5
 80055da:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 80055de:	2c00      	cmp	r4, #0
 80055e0:	d177      	bne.n	80056d2 <_dtoa_r+0x492>
 80055e2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80055e6:	ee36 6b47 	vsub.f64	d6, d6, d7
 80055ea:	ec41 0b17 	vmov	d7, r0, r1
 80055ee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80055f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055f6:	f300 826a 	bgt.w	8005ace <_dtoa_r+0x88e>
 80055fa:	eeb1 7b47 	vneg.f64	d7, d7
 80055fe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005606:	f100 8260 	bmi.w	8005aca <_dtoa_r+0x88a>
 800560a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800560e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005610:	2a00      	cmp	r2, #0
 8005612:	f2c0 811d 	blt.w	8005850 <_dtoa_r+0x610>
 8005616:	f1bb 0f0e 	cmp.w	fp, #14
 800561a:	f300 8119 	bgt.w	8005850 <_dtoa_r+0x610>
 800561e:	4b8a      	ldr	r3, [pc, #552]	; (8005848 <_dtoa_r+0x608>)
 8005620:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005624:	ed93 6b00 	vldr	d6, [r3]
 8005628:	9b08      	ldr	r3, [sp, #32]
 800562a:	2b00      	cmp	r3, #0
 800562c:	f280 80b7 	bge.w	800579e <_dtoa_r+0x55e>
 8005630:	f1b9 0f00 	cmp.w	r9, #0
 8005634:	f300 80b3 	bgt.w	800579e <_dtoa_r+0x55e>
 8005638:	f040 8246 	bne.w	8005ac8 <_dtoa_r+0x888>
 800563c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005640:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005644:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005648:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800564c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005650:	464c      	mov	r4, r9
 8005652:	464f      	mov	r7, r9
 8005654:	f280 821c 	bge.w	8005a90 <_dtoa_r+0x850>
 8005658:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800565c:	2331      	movs	r3, #49	; 0x31
 800565e:	f808 3b01 	strb.w	r3, [r8], #1
 8005662:	f10b 0b01 	add.w	fp, fp, #1
 8005666:	e218      	b.n	8005a9a <_dtoa_r+0x85a>
 8005668:	2102      	movs	r1, #2
 800566a:	e780      	b.n	800556e <_dtoa_r+0x32e>
 800566c:	07d4      	lsls	r4, r2, #31
 800566e:	d504      	bpl.n	800567a <_dtoa_r+0x43a>
 8005670:	ed90 6b00 	vldr	d6, [r0]
 8005674:	3101      	adds	r1, #1
 8005676:	ee27 7b06 	vmul.f64	d7, d7, d6
 800567a:	1052      	asrs	r2, r2, #1
 800567c:	3008      	adds	r0, #8
 800567e:	e777      	b.n	8005570 <_dtoa_r+0x330>
 8005680:	d022      	beq.n	80056c8 <_dtoa_r+0x488>
 8005682:	f1cb 0200 	rsb	r2, fp, #0
 8005686:	4970      	ldr	r1, [pc, #448]	; (8005848 <_dtoa_r+0x608>)
 8005688:	f002 000f 	and.w	r0, r2, #15
 800568c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005690:	ed91 7b00 	vldr	d7, [r1]
 8005694:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005698:	ed8d 7b02 	vstr	d7, [sp, #8]
 800569c:	486b      	ldr	r0, [pc, #428]	; (800584c <_dtoa_r+0x60c>)
 800569e:	1112      	asrs	r2, r2, #4
 80056a0:	2400      	movs	r4, #0
 80056a2:	2102      	movs	r1, #2
 80056a4:	b92a      	cbnz	r2, 80056b2 <_dtoa_r+0x472>
 80056a6:	2c00      	cmp	r4, #0
 80056a8:	f43f af6a 	beq.w	8005580 <_dtoa_r+0x340>
 80056ac:	ed8d 7b02 	vstr	d7, [sp, #8]
 80056b0:	e766      	b.n	8005580 <_dtoa_r+0x340>
 80056b2:	07d7      	lsls	r7, r2, #31
 80056b4:	d505      	bpl.n	80056c2 <_dtoa_r+0x482>
 80056b6:	ed90 6b00 	vldr	d6, [r0]
 80056ba:	3101      	adds	r1, #1
 80056bc:	2401      	movs	r4, #1
 80056be:	ee27 7b06 	vmul.f64	d7, d7, d6
 80056c2:	1052      	asrs	r2, r2, #1
 80056c4:	3008      	adds	r0, #8
 80056c6:	e7ed      	b.n	80056a4 <_dtoa_r+0x464>
 80056c8:	2102      	movs	r1, #2
 80056ca:	e759      	b.n	8005580 <_dtoa_r+0x340>
 80056cc:	465a      	mov	r2, fp
 80056ce:	464c      	mov	r4, r9
 80056d0:	e775      	b.n	80055be <_dtoa_r+0x37e>
 80056d2:	ec41 0b17 	vmov	d7, r0, r1
 80056d6:	495c      	ldr	r1, [pc, #368]	; (8005848 <_dtoa_r+0x608>)
 80056d8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80056dc:	ed11 4b02 	vldr	d4, [r1, #-8]
 80056e0:	9901      	ldr	r1, [sp, #4]
 80056e2:	440c      	add	r4, r1
 80056e4:	9907      	ldr	r1, [sp, #28]
 80056e6:	b351      	cbz	r1, 800573e <_dtoa_r+0x4fe>
 80056e8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80056ec:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80056f0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80056f4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80056f8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80056fc:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005700:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005704:	ee14 1a90 	vmov	r1, s9
 8005708:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800570c:	3130      	adds	r1, #48	; 0x30
 800570e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005712:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800571a:	f808 1b01 	strb.w	r1, [r8], #1
 800571e:	d439      	bmi.n	8005794 <_dtoa_r+0x554>
 8005720:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005724:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800572c:	d472      	bmi.n	8005814 <_dtoa_r+0x5d4>
 800572e:	45a0      	cmp	r8, r4
 8005730:	f43f af6b 	beq.w	800560a <_dtoa_r+0x3ca>
 8005734:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005738:	ee26 6b03 	vmul.f64	d6, d6, d3
 800573c:	e7e0      	b.n	8005700 <_dtoa_r+0x4c0>
 800573e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005742:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005746:	4620      	mov	r0, r4
 8005748:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800574c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005750:	ee14 1a90 	vmov	r1, s9
 8005754:	3130      	adds	r1, #48	; 0x30
 8005756:	f808 1b01 	strb.w	r1, [r8], #1
 800575a:	45a0      	cmp	r8, r4
 800575c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005760:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005764:	d118      	bne.n	8005798 <_dtoa_r+0x558>
 8005766:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800576a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800576e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005776:	dc4d      	bgt.n	8005814 <_dtoa_r+0x5d4>
 8005778:	ee35 5b47 	vsub.f64	d5, d5, d7
 800577c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005784:	f57f af41 	bpl.w	800560a <_dtoa_r+0x3ca>
 8005788:	4680      	mov	r8, r0
 800578a:	3801      	subs	r0, #1
 800578c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8005790:	2b30      	cmp	r3, #48	; 0x30
 8005792:	d0f9      	beq.n	8005788 <_dtoa_r+0x548>
 8005794:	4693      	mov	fp, r2
 8005796:	e02a      	b.n	80057ee <_dtoa_r+0x5ae>
 8005798:	ee26 6b03 	vmul.f64	d6, d6, d3
 800579c:	e7d6      	b.n	800574c <_dtoa_r+0x50c>
 800579e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80057a2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80057a6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80057aa:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80057ae:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80057b2:	ee15 3a10 	vmov	r3, s10
 80057b6:	3330      	adds	r3, #48	; 0x30
 80057b8:	f808 3b01 	strb.w	r3, [r8], #1
 80057bc:	9b01      	ldr	r3, [sp, #4]
 80057be:	eba8 0303 	sub.w	r3, r8, r3
 80057c2:	4599      	cmp	r9, r3
 80057c4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80057c8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80057cc:	d133      	bne.n	8005836 <_dtoa_r+0x5f6>
 80057ce:	ee37 7b07 	vadd.f64	d7, d7, d7
 80057d2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80057d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057da:	dc1a      	bgt.n	8005812 <_dtoa_r+0x5d2>
 80057dc:	eeb4 7b46 	vcmp.f64	d7, d6
 80057e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057e4:	d103      	bne.n	80057ee <_dtoa_r+0x5ae>
 80057e6:	ee15 3a10 	vmov	r3, s10
 80057ea:	07d9      	lsls	r1, r3, #31
 80057ec:	d411      	bmi.n	8005812 <_dtoa_r+0x5d2>
 80057ee:	4629      	mov	r1, r5
 80057f0:	4630      	mov	r0, r6
 80057f2:	f000 fbd1 	bl	8005f98 <_Bfree>
 80057f6:	2300      	movs	r3, #0
 80057f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80057fa:	f888 3000 	strb.w	r3, [r8]
 80057fe:	f10b 0301 	add.w	r3, fp, #1
 8005802:	6013      	str	r3, [r2, #0]
 8005804:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005806:	2b00      	cmp	r3, #0
 8005808:	f43f ad69 	beq.w	80052de <_dtoa_r+0x9e>
 800580c:	f8c3 8000 	str.w	r8, [r3]
 8005810:	e565      	b.n	80052de <_dtoa_r+0x9e>
 8005812:	465a      	mov	r2, fp
 8005814:	4643      	mov	r3, r8
 8005816:	4698      	mov	r8, r3
 8005818:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800581c:	2939      	cmp	r1, #57	; 0x39
 800581e:	d106      	bne.n	800582e <_dtoa_r+0x5ee>
 8005820:	9901      	ldr	r1, [sp, #4]
 8005822:	4299      	cmp	r1, r3
 8005824:	d1f7      	bne.n	8005816 <_dtoa_r+0x5d6>
 8005826:	9801      	ldr	r0, [sp, #4]
 8005828:	2130      	movs	r1, #48	; 0x30
 800582a:	3201      	adds	r2, #1
 800582c:	7001      	strb	r1, [r0, #0]
 800582e:	7819      	ldrb	r1, [r3, #0]
 8005830:	3101      	adds	r1, #1
 8005832:	7019      	strb	r1, [r3, #0]
 8005834:	e7ae      	b.n	8005794 <_dtoa_r+0x554>
 8005836:	ee27 7b04 	vmul.f64	d7, d7, d4
 800583a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800583e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005842:	d1b2      	bne.n	80057aa <_dtoa_r+0x56a>
 8005844:	e7d3      	b.n	80057ee <_dtoa_r+0x5ae>
 8005846:	bf00      	nop
 8005848:	080072d0 	.word	0x080072d0
 800584c:	080072a8 	.word	0x080072a8
 8005850:	9907      	ldr	r1, [sp, #28]
 8005852:	2900      	cmp	r1, #0
 8005854:	f000 80d0 	beq.w	80059f8 <_dtoa_r+0x7b8>
 8005858:	9906      	ldr	r1, [sp, #24]
 800585a:	2901      	cmp	r1, #1
 800585c:	f300 80b4 	bgt.w	80059c8 <_dtoa_r+0x788>
 8005860:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005862:	2900      	cmp	r1, #0
 8005864:	f000 80ac 	beq.w	80059c0 <_dtoa_r+0x780>
 8005868:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800586c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005870:	461c      	mov	r4, r3
 8005872:	9309      	str	r3, [sp, #36]	; 0x24
 8005874:	9b04      	ldr	r3, [sp, #16]
 8005876:	4413      	add	r3, r2
 8005878:	9304      	str	r3, [sp, #16]
 800587a:	9b05      	ldr	r3, [sp, #20]
 800587c:	2101      	movs	r1, #1
 800587e:	4413      	add	r3, r2
 8005880:	4630      	mov	r0, r6
 8005882:	9305      	str	r3, [sp, #20]
 8005884:	f000 fc3e 	bl	8006104 <__i2b>
 8005888:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800588a:	4607      	mov	r7, r0
 800588c:	f1b8 0f00 	cmp.w	r8, #0
 8005890:	d00d      	beq.n	80058ae <_dtoa_r+0x66e>
 8005892:	9a05      	ldr	r2, [sp, #20]
 8005894:	2a00      	cmp	r2, #0
 8005896:	dd0a      	ble.n	80058ae <_dtoa_r+0x66e>
 8005898:	4542      	cmp	r2, r8
 800589a:	9904      	ldr	r1, [sp, #16]
 800589c:	bfa8      	it	ge
 800589e:	4642      	movge	r2, r8
 80058a0:	1a89      	subs	r1, r1, r2
 80058a2:	9104      	str	r1, [sp, #16]
 80058a4:	9905      	ldr	r1, [sp, #20]
 80058a6:	eba8 0802 	sub.w	r8, r8, r2
 80058aa:	1a8a      	subs	r2, r1, r2
 80058ac:	9205      	str	r2, [sp, #20]
 80058ae:	b303      	cbz	r3, 80058f2 <_dtoa_r+0x6b2>
 80058b0:	9a07      	ldr	r2, [sp, #28]
 80058b2:	2a00      	cmp	r2, #0
 80058b4:	f000 80a5 	beq.w	8005a02 <_dtoa_r+0x7c2>
 80058b8:	2c00      	cmp	r4, #0
 80058ba:	dd13      	ble.n	80058e4 <_dtoa_r+0x6a4>
 80058bc:	4639      	mov	r1, r7
 80058be:	4622      	mov	r2, r4
 80058c0:	4630      	mov	r0, r6
 80058c2:	930d      	str	r3, [sp, #52]	; 0x34
 80058c4:	f000 fcde 	bl	8006284 <__pow5mult>
 80058c8:	462a      	mov	r2, r5
 80058ca:	4601      	mov	r1, r0
 80058cc:	4607      	mov	r7, r0
 80058ce:	4630      	mov	r0, r6
 80058d0:	f000 fc2e 	bl	8006130 <__multiply>
 80058d4:	4629      	mov	r1, r5
 80058d6:	9009      	str	r0, [sp, #36]	; 0x24
 80058d8:	4630      	mov	r0, r6
 80058da:	f000 fb5d 	bl	8005f98 <_Bfree>
 80058de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058e2:	4615      	mov	r5, r2
 80058e4:	1b1a      	subs	r2, r3, r4
 80058e6:	d004      	beq.n	80058f2 <_dtoa_r+0x6b2>
 80058e8:	4629      	mov	r1, r5
 80058ea:	4630      	mov	r0, r6
 80058ec:	f000 fcca 	bl	8006284 <__pow5mult>
 80058f0:	4605      	mov	r5, r0
 80058f2:	2101      	movs	r1, #1
 80058f4:	4630      	mov	r0, r6
 80058f6:	f000 fc05 	bl	8006104 <__i2b>
 80058fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	4604      	mov	r4, r0
 8005900:	f340 8081 	ble.w	8005a06 <_dtoa_r+0x7c6>
 8005904:	461a      	mov	r2, r3
 8005906:	4601      	mov	r1, r0
 8005908:	4630      	mov	r0, r6
 800590a:	f000 fcbb 	bl	8006284 <__pow5mult>
 800590e:	9b06      	ldr	r3, [sp, #24]
 8005910:	2b01      	cmp	r3, #1
 8005912:	4604      	mov	r4, r0
 8005914:	dd7a      	ble.n	8005a0c <_dtoa_r+0x7cc>
 8005916:	2300      	movs	r3, #0
 8005918:	9309      	str	r3, [sp, #36]	; 0x24
 800591a:	6922      	ldr	r2, [r4, #16]
 800591c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005920:	6910      	ldr	r0, [r2, #16]
 8005922:	f000 fba1 	bl	8006068 <__hi0bits>
 8005926:	f1c0 0020 	rsb	r0, r0, #32
 800592a:	9b05      	ldr	r3, [sp, #20]
 800592c:	4418      	add	r0, r3
 800592e:	f010 001f 	ands.w	r0, r0, #31
 8005932:	f000 8093 	beq.w	8005a5c <_dtoa_r+0x81c>
 8005936:	f1c0 0220 	rsb	r2, r0, #32
 800593a:	2a04      	cmp	r2, #4
 800593c:	f340 8085 	ble.w	8005a4a <_dtoa_r+0x80a>
 8005940:	9b04      	ldr	r3, [sp, #16]
 8005942:	f1c0 001c 	rsb	r0, r0, #28
 8005946:	4403      	add	r3, r0
 8005948:	9304      	str	r3, [sp, #16]
 800594a:	9b05      	ldr	r3, [sp, #20]
 800594c:	4480      	add	r8, r0
 800594e:	4403      	add	r3, r0
 8005950:	9305      	str	r3, [sp, #20]
 8005952:	9b04      	ldr	r3, [sp, #16]
 8005954:	2b00      	cmp	r3, #0
 8005956:	dd05      	ble.n	8005964 <_dtoa_r+0x724>
 8005958:	4629      	mov	r1, r5
 800595a:	461a      	mov	r2, r3
 800595c:	4630      	mov	r0, r6
 800595e:	f000 fceb 	bl	8006338 <__lshift>
 8005962:	4605      	mov	r5, r0
 8005964:	9b05      	ldr	r3, [sp, #20]
 8005966:	2b00      	cmp	r3, #0
 8005968:	dd05      	ble.n	8005976 <_dtoa_r+0x736>
 800596a:	4621      	mov	r1, r4
 800596c:	461a      	mov	r2, r3
 800596e:	4630      	mov	r0, r6
 8005970:	f000 fce2 	bl	8006338 <__lshift>
 8005974:	4604      	mov	r4, r0
 8005976:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005978:	2b00      	cmp	r3, #0
 800597a:	d071      	beq.n	8005a60 <_dtoa_r+0x820>
 800597c:	4621      	mov	r1, r4
 800597e:	4628      	mov	r0, r5
 8005980:	f000 fd46 	bl	8006410 <__mcmp>
 8005984:	2800      	cmp	r0, #0
 8005986:	da6b      	bge.n	8005a60 <_dtoa_r+0x820>
 8005988:	2300      	movs	r3, #0
 800598a:	4629      	mov	r1, r5
 800598c:	220a      	movs	r2, #10
 800598e:	4630      	mov	r0, r6
 8005990:	f000 fb24 	bl	8005fdc <__multadd>
 8005994:	9b07      	ldr	r3, [sp, #28]
 8005996:	f10b 3bff 	add.w	fp, fp, #4294967295
 800599a:	4605      	mov	r5, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	f000 8197 	beq.w	8005cd0 <_dtoa_r+0xa90>
 80059a2:	4639      	mov	r1, r7
 80059a4:	2300      	movs	r3, #0
 80059a6:	220a      	movs	r2, #10
 80059a8:	4630      	mov	r0, r6
 80059aa:	f000 fb17 	bl	8005fdc <__multadd>
 80059ae:	f1ba 0f00 	cmp.w	sl, #0
 80059b2:	4607      	mov	r7, r0
 80059b4:	f300 8093 	bgt.w	8005ade <_dtoa_r+0x89e>
 80059b8:	9b06      	ldr	r3, [sp, #24]
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	dc57      	bgt.n	8005a6e <_dtoa_r+0x82e>
 80059be:	e08e      	b.n	8005ade <_dtoa_r+0x89e>
 80059c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80059c2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80059c6:	e751      	b.n	800586c <_dtoa_r+0x62c>
 80059c8:	f109 34ff 	add.w	r4, r9, #4294967295
 80059cc:	42a3      	cmp	r3, r4
 80059ce:	bfbf      	itttt	lt
 80059d0:	1ae2      	sublt	r2, r4, r3
 80059d2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80059d4:	189b      	addlt	r3, r3, r2
 80059d6:	930a      	strlt	r3, [sp, #40]	; 0x28
 80059d8:	bfae      	itee	ge
 80059da:	1b1c      	subge	r4, r3, r4
 80059dc:	4623      	movlt	r3, r4
 80059de:	2400      	movlt	r4, #0
 80059e0:	f1b9 0f00 	cmp.w	r9, #0
 80059e4:	bfb5      	itete	lt
 80059e6:	9a04      	ldrlt	r2, [sp, #16]
 80059e8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 80059ec:	eba2 0809 	sublt.w	r8, r2, r9
 80059f0:	464a      	movge	r2, r9
 80059f2:	bfb8      	it	lt
 80059f4:	2200      	movlt	r2, #0
 80059f6:	e73c      	b.n	8005872 <_dtoa_r+0x632>
 80059f8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80059fc:	9f07      	ldr	r7, [sp, #28]
 80059fe:	461c      	mov	r4, r3
 8005a00:	e744      	b.n	800588c <_dtoa_r+0x64c>
 8005a02:	461a      	mov	r2, r3
 8005a04:	e770      	b.n	80058e8 <_dtoa_r+0x6a8>
 8005a06:	9b06      	ldr	r3, [sp, #24]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	dc18      	bgt.n	8005a3e <_dtoa_r+0x7fe>
 8005a0c:	9b02      	ldr	r3, [sp, #8]
 8005a0e:	b9b3      	cbnz	r3, 8005a3e <_dtoa_r+0x7fe>
 8005a10:	9b03      	ldr	r3, [sp, #12]
 8005a12:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8005a16:	b9a2      	cbnz	r2, 8005a42 <_dtoa_r+0x802>
 8005a18:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005a1c:	0d12      	lsrs	r2, r2, #20
 8005a1e:	0512      	lsls	r2, r2, #20
 8005a20:	b18a      	cbz	r2, 8005a46 <_dtoa_r+0x806>
 8005a22:	9b04      	ldr	r3, [sp, #16]
 8005a24:	3301      	adds	r3, #1
 8005a26:	9304      	str	r3, [sp, #16]
 8005a28:	9b05      	ldr	r3, [sp, #20]
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	9305      	str	r3, [sp, #20]
 8005a2e:	2301      	movs	r3, #1
 8005a30:	9309      	str	r3, [sp, #36]	; 0x24
 8005a32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	f47f af70 	bne.w	800591a <_dtoa_r+0x6da>
 8005a3a:	2001      	movs	r0, #1
 8005a3c:	e775      	b.n	800592a <_dtoa_r+0x6ea>
 8005a3e:	2300      	movs	r3, #0
 8005a40:	e7f6      	b.n	8005a30 <_dtoa_r+0x7f0>
 8005a42:	9b02      	ldr	r3, [sp, #8]
 8005a44:	e7f4      	b.n	8005a30 <_dtoa_r+0x7f0>
 8005a46:	9209      	str	r2, [sp, #36]	; 0x24
 8005a48:	e7f3      	b.n	8005a32 <_dtoa_r+0x7f2>
 8005a4a:	d082      	beq.n	8005952 <_dtoa_r+0x712>
 8005a4c:	9b04      	ldr	r3, [sp, #16]
 8005a4e:	321c      	adds	r2, #28
 8005a50:	4413      	add	r3, r2
 8005a52:	9304      	str	r3, [sp, #16]
 8005a54:	9b05      	ldr	r3, [sp, #20]
 8005a56:	4490      	add	r8, r2
 8005a58:	4413      	add	r3, r2
 8005a5a:	e779      	b.n	8005950 <_dtoa_r+0x710>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	e7f5      	b.n	8005a4c <_dtoa_r+0x80c>
 8005a60:	f1b9 0f00 	cmp.w	r9, #0
 8005a64:	dc36      	bgt.n	8005ad4 <_dtoa_r+0x894>
 8005a66:	9b06      	ldr	r3, [sp, #24]
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	dd33      	ble.n	8005ad4 <_dtoa_r+0x894>
 8005a6c:	46ca      	mov	sl, r9
 8005a6e:	f1ba 0f00 	cmp.w	sl, #0
 8005a72:	d10d      	bne.n	8005a90 <_dtoa_r+0x850>
 8005a74:	4621      	mov	r1, r4
 8005a76:	4653      	mov	r3, sl
 8005a78:	2205      	movs	r2, #5
 8005a7a:	4630      	mov	r0, r6
 8005a7c:	f000 faae 	bl	8005fdc <__multadd>
 8005a80:	4601      	mov	r1, r0
 8005a82:	4604      	mov	r4, r0
 8005a84:	4628      	mov	r0, r5
 8005a86:	f000 fcc3 	bl	8006410 <__mcmp>
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	f73f ade4 	bgt.w	8005658 <_dtoa_r+0x418>
 8005a90:	9b08      	ldr	r3, [sp, #32]
 8005a92:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005a96:	ea6f 0b03 	mvn.w	fp, r3
 8005a9a:	f04f 0900 	mov.w	r9, #0
 8005a9e:	4621      	mov	r1, r4
 8005aa0:	4630      	mov	r0, r6
 8005aa2:	f000 fa79 	bl	8005f98 <_Bfree>
 8005aa6:	2f00      	cmp	r7, #0
 8005aa8:	f43f aea1 	beq.w	80057ee <_dtoa_r+0x5ae>
 8005aac:	f1b9 0f00 	cmp.w	r9, #0
 8005ab0:	d005      	beq.n	8005abe <_dtoa_r+0x87e>
 8005ab2:	45b9      	cmp	r9, r7
 8005ab4:	d003      	beq.n	8005abe <_dtoa_r+0x87e>
 8005ab6:	4649      	mov	r1, r9
 8005ab8:	4630      	mov	r0, r6
 8005aba:	f000 fa6d 	bl	8005f98 <_Bfree>
 8005abe:	4639      	mov	r1, r7
 8005ac0:	4630      	mov	r0, r6
 8005ac2:	f000 fa69 	bl	8005f98 <_Bfree>
 8005ac6:	e692      	b.n	80057ee <_dtoa_r+0x5ae>
 8005ac8:	2400      	movs	r4, #0
 8005aca:	4627      	mov	r7, r4
 8005acc:	e7e0      	b.n	8005a90 <_dtoa_r+0x850>
 8005ace:	4693      	mov	fp, r2
 8005ad0:	4627      	mov	r7, r4
 8005ad2:	e5c1      	b.n	8005658 <_dtoa_r+0x418>
 8005ad4:	9b07      	ldr	r3, [sp, #28]
 8005ad6:	46ca      	mov	sl, r9
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f000 8100 	beq.w	8005cde <_dtoa_r+0xa9e>
 8005ade:	f1b8 0f00 	cmp.w	r8, #0
 8005ae2:	dd05      	ble.n	8005af0 <_dtoa_r+0x8b0>
 8005ae4:	4639      	mov	r1, r7
 8005ae6:	4642      	mov	r2, r8
 8005ae8:	4630      	mov	r0, r6
 8005aea:	f000 fc25 	bl	8006338 <__lshift>
 8005aee:	4607      	mov	r7, r0
 8005af0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d05d      	beq.n	8005bb2 <_dtoa_r+0x972>
 8005af6:	6879      	ldr	r1, [r7, #4]
 8005af8:	4630      	mov	r0, r6
 8005afa:	f000 fa0d 	bl	8005f18 <_Balloc>
 8005afe:	4680      	mov	r8, r0
 8005b00:	b928      	cbnz	r0, 8005b0e <_dtoa_r+0x8ce>
 8005b02:	4b82      	ldr	r3, [pc, #520]	; (8005d0c <_dtoa_r+0xacc>)
 8005b04:	4602      	mov	r2, r0
 8005b06:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005b0a:	f7ff bbb1 	b.w	8005270 <_dtoa_r+0x30>
 8005b0e:	693a      	ldr	r2, [r7, #16]
 8005b10:	3202      	adds	r2, #2
 8005b12:	0092      	lsls	r2, r2, #2
 8005b14:	f107 010c 	add.w	r1, r7, #12
 8005b18:	300c      	adds	r0, #12
 8005b1a:	f000 ffa9 	bl	8006a70 <memcpy>
 8005b1e:	2201      	movs	r2, #1
 8005b20:	4641      	mov	r1, r8
 8005b22:	4630      	mov	r0, r6
 8005b24:	f000 fc08 	bl	8006338 <__lshift>
 8005b28:	9b01      	ldr	r3, [sp, #4]
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	9304      	str	r3, [sp, #16]
 8005b2e:	9b01      	ldr	r3, [sp, #4]
 8005b30:	4453      	add	r3, sl
 8005b32:	9308      	str	r3, [sp, #32]
 8005b34:	9b02      	ldr	r3, [sp, #8]
 8005b36:	f003 0301 	and.w	r3, r3, #1
 8005b3a:	46b9      	mov	r9, r7
 8005b3c:	9307      	str	r3, [sp, #28]
 8005b3e:	4607      	mov	r7, r0
 8005b40:	9b04      	ldr	r3, [sp, #16]
 8005b42:	4621      	mov	r1, r4
 8005b44:	3b01      	subs	r3, #1
 8005b46:	4628      	mov	r0, r5
 8005b48:	9302      	str	r3, [sp, #8]
 8005b4a:	f7ff faf1 	bl	8005130 <quorem>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	3330      	adds	r3, #48	; 0x30
 8005b52:	9005      	str	r0, [sp, #20]
 8005b54:	4649      	mov	r1, r9
 8005b56:	4628      	mov	r0, r5
 8005b58:	9309      	str	r3, [sp, #36]	; 0x24
 8005b5a:	f000 fc59 	bl	8006410 <__mcmp>
 8005b5e:	463a      	mov	r2, r7
 8005b60:	4682      	mov	sl, r0
 8005b62:	4621      	mov	r1, r4
 8005b64:	4630      	mov	r0, r6
 8005b66:	f000 fc6f 	bl	8006448 <__mdiff>
 8005b6a:	68c2      	ldr	r2, [r0, #12]
 8005b6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b6e:	4680      	mov	r8, r0
 8005b70:	bb0a      	cbnz	r2, 8005bb6 <_dtoa_r+0x976>
 8005b72:	4601      	mov	r1, r0
 8005b74:	4628      	mov	r0, r5
 8005b76:	f000 fc4b 	bl	8006410 <__mcmp>
 8005b7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	4641      	mov	r1, r8
 8005b80:	4630      	mov	r0, r6
 8005b82:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8005b86:	f000 fa07 	bl	8005f98 <_Bfree>
 8005b8a:	9b06      	ldr	r3, [sp, #24]
 8005b8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b8e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005b92:	ea43 0102 	orr.w	r1, r3, r2
 8005b96:	9b07      	ldr	r3, [sp, #28]
 8005b98:	4319      	orrs	r1, r3
 8005b9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b9c:	d10d      	bne.n	8005bba <_dtoa_r+0x97a>
 8005b9e:	2b39      	cmp	r3, #57	; 0x39
 8005ba0:	d029      	beq.n	8005bf6 <_dtoa_r+0x9b6>
 8005ba2:	f1ba 0f00 	cmp.w	sl, #0
 8005ba6:	dd01      	ble.n	8005bac <_dtoa_r+0x96c>
 8005ba8:	9b05      	ldr	r3, [sp, #20]
 8005baa:	3331      	adds	r3, #49	; 0x31
 8005bac:	9a02      	ldr	r2, [sp, #8]
 8005bae:	7013      	strb	r3, [r2, #0]
 8005bb0:	e775      	b.n	8005a9e <_dtoa_r+0x85e>
 8005bb2:	4638      	mov	r0, r7
 8005bb4:	e7b8      	b.n	8005b28 <_dtoa_r+0x8e8>
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	e7e1      	b.n	8005b7e <_dtoa_r+0x93e>
 8005bba:	f1ba 0f00 	cmp.w	sl, #0
 8005bbe:	db06      	blt.n	8005bce <_dtoa_r+0x98e>
 8005bc0:	9906      	ldr	r1, [sp, #24]
 8005bc2:	ea41 0a0a 	orr.w	sl, r1, sl
 8005bc6:	9907      	ldr	r1, [sp, #28]
 8005bc8:	ea5a 0a01 	orrs.w	sl, sl, r1
 8005bcc:	d120      	bne.n	8005c10 <_dtoa_r+0x9d0>
 8005bce:	2a00      	cmp	r2, #0
 8005bd0:	ddec      	ble.n	8005bac <_dtoa_r+0x96c>
 8005bd2:	4629      	mov	r1, r5
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	4630      	mov	r0, r6
 8005bd8:	9304      	str	r3, [sp, #16]
 8005bda:	f000 fbad 	bl	8006338 <__lshift>
 8005bde:	4621      	mov	r1, r4
 8005be0:	4605      	mov	r5, r0
 8005be2:	f000 fc15 	bl	8006410 <__mcmp>
 8005be6:	2800      	cmp	r0, #0
 8005be8:	9b04      	ldr	r3, [sp, #16]
 8005bea:	dc02      	bgt.n	8005bf2 <_dtoa_r+0x9b2>
 8005bec:	d1de      	bne.n	8005bac <_dtoa_r+0x96c>
 8005bee:	07da      	lsls	r2, r3, #31
 8005bf0:	d5dc      	bpl.n	8005bac <_dtoa_r+0x96c>
 8005bf2:	2b39      	cmp	r3, #57	; 0x39
 8005bf4:	d1d8      	bne.n	8005ba8 <_dtoa_r+0x968>
 8005bf6:	9a02      	ldr	r2, [sp, #8]
 8005bf8:	2339      	movs	r3, #57	; 0x39
 8005bfa:	7013      	strb	r3, [r2, #0]
 8005bfc:	4643      	mov	r3, r8
 8005bfe:	4698      	mov	r8, r3
 8005c00:	3b01      	subs	r3, #1
 8005c02:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8005c06:	2a39      	cmp	r2, #57	; 0x39
 8005c08:	d051      	beq.n	8005cae <_dtoa_r+0xa6e>
 8005c0a:	3201      	adds	r2, #1
 8005c0c:	701a      	strb	r2, [r3, #0]
 8005c0e:	e746      	b.n	8005a9e <_dtoa_r+0x85e>
 8005c10:	2a00      	cmp	r2, #0
 8005c12:	dd03      	ble.n	8005c1c <_dtoa_r+0x9dc>
 8005c14:	2b39      	cmp	r3, #57	; 0x39
 8005c16:	d0ee      	beq.n	8005bf6 <_dtoa_r+0x9b6>
 8005c18:	3301      	adds	r3, #1
 8005c1a:	e7c7      	b.n	8005bac <_dtoa_r+0x96c>
 8005c1c:	9a04      	ldr	r2, [sp, #16]
 8005c1e:	9908      	ldr	r1, [sp, #32]
 8005c20:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005c24:	428a      	cmp	r2, r1
 8005c26:	d02b      	beq.n	8005c80 <_dtoa_r+0xa40>
 8005c28:	4629      	mov	r1, r5
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	220a      	movs	r2, #10
 8005c2e:	4630      	mov	r0, r6
 8005c30:	f000 f9d4 	bl	8005fdc <__multadd>
 8005c34:	45b9      	cmp	r9, r7
 8005c36:	4605      	mov	r5, r0
 8005c38:	f04f 0300 	mov.w	r3, #0
 8005c3c:	f04f 020a 	mov.w	r2, #10
 8005c40:	4649      	mov	r1, r9
 8005c42:	4630      	mov	r0, r6
 8005c44:	d107      	bne.n	8005c56 <_dtoa_r+0xa16>
 8005c46:	f000 f9c9 	bl	8005fdc <__multadd>
 8005c4a:	4681      	mov	r9, r0
 8005c4c:	4607      	mov	r7, r0
 8005c4e:	9b04      	ldr	r3, [sp, #16]
 8005c50:	3301      	adds	r3, #1
 8005c52:	9304      	str	r3, [sp, #16]
 8005c54:	e774      	b.n	8005b40 <_dtoa_r+0x900>
 8005c56:	f000 f9c1 	bl	8005fdc <__multadd>
 8005c5a:	4639      	mov	r1, r7
 8005c5c:	4681      	mov	r9, r0
 8005c5e:	2300      	movs	r3, #0
 8005c60:	220a      	movs	r2, #10
 8005c62:	4630      	mov	r0, r6
 8005c64:	f000 f9ba 	bl	8005fdc <__multadd>
 8005c68:	4607      	mov	r7, r0
 8005c6a:	e7f0      	b.n	8005c4e <_dtoa_r+0xa0e>
 8005c6c:	f1ba 0f00 	cmp.w	sl, #0
 8005c70:	9a01      	ldr	r2, [sp, #4]
 8005c72:	bfcc      	ite	gt
 8005c74:	46d0      	movgt	r8, sl
 8005c76:	f04f 0801 	movle.w	r8, #1
 8005c7a:	4490      	add	r8, r2
 8005c7c:	f04f 0900 	mov.w	r9, #0
 8005c80:	4629      	mov	r1, r5
 8005c82:	2201      	movs	r2, #1
 8005c84:	4630      	mov	r0, r6
 8005c86:	9302      	str	r3, [sp, #8]
 8005c88:	f000 fb56 	bl	8006338 <__lshift>
 8005c8c:	4621      	mov	r1, r4
 8005c8e:	4605      	mov	r5, r0
 8005c90:	f000 fbbe 	bl	8006410 <__mcmp>
 8005c94:	2800      	cmp	r0, #0
 8005c96:	dcb1      	bgt.n	8005bfc <_dtoa_r+0x9bc>
 8005c98:	d102      	bne.n	8005ca0 <_dtoa_r+0xa60>
 8005c9a:	9b02      	ldr	r3, [sp, #8]
 8005c9c:	07db      	lsls	r3, r3, #31
 8005c9e:	d4ad      	bmi.n	8005bfc <_dtoa_r+0x9bc>
 8005ca0:	4643      	mov	r3, r8
 8005ca2:	4698      	mov	r8, r3
 8005ca4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ca8:	2a30      	cmp	r2, #48	; 0x30
 8005caa:	d0fa      	beq.n	8005ca2 <_dtoa_r+0xa62>
 8005cac:	e6f7      	b.n	8005a9e <_dtoa_r+0x85e>
 8005cae:	9a01      	ldr	r2, [sp, #4]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d1a4      	bne.n	8005bfe <_dtoa_r+0x9be>
 8005cb4:	f10b 0b01 	add.w	fp, fp, #1
 8005cb8:	2331      	movs	r3, #49	; 0x31
 8005cba:	e778      	b.n	8005bae <_dtoa_r+0x96e>
 8005cbc:	4b14      	ldr	r3, [pc, #80]	; (8005d10 <_dtoa_r+0xad0>)
 8005cbe:	f7ff bb2a 	b.w	8005316 <_dtoa_r+0xd6>
 8005cc2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	f47f ab05 	bne.w	80052d4 <_dtoa_r+0x94>
 8005cca:	4b12      	ldr	r3, [pc, #72]	; (8005d14 <_dtoa_r+0xad4>)
 8005ccc:	f7ff bb23 	b.w	8005316 <_dtoa_r+0xd6>
 8005cd0:	f1ba 0f00 	cmp.w	sl, #0
 8005cd4:	dc03      	bgt.n	8005cde <_dtoa_r+0xa9e>
 8005cd6:	9b06      	ldr	r3, [sp, #24]
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	f73f aec8 	bgt.w	8005a6e <_dtoa_r+0x82e>
 8005cde:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005ce2:	4621      	mov	r1, r4
 8005ce4:	4628      	mov	r0, r5
 8005ce6:	f7ff fa23 	bl	8005130 <quorem>
 8005cea:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005cee:	f808 3b01 	strb.w	r3, [r8], #1
 8005cf2:	9a01      	ldr	r2, [sp, #4]
 8005cf4:	eba8 0202 	sub.w	r2, r8, r2
 8005cf8:	4592      	cmp	sl, r2
 8005cfa:	ddb7      	ble.n	8005c6c <_dtoa_r+0xa2c>
 8005cfc:	4629      	mov	r1, r5
 8005cfe:	2300      	movs	r3, #0
 8005d00:	220a      	movs	r2, #10
 8005d02:	4630      	mov	r0, r6
 8005d04:	f000 f96a 	bl	8005fdc <__multadd>
 8005d08:	4605      	mov	r5, r0
 8005d0a:	e7ea      	b.n	8005ce2 <_dtoa_r+0xaa2>
 8005d0c:	0800723c 	.word	0x0800723c
 8005d10:	0800719c 	.word	0x0800719c
 8005d14:	080071c0 	.word	0x080071c0

08005d18 <_free_r>:
 8005d18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d1a:	2900      	cmp	r1, #0
 8005d1c:	d044      	beq.n	8005da8 <_free_r+0x90>
 8005d1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d22:	9001      	str	r0, [sp, #4]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	f1a1 0404 	sub.w	r4, r1, #4
 8005d2a:	bfb8      	it	lt
 8005d2c:	18e4      	addlt	r4, r4, r3
 8005d2e:	f000 f8e7 	bl	8005f00 <__malloc_lock>
 8005d32:	4a1e      	ldr	r2, [pc, #120]	; (8005dac <_free_r+0x94>)
 8005d34:	9801      	ldr	r0, [sp, #4]
 8005d36:	6813      	ldr	r3, [r2, #0]
 8005d38:	b933      	cbnz	r3, 8005d48 <_free_r+0x30>
 8005d3a:	6063      	str	r3, [r4, #4]
 8005d3c:	6014      	str	r4, [r2, #0]
 8005d3e:	b003      	add	sp, #12
 8005d40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d44:	f000 b8e2 	b.w	8005f0c <__malloc_unlock>
 8005d48:	42a3      	cmp	r3, r4
 8005d4a:	d908      	bls.n	8005d5e <_free_r+0x46>
 8005d4c:	6825      	ldr	r5, [r4, #0]
 8005d4e:	1961      	adds	r1, r4, r5
 8005d50:	428b      	cmp	r3, r1
 8005d52:	bf01      	itttt	eq
 8005d54:	6819      	ldreq	r1, [r3, #0]
 8005d56:	685b      	ldreq	r3, [r3, #4]
 8005d58:	1949      	addeq	r1, r1, r5
 8005d5a:	6021      	streq	r1, [r4, #0]
 8005d5c:	e7ed      	b.n	8005d3a <_free_r+0x22>
 8005d5e:	461a      	mov	r2, r3
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	b10b      	cbz	r3, 8005d68 <_free_r+0x50>
 8005d64:	42a3      	cmp	r3, r4
 8005d66:	d9fa      	bls.n	8005d5e <_free_r+0x46>
 8005d68:	6811      	ldr	r1, [r2, #0]
 8005d6a:	1855      	adds	r5, r2, r1
 8005d6c:	42a5      	cmp	r5, r4
 8005d6e:	d10b      	bne.n	8005d88 <_free_r+0x70>
 8005d70:	6824      	ldr	r4, [r4, #0]
 8005d72:	4421      	add	r1, r4
 8005d74:	1854      	adds	r4, r2, r1
 8005d76:	42a3      	cmp	r3, r4
 8005d78:	6011      	str	r1, [r2, #0]
 8005d7a:	d1e0      	bne.n	8005d3e <_free_r+0x26>
 8005d7c:	681c      	ldr	r4, [r3, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	6053      	str	r3, [r2, #4]
 8005d82:	440c      	add	r4, r1
 8005d84:	6014      	str	r4, [r2, #0]
 8005d86:	e7da      	b.n	8005d3e <_free_r+0x26>
 8005d88:	d902      	bls.n	8005d90 <_free_r+0x78>
 8005d8a:	230c      	movs	r3, #12
 8005d8c:	6003      	str	r3, [r0, #0]
 8005d8e:	e7d6      	b.n	8005d3e <_free_r+0x26>
 8005d90:	6825      	ldr	r5, [r4, #0]
 8005d92:	1961      	adds	r1, r4, r5
 8005d94:	428b      	cmp	r3, r1
 8005d96:	bf04      	itt	eq
 8005d98:	6819      	ldreq	r1, [r3, #0]
 8005d9a:	685b      	ldreq	r3, [r3, #4]
 8005d9c:	6063      	str	r3, [r4, #4]
 8005d9e:	bf04      	itt	eq
 8005da0:	1949      	addeq	r1, r1, r5
 8005da2:	6021      	streq	r1, [r4, #0]
 8005da4:	6054      	str	r4, [r2, #4]
 8005da6:	e7ca      	b.n	8005d3e <_free_r+0x26>
 8005da8:	b003      	add	sp, #12
 8005daa:	bd30      	pop	{r4, r5, pc}
 8005dac:	20000530 	.word	0x20000530

08005db0 <malloc>:
 8005db0:	4b02      	ldr	r3, [pc, #8]	; (8005dbc <malloc+0xc>)
 8005db2:	4601      	mov	r1, r0
 8005db4:	6818      	ldr	r0, [r3, #0]
 8005db6:	f000 b823 	b.w	8005e00 <_malloc_r>
 8005dba:	bf00      	nop
 8005dbc:	20000064 	.word	0x20000064

08005dc0 <sbrk_aligned>:
 8005dc0:	b570      	push	{r4, r5, r6, lr}
 8005dc2:	4e0e      	ldr	r6, [pc, #56]	; (8005dfc <sbrk_aligned+0x3c>)
 8005dc4:	460c      	mov	r4, r1
 8005dc6:	6831      	ldr	r1, [r6, #0]
 8005dc8:	4605      	mov	r5, r0
 8005dca:	b911      	cbnz	r1, 8005dd2 <sbrk_aligned+0x12>
 8005dcc:	f000 fe40 	bl	8006a50 <_sbrk_r>
 8005dd0:	6030      	str	r0, [r6, #0]
 8005dd2:	4621      	mov	r1, r4
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	f000 fe3b 	bl	8006a50 <_sbrk_r>
 8005dda:	1c43      	adds	r3, r0, #1
 8005ddc:	d00a      	beq.n	8005df4 <sbrk_aligned+0x34>
 8005dde:	1cc4      	adds	r4, r0, #3
 8005de0:	f024 0403 	bic.w	r4, r4, #3
 8005de4:	42a0      	cmp	r0, r4
 8005de6:	d007      	beq.n	8005df8 <sbrk_aligned+0x38>
 8005de8:	1a21      	subs	r1, r4, r0
 8005dea:	4628      	mov	r0, r5
 8005dec:	f000 fe30 	bl	8006a50 <_sbrk_r>
 8005df0:	3001      	adds	r0, #1
 8005df2:	d101      	bne.n	8005df8 <sbrk_aligned+0x38>
 8005df4:	f04f 34ff 	mov.w	r4, #4294967295
 8005df8:	4620      	mov	r0, r4
 8005dfa:	bd70      	pop	{r4, r5, r6, pc}
 8005dfc:	20000534 	.word	0x20000534

08005e00 <_malloc_r>:
 8005e00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e04:	1ccd      	adds	r5, r1, #3
 8005e06:	f025 0503 	bic.w	r5, r5, #3
 8005e0a:	3508      	adds	r5, #8
 8005e0c:	2d0c      	cmp	r5, #12
 8005e0e:	bf38      	it	cc
 8005e10:	250c      	movcc	r5, #12
 8005e12:	2d00      	cmp	r5, #0
 8005e14:	4607      	mov	r7, r0
 8005e16:	db01      	blt.n	8005e1c <_malloc_r+0x1c>
 8005e18:	42a9      	cmp	r1, r5
 8005e1a:	d905      	bls.n	8005e28 <_malloc_r+0x28>
 8005e1c:	230c      	movs	r3, #12
 8005e1e:	603b      	str	r3, [r7, #0]
 8005e20:	2600      	movs	r6, #0
 8005e22:	4630      	mov	r0, r6
 8005e24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e28:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005efc <_malloc_r+0xfc>
 8005e2c:	f000 f868 	bl	8005f00 <__malloc_lock>
 8005e30:	f8d8 3000 	ldr.w	r3, [r8]
 8005e34:	461c      	mov	r4, r3
 8005e36:	bb5c      	cbnz	r4, 8005e90 <_malloc_r+0x90>
 8005e38:	4629      	mov	r1, r5
 8005e3a:	4638      	mov	r0, r7
 8005e3c:	f7ff ffc0 	bl	8005dc0 <sbrk_aligned>
 8005e40:	1c43      	adds	r3, r0, #1
 8005e42:	4604      	mov	r4, r0
 8005e44:	d155      	bne.n	8005ef2 <_malloc_r+0xf2>
 8005e46:	f8d8 4000 	ldr.w	r4, [r8]
 8005e4a:	4626      	mov	r6, r4
 8005e4c:	2e00      	cmp	r6, #0
 8005e4e:	d145      	bne.n	8005edc <_malloc_r+0xdc>
 8005e50:	2c00      	cmp	r4, #0
 8005e52:	d048      	beq.n	8005ee6 <_malloc_r+0xe6>
 8005e54:	6823      	ldr	r3, [r4, #0]
 8005e56:	4631      	mov	r1, r6
 8005e58:	4638      	mov	r0, r7
 8005e5a:	eb04 0903 	add.w	r9, r4, r3
 8005e5e:	f000 fdf7 	bl	8006a50 <_sbrk_r>
 8005e62:	4581      	cmp	r9, r0
 8005e64:	d13f      	bne.n	8005ee6 <_malloc_r+0xe6>
 8005e66:	6821      	ldr	r1, [r4, #0]
 8005e68:	1a6d      	subs	r5, r5, r1
 8005e6a:	4629      	mov	r1, r5
 8005e6c:	4638      	mov	r0, r7
 8005e6e:	f7ff ffa7 	bl	8005dc0 <sbrk_aligned>
 8005e72:	3001      	adds	r0, #1
 8005e74:	d037      	beq.n	8005ee6 <_malloc_r+0xe6>
 8005e76:	6823      	ldr	r3, [r4, #0]
 8005e78:	442b      	add	r3, r5
 8005e7a:	6023      	str	r3, [r4, #0]
 8005e7c:	f8d8 3000 	ldr.w	r3, [r8]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d038      	beq.n	8005ef6 <_malloc_r+0xf6>
 8005e84:	685a      	ldr	r2, [r3, #4]
 8005e86:	42a2      	cmp	r2, r4
 8005e88:	d12b      	bne.n	8005ee2 <_malloc_r+0xe2>
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	605a      	str	r2, [r3, #4]
 8005e8e:	e00f      	b.n	8005eb0 <_malloc_r+0xb0>
 8005e90:	6822      	ldr	r2, [r4, #0]
 8005e92:	1b52      	subs	r2, r2, r5
 8005e94:	d41f      	bmi.n	8005ed6 <_malloc_r+0xd6>
 8005e96:	2a0b      	cmp	r2, #11
 8005e98:	d917      	bls.n	8005eca <_malloc_r+0xca>
 8005e9a:	1961      	adds	r1, r4, r5
 8005e9c:	42a3      	cmp	r3, r4
 8005e9e:	6025      	str	r5, [r4, #0]
 8005ea0:	bf18      	it	ne
 8005ea2:	6059      	strne	r1, [r3, #4]
 8005ea4:	6863      	ldr	r3, [r4, #4]
 8005ea6:	bf08      	it	eq
 8005ea8:	f8c8 1000 	streq.w	r1, [r8]
 8005eac:	5162      	str	r2, [r4, r5]
 8005eae:	604b      	str	r3, [r1, #4]
 8005eb0:	4638      	mov	r0, r7
 8005eb2:	f104 060b 	add.w	r6, r4, #11
 8005eb6:	f000 f829 	bl	8005f0c <__malloc_unlock>
 8005eba:	f026 0607 	bic.w	r6, r6, #7
 8005ebe:	1d23      	adds	r3, r4, #4
 8005ec0:	1af2      	subs	r2, r6, r3
 8005ec2:	d0ae      	beq.n	8005e22 <_malloc_r+0x22>
 8005ec4:	1b9b      	subs	r3, r3, r6
 8005ec6:	50a3      	str	r3, [r4, r2]
 8005ec8:	e7ab      	b.n	8005e22 <_malloc_r+0x22>
 8005eca:	42a3      	cmp	r3, r4
 8005ecc:	6862      	ldr	r2, [r4, #4]
 8005ece:	d1dd      	bne.n	8005e8c <_malloc_r+0x8c>
 8005ed0:	f8c8 2000 	str.w	r2, [r8]
 8005ed4:	e7ec      	b.n	8005eb0 <_malloc_r+0xb0>
 8005ed6:	4623      	mov	r3, r4
 8005ed8:	6864      	ldr	r4, [r4, #4]
 8005eda:	e7ac      	b.n	8005e36 <_malloc_r+0x36>
 8005edc:	4634      	mov	r4, r6
 8005ede:	6876      	ldr	r6, [r6, #4]
 8005ee0:	e7b4      	b.n	8005e4c <_malloc_r+0x4c>
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	e7cc      	b.n	8005e80 <_malloc_r+0x80>
 8005ee6:	230c      	movs	r3, #12
 8005ee8:	603b      	str	r3, [r7, #0]
 8005eea:	4638      	mov	r0, r7
 8005eec:	f000 f80e 	bl	8005f0c <__malloc_unlock>
 8005ef0:	e797      	b.n	8005e22 <_malloc_r+0x22>
 8005ef2:	6025      	str	r5, [r4, #0]
 8005ef4:	e7dc      	b.n	8005eb0 <_malloc_r+0xb0>
 8005ef6:	605b      	str	r3, [r3, #4]
 8005ef8:	deff      	udf	#255	; 0xff
 8005efa:	bf00      	nop
 8005efc:	20000530 	.word	0x20000530

08005f00 <__malloc_lock>:
 8005f00:	4801      	ldr	r0, [pc, #4]	; (8005f08 <__malloc_lock+0x8>)
 8005f02:	f7ff b913 	b.w	800512c <__retarget_lock_acquire_recursive>
 8005f06:	bf00      	nop
 8005f08:	2000052c 	.word	0x2000052c

08005f0c <__malloc_unlock>:
 8005f0c:	4801      	ldr	r0, [pc, #4]	; (8005f14 <__malloc_unlock+0x8>)
 8005f0e:	f7ff b90e 	b.w	800512e <__retarget_lock_release_recursive>
 8005f12:	bf00      	nop
 8005f14:	2000052c 	.word	0x2000052c

08005f18 <_Balloc>:
 8005f18:	b570      	push	{r4, r5, r6, lr}
 8005f1a:	69c6      	ldr	r6, [r0, #28]
 8005f1c:	4604      	mov	r4, r0
 8005f1e:	460d      	mov	r5, r1
 8005f20:	b976      	cbnz	r6, 8005f40 <_Balloc+0x28>
 8005f22:	2010      	movs	r0, #16
 8005f24:	f7ff ff44 	bl	8005db0 <malloc>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	61e0      	str	r0, [r4, #28]
 8005f2c:	b920      	cbnz	r0, 8005f38 <_Balloc+0x20>
 8005f2e:	4b18      	ldr	r3, [pc, #96]	; (8005f90 <_Balloc+0x78>)
 8005f30:	4818      	ldr	r0, [pc, #96]	; (8005f94 <_Balloc+0x7c>)
 8005f32:	216b      	movs	r1, #107	; 0x6b
 8005f34:	f000 fdaa 	bl	8006a8c <__assert_func>
 8005f38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f3c:	6006      	str	r6, [r0, #0]
 8005f3e:	60c6      	str	r6, [r0, #12]
 8005f40:	69e6      	ldr	r6, [r4, #28]
 8005f42:	68f3      	ldr	r3, [r6, #12]
 8005f44:	b183      	cbz	r3, 8005f68 <_Balloc+0x50>
 8005f46:	69e3      	ldr	r3, [r4, #28]
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005f4e:	b9b8      	cbnz	r0, 8005f80 <_Balloc+0x68>
 8005f50:	2101      	movs	r1, #1
 8005f52:	fa01 f605 	lsl.w	r6, r1, r5
 8005f56:	1d72      	adds	r2, r6, #5
 8005f58:	0092      	lsls	r2, r2, #2
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	f000 fdb4 	bl	8006ac8 <_calloc_r>
 8005f60:	b160      	cbz	r0, 8005f7c <_Balloc+0x64>
 8005f62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005f66:	e00e      	b.n	8005f86 <_Balloc+0x6e>
 8005f68:	2221      	movs	r2, #33	; 0x21
 8005f6a:	2104      	movs	r1, #4
 8005f6c:	4620      	mov	r0, r4
 8005f6e:	f000 fdab 	bl	8006ac8 <_calloc_r>
 8005f72:	69e3      	ldr	r3, [r4, #28]
 8005f74:	60f0      	str	r0, [r6, #12]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1e4      	bne.n	8005f46 <_Balloc+0x2e>
 8005f7c:	2000      	movs	r0, #0
 8005f7e:	bd70      	pop	{r4, r5, r6, pc}
 8005f80:	6802      	ldr	r2, [r0, #0]
 8005f82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005f86:	2300      	movs	r3, #0
 8005f88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f8c:	e7f7      	b.n	8005f7e <_Balloc+0x66>
 8005f8e:	bf00      	nop
 8005f90:	080071cd 	.word	0x080071cd
 8005f94:	0800724d 	.word	0x0800724d

08005f98 <_Bfree>:
 8005f98:	b570      	push	{r4, r5, r6, lr}
 8005f9a:	69c6      	ldr	r6, [r0, #28]
 8005f9c:	4605      	mov	r5, r0
 8005f9e:	460c      	mov	r4, r1
 8005fa0:	b976      	cbnz	r6, 8005fc0 <_Bfree+0x28>
 8005fa2:	2010      	movs	r0, #16
 8005fa4:	f7ff ff04 	bl	8005db0 <malloc>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	61e8      	str	r0, [r5, #28]
 8005fac:	b920      	cbnz	r0, 8005fb8 <_Bfree+0x20>
 8005fae:	4b09      	ldr	r3, [pc, #36]	; (8005fd4 <_Bfree+0x3c>)
 8005fb0:	4809      	ldr	r0, [pc, #36]	; (8005fd8 <_Bfree+0x40>)
 8005fb2:	218f      	movs	r1, #143	; 0x8f
 8005fb4:	f000 fd6a 	bl	8006a8c <__assert_func>
 8005fb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005fbc:	6006      	str	r6, [r0, #0]
 8005fbe:	60c6      	str	r6, [r0, #12]
 8005fc0:	b13c      	cbz	r4, 8005fd2 <_Bfree+0x3a>
 8005fc2:	69eb      	ldr	r3, [r5, #28]
 8005fc4:	6862      	ldr	r2, [r4, #4]
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005fcc:	6021      	str	r1, [r4, #0]
 8005fce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005fd2:	bd70      	pop	{r4, r5, r6, pc}
 8005fd4:	080071cd 	.word	0x080071cd
 8005fd8:	0800724d 	.word	0x0800724d

08005fdc <__multadd>:
 8005fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fe0:	690d      	ldr	r5, [r1, #16]
 8005fe2:	4607      	mov	r7, r0
 8005fe4:	460c      	mov	r4, r1
 8005fe6:	461e      	mov	r6, r3
 8005fe8:	f101 0c14 	add.w	ip, r1, #20
 8005fec:	2000      	movs	r0, #0
 8005fee:	f8dc 3000 	ldr.w	r3, [ip]
 8005ff2:	b299      	uxth	r1, r3
 8005ff4:	fb02 6101 	mla	r1, r2, r1, r6
 8005ff8:	0c1e      	lsrs	r6, r3, #16
 8005ffa:	0c0b      	lsrs	r3, r1, #16
 8005ffc:	fb02 3306 	mla	r3, r2, r6, r3
 8006000:	b289      	uxth	r1, r1
 8006002:	3001      	adds	r0, #1
 8006004:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006008:	4285      	cmp	r5, r0
 800600a:	f84c 1b04 	str.w	r1, [ip], #4
 800600e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006012:	dcec      	bgt.n	8005fee <__multadd+0x12>
 8006014:	b30e      	cbz	r6, 800605a <__multadd+0x7e>
 8006016:	68a3      	ldr	r3, [r4, #8]
 8006018:	42ab      	cmp	r3, r5
 800601a:	dc19      	bgt.n	8006050 <__multadd+0x74>
 800601c:	6861      	ldr	r1, [r4, #4]
 800601e:	4638      	mov	r0, r7
 8006020:	3101      	adds	r1, #1
 8006022:	f7ff ff79 	bl	8005f18 <_Balloc>
 8006026:	4680      	mov	r8, r0
 8006028:	b928      	cbnz	r0, 8006036 <__multadd+0x5a>
 800602a:	4602      	mov	r2, r0
 800602c:	4b0c      	ldr	r3, [pc, #48]	; (8006060 <__multadd+0x84>)
 800602e:	480d      	ldr	r0, [pc, #52]	; (8006064 <__multadd+0x88>)
 8006030:	21ba      	movs	r1, #186	; 0xba
 8006032:	f000 fd2b 	bl	8006a8c <__assert_func>
 8006036:	6922      	ldr	r2, [r4, #16]
 8006038:	3202      	adds	r2, #2
 800603a:	f104 010c 	add.w	r1, r4, #12
 800603e:	0092      	lsls	r2, r2, #2
 8006040:	300c      	adds	r0, #12
 8006042:	f000 fd15 	bl	8006a70 <memcpy>
 8006046:	4621      	mov	r1, r4
 8006048:	4638      	mov	r0, r7
 800604a:	f7ff ffa5 	bl	8005f98 <_Bfree>
 800604e:	4644      	mov	r4, r8
 8006050:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006054:	3501      	adds	r5, #1
 8006056:	615e      	str	r6, [r3, #20]
 8006058:	6125      	str	r5, [r4, #16]
 800605a:	4620      	mov	r0, r4
 800605c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006060:	0800723c 	.word	0x0800723c
 8006064:	0800724d 	.word	0x0800724d

08006068 <__hi0bits>:
 8006068:	0c03      	lsrs	r3, r0, #16
 800606a:	041b      	lsls	r3, r3, #16
 800606c:	b9d3      	cbnz	r3, 80060a4 <__hi0bits+0x3c>
 800606e:	0400      	lsls	r0, r0, #16
 8006070:	2310      	movs	r3, #16
 8006072:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006076:	bf04      	itt	eq
 8006078:	0200      	lsleq	r0, r0, #8
 800607a:	3308      	addeq	r3, #8
 800607c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006080:	bf04      	itt	eq
 8006082:	0100      	lsleq	r0, r0, #4
 8006084:	3304      	addeq	r3, #4
 8006086:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800608a:	bf04      	itt	eq
 800608c:	0080      	lsleq	r0, r0, #2
 800608e:	3302      	addeq	r3, #2
 8006090:	2800      	cmp	r0, #0
 8006092:	db05      	blt.n	80060a0 <__hi0bits+0x38>
 8006094:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006098:	f103 0301 	add.w	r3, r3, #1
 800609c:	bf08      	it	eq
 800609e:	2320      	moveq	r3, #32
 80060a0:	4618      	mov	r0, r3
 80060a2:	4770      	bx	lr
 80060a4:	2300      	movs	r3, #0
 80060a6:	e7e4      	b.n	8006072 <__hi0bits+0xa>

080060a8 <__lo0bits>:
 80060a8:	6803      	ldr	r3, [r0, #0]
 80060aa:	f013 0207 	ands.w	r2, r3, #7
 80060ae:	d00c      	beq.n	80060ca <__lo0bits+0x22>
 80060b0:	07d9      	lsls	r1, r3, #31
 80060b2:	d422      	bmi.n	80060fa <__lo0bits+0x52>
 80060b4:	079a      	lsls	r2, r3, #30
 80060b6:	bf49      	itett	mi
 80060b8:	085b      	lsrmi	r3, r3, #1
 80060ba:	089b      	lsrpl	r3, r3, #2
 80060bc:	6003      	strmi	r3, [r0, #0]
 80060be:	2201      	movmi	r2, #1
 80060c0:	bf5c      	itt	pl
 80060c2:	6003      	strpl	r3, [r0, #0]
 80060c4:	2202      	movpl	r2, #2
 80060c6:	4610      	mov	r0, r2
 80060c8:	4770      	bx	lr
 80060ca:	b299      	uxth	r1, r3
 80060cc:	b909      	cbnz	r1, 80060d2 <__lo0bits+0x2a>
 80060ce:	0c1b      	lsrs	r3, r3, #16
 80060d0:	2210      	movs	r2, #16
 80060d2:	b2d9      	uxtb	r1, r3
 80060d4:	b909      	cbnz	r1, 80060da <__lo0bits+0x32>
 80060d6:	3208      	adds	r2, #8
 80060d8:	0a1b      	lsrs	r3, r3, #8
 80060da:	0719      	lsls	r1, r3, #28
 80060dc:	bf04      	itt	eq
 80060de:	091b      	lsreq	r3, r3, #4
 80060e0:	3204      	addeq	r2, #4
 80060e2:	0799      	lsls	r1, r3, #30
 80060e4:	bf04      	itt	eq
 80060e6:	089b      	lsreq	r3, r3, #2
 80060e8:	3202      	addeq	r2, #2
 80060ea:	07d9      	lsls	r1, r3, #31
 80060ec:	d403      	bmi.n	80060f6 <__lo0bits+0x4e>
 80060ee:	085b      	lsrs	r3, r3, #1
 80060f0:	f102 0201 	add.w	r2, r2, #1
 80060f4:	d003      	beq.n	80060fe <__lo0bits+0x56>
 80060f6:	6003      	str	r3, [r0, #0]
 80060f8:	e7e5      	b.n	80060c6 <__lo0bits+0x1e>
 80060fa:	2200      	movs	r2, #0
 80060fc:	e7e3      	b.n	80060c6 <__lo0bits+0x1e>
 80060fe:	2220      	movs	r2, #32
 8006100:	e7e1      	b.n	80060c6 <__lo0bits+0x1e>
	...

08006104 <__i2b>:
 8006104:	b510      	push	{r4, lr}
 8006106:	460c      	mov	r4, r1
 8006108:	2101      	movs	r1, #1
 800610a:	f7ff ff05 	bl	8005f18 <_Balloc>
 800610e:	4602      	mov	r2, r0
 8006110:	b928      	cbnz	r0, 800611e <__i2b+0x1a>
 8006112:	4b05      	ldr	r3, [pc, #20]	; (8006128 <__i2b+0x24>)
 8006114:	4805      	ldr	r0, [pc, #20]	; (800612c <__i2b+0x28>)
 8006116:	f240 1145 	movw	r1, #325	; 0x145
 800611a:	f000 fcb7 	bl	8006a8c <__assert_func>
 800611e:	2301      	movs	r3, #1
 8006120:	6144      	str	r4, [r0, #20]
 8006122:	6103      	str	r3, [r0, #16]
 8006124:	bd10      	pop	{r4, pc}
 8006126:	bf00      	nop
 8006128:	0800723c 	.word	0x0800723c
 800612c:	0800724d 	.word	0x0800724d

08006130 <__multiply>:
 8006130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006134:	4691      	mov	r9, r2
 8006136:	690a      	ldr	r2, [r1, #16]
 8006138:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800613c:	429a      	cmp	r2, r3
 800613e:	bfb8      	it	lt
 8006140:	460b      	movlt	r3, r1
 8006142:	460c      	mov	r4, r1
 8006144:	bfbc      	itt	lt
 8006146:	464c      	movlt	r4, r9
 8006148:	4699      	movlt	r9, r3
 800614a:	6927      	ldr	r7, [r4, #16]
 800614c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006150:	68a3      	ldr	r3, [r4, #8]
 8006152:	6861      	ldr	r1, [r4, #4]
 8006154:	eb07 060a 	add.w	r6, r7, sl
 8006158:	42b3      	cmp	r3, r6
 800615a:	b085      	sub	sp, #20
 800615c:	bfb8      	it	lt
 800615e:	3101      	addlt	r1, #1
 8006160:	f7ff feda 	bl	8005f18 <_Balloc>
 8006164:	b930      	cbnz	r0, 8006174 <__multiply+0x44>
 8006166:	4602      	mov	r2, r0
 8006168:	4b44      	ldr	r3, [pc, #272]	; (800627c <__multiply+0x14c>)
 800616a:	4845      	ldr	r0, [pc, #276]	; (8006280 <__multiply+0x150>)
 800616c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006170:	f000 fc8c 	bl	8006a8c <__assert_func>
 8006174:	f100 0514 	add.w	r5, r0, #20
 8006178:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800617c:	462b      	mov	r3, r5
 800617e:	2200      	movs	r2, #0
 8006180:	4543      	cmp	r3, r8
 8006182:	d321      	bcc.n	80061c8 <__multiply+0x98>
 8006184:	f104 0314 	add.w	r3, r4, #20
 8006188:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800618c:	f109 0314 	add.w	r3, r9, #20
 8006190:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006194:	9202      	str	r2, [sp, #8]
 8006196:	1b3a      	subs	r2, r7, r4
 8006198:	3a15      	subs	r2, #21
 800619a:	f022 0203 	bic.w	r2, r2, #3
 800619e:	3204      	adds	r2, #4
 80061a0:	f104 0115 	add.w	r1, r4, #21
 80061a4:	428f      	cmp	r7, r1
 80061a6:	bf38      	it	cc
 80061a8:	2204      	movcc	r2, #4
 80061aa:	9201      	str	r2, [sp, #4]
 80061ac:	9a02      	ldr	r2, [sp, #8]
 80061ae:	9303      	str	r3, [sp, #12]
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d80c      	bhi.n	80061ce <__multiply+0x9e>
 80061b4:	2e00      	cmp	r6, #0
 80061b6:	dd03      	ble.n	80061c0 <__multiply+0x90>
 80061b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d05b      	beq.n	8006278 <__multiply+0x148>
 80061c0:	6106      	str	r6, [r0, #16]
 80061c2:	b005      	add	sp, #20
 80061c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061c8:	f843 2b04 	str.w	r2, [r3], #4
 80061cc:	e7d8      	b.n	8006180 <__multiply+0x50>
 80061ce:	f8b3 a000 	ldrh.w	sl, [r3]
 80061d2:	f1ba 0f00 	cmp.w	sl, #0
 80061d6:	d024      	beq.n	8006222 <__multiply+0xf2>
 80061d8:	f104 0e14 	add.w	lr, r4, #20
 80061dc:	46a9      	mov	r9, r5
 80061de:	f04f 0c00 	mov.w	ip, #0
 80061e2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80061e6:	f8d9 1000 	ldr.w	r1, [r9]
 80061ea:	fa1f fb82 	uxth.w	fp, r2
 80061ee:	b289      	uxth	r1, r1
 80061f0:	fb0a 110b 	mla	r1, sl, fp, r1
 80061f4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80061f8:	f8d9 2000 	ldr.w	r2, [r9]
 80061fc:	4461      	add	r1, ip
 80061fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006202:	fb0a c20b 	mla	r2, sl, fp, ip
 8006206:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800620a:	b289      	uxth	r1, r1
 800620c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006210:	4577      	cmp	r7, lr
 8006212:	f849 1b04 	str.w	r1, [r9], #4
 8006216:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800621a:	d8e2      	bhi.n	80061e2 <__multiply+0xb2>
 800621c:	9a01      	ldr	r2, [sp, #4]
 800621e:	f845 c002 	str.w	ip, [r5, r2]
 8006222:	9a03      	ldr	r2, [sp, #12]
 8006224:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006228:	3304      	adds	r3, #4
 800622a:	f1b9 0f00 	cmp.w	r9, #0
 800622e:	d021      	beq.n	8006274 <__multiply+0x144>
 8006230:	6829      	ldr	r1, [r5, #0]
 8006232:	f104 0c14 	add.w	ip, r4, #20
 8006236:	46ae      	mov	lr, r5
 8006238:	f04f 0a00 	mov.w	sl, #0
 800623c:	f8bc b000 	ldrh.w	fp, [ip]
 8006240:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006244:	fb09 220b 	mla	r2, r9, fp, r2
 8006248:	4452      	add	r2, sl
 800624a:	b289      	uxth	r1, r1
 800624c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006250:	f84e 1b04 	str.w	r1, [lr], #4
 8006254:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006258:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800625c:	f8be 1000 	ldrh.w	r1, [lr]
 8006260:	fb09 110a 	mla	r1, r9, sl, r1
 8006264:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006268:	4567      	cmp	r7, ip
 800626a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800626e:	d8e5      	bhi.n	800623c <__multiply+0x10c>
 8006270:	9a01      	ldr	r2, [sp, #4]
 8006272:	50a9      	str	r1, [r5, r2]
 8006274:	3504      	adds	r5, #4
 8006276:	e799      	b.n	80061ac <__multiply+0x7c>
 8006278:	3e01      	subs	r6, #1
 800627a:	e79b      	b.n	80061b4 <__multiply+0x84>
 800627c:	0800723c 	.word	0x0800723c
 8006280:	0800724d 	.word	0x0800724d

08006284 <__pow5mult>:
 8006284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006288:	4615      	mov	r5, r2
 800628a:	f012 0203 	ands.w	r2, r2, #3
 800628e:	4606      	mov	r6, r0
 8006290:	460f      	mov	r7, r1
 8006292:	d007      	beq.n	80062a4 <__pow5mult+0x20>
 8006294:	4c25      	ldr	r4, [pc, #148]	; (800632c <__pow5mult+0xa8>)
 8006296:	3a01      	subs	r2, #1
 8006298:	2300      	movs	r3, #0
 800629a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800629e:	f7ff fe9d 	bl	8005fdc <__multadd>
 80062a2:	4607      	mov	r7, r0
 80062a4:	10ad      	asrs	r5, r5, #2
 80062a6:	d03d      	beq.n	8006324 <__pow5mult+0xa0>
 80062a8:	69f4      	ldr	r4, [r6, #28]
 80062aa:	b97c      	cbnz	r4, 80062cc <__pow5mult+0x48>
 80062ac:	2010      	movs	r0, #16
 80062ae:	f7ff fd7f 	bl	8005db0 <malloc>
 80062b2:	4602      	mov	r2, r0
 80062b4:	61f0      	str	r0, [r6, #28]
 80062b6:	b928      	cbnz	r0, 80062c4 <__pow5mult+0x40>
 80062b8:	4b1d      	ldr	r3, [pc, #116]	; (8006330 <__pow5mult+0xac>)
 80062ba:	481e      	ldr	r0, [pc, #120]	; (8006334 <__pow5mult+0xb0>)
 80062bc:	f240 11b3 	movw	r1, #435	; 0x1b3
 80062c0:	f000 fbe4 	bl	8006a8c <__assert_func>
 80062c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80062c8:	6004      	str	r4, [r0, #0]
 80062ca:	60c4      	str	r4, [r0, #12]
 80062cc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80062d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80062d4:	b94c      	cbnz	r4, 80062ea <__pow5mult+0x66>
 80062d6:	f240 2171 	movw	r1, #625	; 0x271
 80062da:	4630      	mov	r0, r6
 80062dc:	f7ff ff12 	bl	8006104 <__i2b>
 80062e0:	2300      	movs	r3, #0
 80062e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80062e6:	4604      	mov	r4, r0
 80062e8:	6003      	str	r3, [r0, #0]
 80062ea:	f04f 0900 	mov.w	r9, #0
 80062ee:	07eb      	lsls	r3, r5, #31
 80062f0:	d50a      	bpl.n	8006308 <__pow5mult+0x84>
 80062f2:	4639      	mov	r1, r7
 80062f4:	4622      	mov	r2, r4
 80062f6:	4630      	mov	r0, r6
 80062f8:	f7ff ff1a 	bl	8006130 <__multiply>
 80062fc:	4639      	mov	r1, r7
 80062fe:	4680      	mov	r8, r0
 8006300:	4630      	mov	r0, r6
 8006302:	f7ff fe49 	bl	8005f98 <_Bfree>
 8006306:	4647      	mov	r7, r8
 8006308:	106d      	asrs	r5, r5, #1
 800630a:	d00b      	beq.n	8006324 <__pow5mult+0xa0>
 800630c:	6820      	ldr	r0, [r4, #0]
 800630e:	b938      	cbnz	r0, 8006320 <__pow5mult+0x9c>
 8006310:	4622      	mov	r2, r4
 8006312:	4621      	mov	r1, r4
 8006314:	4630      	mov	r0, r6
 8006316:	f7ff ff0b 	bl	8006130 <__multiply>
 800631a:	6020      	str	r0, [r4, #0]
 800631c:	f8c0 9000 	str.w	r9, [r0]
 8006320:	4604      	mov	r4, r0
 8006322:	e7e4      	b.n	80062ee <__pow5mult+0x6a>
 8006324:	4638      	mov	r0, r7
 8006326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800632a:	bf00      	nop
 800632c:	08007398 	.word	0x08007398
 8006330:	080071cd 	.word	0x080071cd
 8006334:	0800724d 	.word	0x0800724d

08006338 <__lshift>:
 8006338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800633c:	460c      	mov	r4, r1
 800633e:	6849      	ldr	r1, [r1, #4]
 8006340:	6923      	ldr	r3, [r4, #16]
 8006342:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006346:	68a3      	ldr	r3, [r4, #8]
 8006348:	4607      	mov	r7, r0
 800634a:	4691      	mov	r9, r2
 800634c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006350:	f108 0601 	add.w	r6, r8, #1
 8006354:	42b3      	cmp	r3, r6
 8006356:	db0b      	blt.n	8006370 <__lshift+0x38>
 8006358:	4638      	mov	r0, r7
 800635a:	f7ff fddd 	bl	8005f18 <_Balloc>
 800635e:	4605      	mov	r5, r0
 8006360:	b948      	cbnz	r0, 8006376 <__lshift+0x3e>
 8006362:	4602      	mov	r2, r0
 8006364:	4b28      	ldr	r3, [pc, #160]	; (8006408 <__lshift+0xd0>)
 8006366:	4829      	ldr	r0, [pc, #164]	; (800640c <__lshift+0xd4>)
 8006368:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800636c:	f000 fb8e 	bl	8006a8c <__assert_func>
 8006370:	3101      	adds	r1, #1
 8006372:	005b      	lsls	r3, r3, #1
 8006374:	e7ee      	b.n	8006354 <__lshift+0x1c>
 8006376:	2300      	movs	r3, #0
 8006378:	f100 0114 	add.w	r1, r0, #20
 800637c:	f100 0210 	add.w	r2, r0, #16
 8006380:	4618      	mov	r0, r3
 8006382:	4553      	cmp	r3, sl
 8006384:	db33      	blt.n	80063ee <__lshift+0xb6>
 8006386:	6920      	ldr	r0, [r4, #16]
 8006388:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800638c:	f104 0314 	add.w	r3, r4, #20
 8006390:	f019 091f 	ands.w	r9, r9, #31
 8006394:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006398:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800639c:	d02b      	beq.n	80063f6 <__lshift+0xbe>
 800639e:	f1c9 0e20 	rsb	lr, r9, #32
 80063a2:	468a      	mov	sl, r1
 80063a4:	2200      	movs	r2, #0
 80063a6:	6818      	ldr	r0, [r3, #0]
 80063a8:	fa00 f009 	lsl.w	r0, r0, r9
 80063ac:	4310      	orrs	r0, r2
 80063ae:	f84a 0b04 	str.w	r0, [sl], #4
 80063b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80063b6:	459c      	cmp	ip, r3
 80063b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80063bc:	d8f3      	bhi.n	80063a6 <__lshift+0x6e>
 80063be:	ebac 0304 	sub.w	r3, ip, r4
 80063c2:	3b15      	subs	r3, #21
 80063c4:	f023 0303 	bic.w	r3, r3, #3
 80063c8:	3304      	adds	r3, #4
 80063ca:	f104 0015 	add.w	r0, r4, #21
 80063ce:	4584      	cmp	ip, r0
 80063d0:	bf38      	it	cc
 80063d2:	2304      	movcc	r3, #4
 80063d4:	50ca      	str	r2, [r1, r3]
 80063d6:	b10a      	cbz	r2, 80063dc <__lshift+0xa4>
 80063d8:	f108 0602 	add.w	r6, r8, #2
 80063dc:	3e01      	subs	r6, #1
 80063de:	4638      	mov	r0, r7
 80063e0:	612e      	str	r6, [r5, #16]
 80063e2:	4621      	mov	r1, r4
 80063e4:	f7ff fdd8 	bl	8005f98 <_Bfree>
 80063e8:	4628      	mov	r0, r5
 80063ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80063f2:	3301      	adds	r3, #1
 80063f4:	e7c5      	b.n	8006382 <__lshift+0x4a>
 80063f6:	3904      	subs	r1, #4
 80063f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80063fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8006400:	459c      	cmp	ip, r3
 8006402:	d8f9      	bhi.n	80063f8 <__lshift+0xc0>
 8006404:	e7ea      	b.n	80063dc <__lshift+0xa4>
 8006406:	bf00      	nop
 8006408:	0800723c 	.word	0x0800723c
 800640c:	0800724d 	.word	0x0800724d

08006410 <__mcmp>:
 8006410:	b530      	push	{r4, r5, lr}
 8006412:	6902      	ldr	r2, [r0, #16]
 8006414:	690c      	ldr	r4, [r1, #16]
 8006416:	1b12      	subs	r2, r2, r4
 8006418:	d10e      	bne.n	8006438 <__mcmp+0x28>
 800641a:	f100 0314 	add.w	r3, r0, #20
 800641e:	3114      	adds	r1, #20
 8006420:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006424:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006428:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800642c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006430:	42a5      	cmp	r5, r4
 8006432:	d003      	beq.n	800643c <__mcmp+0x2c>
 8006434:	d305      	bcc.n	8006442 <__mcmp+0x32>
 8006436:	2201      	movs	r2, #1
 8006438:	4610      	mov	r0, r2
 800643a:	bd30      	pop	{r4, r5, pc}
 800643c:	4283      	cmp	r3, r0
 800643e:	d3f3      	bcc.n	8006428 <__mcmp+0x18>
 8006440:	e7fa      	b.n	8006438 <__mcmp+0x28>
 8006442:	f04f 32ff 	mov.w	r2, #4294967295
 8006446:	e7f7      	b.n	8006438 <__mcmp+0x28>

08006448 <__mdiff>:
 8006448:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800644c:	460c      	mov	r4, r1
 800644e:	4606      	mov	r6, r0
 8006450:	4611      	mov	r1, r2
 8006452:	4620      	mov	r0, r4
 8006454:	4690      	mov	r8, r2
 8006456:	f7ff ffdb 	bl	8006410 <__mcmp>
 800645a:	1e05      	subs	r5, r0, #0
 800645c:	d110      	bne.n	8006480 <__mdiff+0x38>
 800645e:	4629      	mov	r1, r5
 8006460:	4630      	mov	r0, r6
 8006462:	f7ff fd59 	bl	8005f18 <_Balloc>
 8006466:	b930      	cbnz	r0, 8006476 <__mdiff+0x2e>
 8006468:	4b3a      	ldr	r3, [pc, #232]	; (8006554 <__mdiff+0x10c>)
 800646a:	4602      	mov	r2, r0
 800646c:	f240 2137 	movw	r1, #567	; 0x237
 8006470:	4839      	ldr	r0, [pc, #228]	; (8006558 <__mdiff+0x110>)
 8006472:	f000 fb0b 	bl	8006a8c <__assert_func>
 8006476:	2301      	movs	r3, #1
 8006478:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800647c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006480:	bfa4      	itt	ge
 8006482:	4643      	movge	r3, r8
 8006484:	46a0      	movge	r8, r4
 8006486:	4630      	mov	r0, r6
 8006488:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800648c:	bfa6      	itte	ge
 800648e:	461c      	movge	r4, r3
 8006490:	2500      	movge	r5, #0
 8006492:	2501      	movlt	r5, #1
 8006494:	f7ff fd40 	bl	8005f18 <_Balloc>
 8006498:	b920      	cbnz	r0, 80064a4 <__mdiff+0x5c>
 800649a:	4b2e      	ldr	r3, [pc, #184]	; (8006554 <__mdiff+0x10c>)
 800649c:	4602      	mov	r2, r0
 800649e:	f240 2145 	movw	r1, #581	; 0x245
 80064a2:	e7e5      	b.n	8006470 <__mdiff+0x28>
 80064a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80064a8:	6926      	ldr	r6, [r4, #16]
 80064aa:	60c5      	str	r5, [r0, #12]
 80064ac:	f104 0914 	add.w	r9, r4, #20
 80064b0:	f108 0514 	add.w	r5, r8, #20
 80064b4:	f100 0e14 	add.w	lr, r0, #20
 80064b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80064bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80064c0:	f108 0210 	add.w	r2, r8, #16
 80064c4:	46f2      	mov	sl, lr
 80064c6:	2100      	movs	r1, #0
 80064c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80064cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80064d0:	fa11 f88b 	uxtah	r8, r1, fp
 80064d4:	b299      	uxth	r1, r3
 80064d6:	0c1b      	lsrs	r3, r3, #16
 80064d8:	eba8 0801 	sub.w	r8, r8, r1
 80064dc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80064e0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80064e4:	fa1f f888 	uxth.w	r8, r8
 80064e8:	1419      	asrs	r1, r3, #16
 80064ea:	454e      	cmp	r6, r9
 80064ec:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80064f0:	f84a 3b04 	str.w	r3, [sl], #4
 80064f4:	d8e8      	bhi.n	80064c8 <__mdiff+0x80>
 80064f6:	1b33      	subs	r3, r6, r4
 80064f8:	3b15      	subs	r3, #21
 80064fa:	f023 0303 	bic.w	r3, r3, #3
 80064fe:	3304      	adds	r3, #4
 8006500:	3415      	adds	r4, #21
 8006502:	42a6      	cmp	r6, r4
 8006504:	bf38      	it	cc
 8006506:	2304      	movcc	r3, #4
 8006508:	441d      	add	r5, r3
 800650a:	4473      	add	r3, lr
 800650c:	469e      	mov	lr, r3
 800650e:	462e      	mov	r6, r5
 8006510:	4566      	cmp	r6, ip
 8006512:	d30e      	bcc.n	8006532 <__mdiff+0xea>
 8006514:	f10c 0203 	add.w	r2, ip, #3
 8006518:	1b52      	subs	r2, r2, r5
 800651a:	f022 0203 	bic.w	r2, r2, #3
 800651e:	3d03      	subs	r5, #3
 8006520:	45ac      	cmp	ip, r5
 8006522:	bf38      	it	cc
 8006524:	2200      	movcc	r2, #0
 8006526:	4413      	add	r3, r2
 8006528:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800652c:	b17a      	cbz	r2, 800654e <__mdiff+0x106>
 800652e:	6107      	str	r7, [r0, #16]
 8006530:	e7a4      	b.n	800647c <__mdiff+0x34>
 8006532:	f856 8b04 	ldr.w	r8, [r6], #4
 8006536:	fa11 f288 	uxtah	r2, r1, r8
 800653a:	1414      	asrs	r4, r2, #16
 800653c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006540:	b292      	uxth	r2, r2
 8006542:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006546:	f84e 2b04 	str.w	r2, [lr], #4
 800654a:	1421      	asrs	r1, r4, #16
 800654c:	e7e0      	b.n	8006510 <__mdiff+0xc8>
 800654e:	3f01      	subs	r7, #1
 8006550:	e7ea      	b.n	8006528 <__mdiff+0xe0>
 8006552:	bf00      	nop
 8006554:	0800723c 	.word	0x0800723c
 8006558:	0800724d 	.word	0x0800724d

0800655c <__d2b>:
 800655c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006560:	460f      	mov	r7, r1
 8006562:	2101      	movs	r1, #1
 8006564:	ec59 8b10 	vmov	r8, r9, d0
 8006568:	4616      	mov	r6, r2
 800656a:	f7ff fcd5 	bl	8005f18 <_Balloc>
 800656e:	4604      	mov	r4, r0
 8006570:	b930      	cbnz	r0, 8006580 <__d2b+0x24>
 8006572:	4602      	mov	r2, r0
 8006574:	4b24      	ldr	r3, [pc, #144]	; (8006608 <__d2b+0xac>)
 8006576:	4825      	ldr	r0, [pc, #148]	; (800660c <__d2b+0xb0>)
 8006578:	f240 310f 	movw	r1, #783	; 0x30f
 800657c:	f000 fa86 	bl	8006a8c <__assert_func>
 8006580:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006584:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006588:	bb2d      	cbnz	r5, 80065d6 <__d2b+0x7a>
 800658a:	9301      	str	r3, [sp, #4]
 800658c:	f1b8 0300 	subs.w	r3, r8, #0
 8006590:	d026      	beq.n	80065e0 <__d2b+0x84>
 8006592:	4668      	mov	r0, sp
 8006594:	9300      	str	r3, [sp, #0]
 8006596:	f7ff fd87 	bl	80060a8 <__lo0bits>
 800659a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800659e:	b1e8      	cbz	r0, 80065dc <__d2b+0x80>
 80065a0:	f1c0 0320 	rsb	r3, r0, #32
 80065a4:	fa02 f303 	lsl.w	r3, r2, r3
 80065a8:	430b      	orrs	r3, r1
 80065aa:	40c2      	lsrs	r2, r0
 80065ac:	6163      	str	r3, [r4, #20]
 80065ae:	9201      	str	r2, [sp, #4]
 80065b0:	9b01      	ldr	r3, [sp, #4]
 80065b2:	61a3      	str	r3, [r4, #24]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	bf14      	ite	ne
 80065b8:	2202      	movne	r2, #2
 80065ba:	2201      	moveq	r2, #1
 80065bc:	6122      	str	r2, [r4, #16]
 80065be:	b1bd      	cbz	r5, 80065f0 <__d2b+0x94>
 80065c0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80065c4:	4405      	add	r5, r0
 80065c6:	603d      	str	r5, [r7, #0]
 80065c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80065cc:	6030      	str	r0, [r6, #0]
 80065ce:	4620      	mov	r0, r4
 80065d0:	b003      	add	sp, #12
 80065d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80065d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065da:	e7d6      	b.n	800658a <__d2b+0x2e>
 80065dc:	6161      	str	r1, [r4, #20]
 80065de:	e7e7      	b.n	80065b0 <__d2b+0x54>
 80065e0:	a801      	add	r0, sp, #4
 80065e2:	f7ff fd61 	bl	80060a8 <__lo0bits>
 80065e6:	9b01      	ldr	r3, [sp, #4]
 80065e8:	6163      	str	r3, [r4, #20]
 80065ea:	3020      	adds	r0, #32
 80065ec:	2201      	movs	r2, #1
 80065ee:	e7e5      	b.n	80065bc <__d2b+0x60>
 80065f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80065f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80065f8:	6038      	str	r0, [r7, #0]
 80065fa:	6918      	ldr	r0, [r3, #16]
 80065fc:	f7ff fd34 	bl	8006068 <__hi0bits>
 8006600:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006604:	e7e2      	b.n	80065cc <__d2b+0x70>
 8006606:	bf00      	nop
 8006608:	0800723c 	.word	0x0800723c
 800660c:	0800724d 	.word	0x0800724d

08006610 <__ssputs_r>:
 8006610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006614:	688e      	ldr	r6, [r1, #8]
 8006616:	461f      	mov	r7, r3
 8006618:	42be      	cmp	r6, r7
 800661a:	680b      	ldr	r3, [r1, #0]
 800661c:	4682      	mov	sl, r0
 800661e:	460c      	mov	r4, r1
 8006620:	4690      	mov	r8, r2
 8006622:	d82c      	bhi.n	800667e <__ssputs_r+0x6e>
 8006624:	898a      	ldrh	r2, [r1, #12]
 8006626:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800662a:	d026      	beq.n	800667a <__ssputs_r+0x6a>
 800662c:	6965      	ldr	r5, [r4, #20]
 800662e:	6909      	ldr	r1, [r1, #16]
 8006630:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006634:	eba3 0901 	sub.w	r9, r3, r1
 8006638:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800663c:	1c7b      	adds	r3, r7, #1
 800663e:	444b      	add	r3, r9
 8006640:	106d      	asrs	r5, r5, #1
 8006642:	429d      	cmp	r5, r3
 8006644:	bf38      	it	cc
 8006646:	461d      	movcc	r5, r3
 8006648:	0553      	lsls	r3, r2, #21
 800664a:	d527      	bpl.n	800669c <__ssputs_r+0x8c>
 800664c:	4629      	mov	r1, r5
 800664e:	f7ff fbd7 	bl	8005e00 <_malloc_r>
 8006652:	4606      	mov	r6, r0
 8006654:	b360      	cbz	r0, 80066b0 <__ssputs_r+0xa0>
 8006656:	6921      	ldr	r1, [r4, #16]
 8006658:	464a      	mov	r2, r9
 800665a:	f000 fa09 	bl	8006a70 <memcpy>
 800665e:	89a3      	ldrh	r3, [r4, #12]
 8006660:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006664:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006668:	81a3      	strh	r3, [r4, #12]
 800666a:	6126      	str	r6, [r4, #16]
 800666c:	6165      	str	r5, [r4, #20]
 800666e:	444e      	add	r6, r9
 8006670:	eba5 0509 	sub.w	r5, r5, r9
 8006674:	6026      	str	r6, [r4, #0]
 8006676:	60a5      	str	r5, [r4, #8]
 8006678:	463e      	mov	r6, r7
 800667a:	42be      	cmp	r6, r7
 800667c:	d900      	bls.n	8006680 <__ssputs_r+0x70>
 800667e:	463e      	mov	r6, r7
 8006680:	6820      	ldr	r0, [r4, #0]
 8006682:	4632      	mov	r2, r6
 8006684:	4641      	mov	r1, r8
 8006686:	f000 f9c9 	bl	8006a1c <memmove>
 800668a:	68a3      	ldr	r3, [r4, #8]
 800668c:	1b9b      	subs	r3, r3, r6
 800668e:	60a3      	str	r3, [r4, #8]
 8006690:	6823      	ldr	r3, [r4, #0]
 8006692:	4433      	add	r3, r6
 8006694:	6023      	str	r3, [r4, #0]
 8006696:	2000      	movs	r0, #0
 8006698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800669c:	462a      	mov	r2, r5
 800669e:	f000 fa3b 	bl	8006b18 <_realloc_r>
 80066a2:	4606      	mov	r6, r0
 80066a4:	2800      	cmp	r0, #0
 80066a6:	d1e0      	bne.n	800666a <__ssputs_r+0x5a>
 80066a8:	6921      	ldr	r1, [r4, #16]
 80066aa:	4650      	mov	r0, sl
 80066ac:	f7ff fb34 	bl	8005d18 <_free_r>
 80066b0:	230c      	movs	r3, #12
 80066b2:	f8ca 3000 	str.w	r3, [sl]
 80066b6:	89a3      	ldrh	r3, [r4, #12]
 80066b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066bc:	81a3      	strh	r3, [r4, #12]
 80066be:	f04f 30ff 	mov.w	r0, #4294967295
 80066c2:	e7e9      	b.n	8006698 <__ssputs_r+0x88>

080066c4 <_svfiprintf_r>:
 80066c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c8:	4698      	mov	r8, r3
 80066ca:	898b      	ldrh	r3, [r1, #12]
 80066cc:	061b      	lsls	r3, r3, #24
 80066ce:	b09d      	sub	sp, #116	; 0x74
 80066d0:	4607      	mov	r7, r0
 80066d2:	460d      	mov	r5, r1
 80066d4:	4614      	mov	r4, r2
 80066d6:	d50e      	bpl.n	80066f6 <_svfiprintf_r+0x32>
 80066d8:	690b      	ldr	r3, [r1, #16]
 80066da:	b963      	cbnz	r3, 80066f6 <_svfiprintf_r+0x32>
 80066dc:	2140      	movs	r1, #64	; 0x40
 80066de:	f7ff fb8f 	bl	8005e00 <_malloc_r>
 80066e2:	6028      	str	r0, [r5, #0]
 80066e4:	6128      	str	r0, [r5, #16]
 80066e6:	b920      	cbnz	r0, 80066f2 <_svfiprintf_r+0x2e>
 80066e8:	230c      	movs	r3, #12
 80066ea:	603b      	str	r3, [r7, #0]
 80066ec:	f04f 30ff 	mov.w	r0, #4294967295
 80066f0:	e0d0      	b.n	8006894 <_svfiprintf_r+0x1d0>
 80066f2:	2340      	movs	r3, #64	; 0x40
 80066f4:	616b      	str	r3, [r5, #20]
 80066f6:	2300      	movs	r3, #0
 80066f8:	9309      	str	r3, [sp, #36]	; 0x24
 80066fa:	2320      	movs	r3, #32
 80066fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006700:	f8cd 800c 	str.w	r8, [sp, #12]
 8006704:	2330      	movs	r3, #48	; 0x30
 8006706:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80068ac <_svfiprintf_r+0x1e8>
 800670a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800670e:	f04f 0901 	mov.w	r9, #1
 8006712:	4623      	mov	r3, r4
 8006714:	469a      	mov	sl, r3
 8006716:	f813 2b01 	ldrb.w	r2, [r3], #1
 800671a:	b10a      	cbz	r2, 8006720 <_svfiprintf_r+0x5c>
 800671c:	2a25      	cmp	r2, #37	; 0x25
 800671e:	d1f9      	bne.n	8006714 <_svfiprintf_r+0x50>
 8006720:	ebba 0b04 	subs.w	fp, sl, r4
 8006724:	d00b      	beq.n	800673e <_svfiprintf_r+0x7a>
 8006726:	465b      	mov	r3, fp
 8006728:	4622      	mov	r2, r4
 800672a:	4629      	mov	r1, r5
 800672c:	4638      	mov	r0, r7
 800672e:	f7ff ff6f 	bl	8006610 <__ssputs_r>
 8006732:	3001      	adds	r0, #1
 8006734:	f000 80a9 	beq.w	800688a <_svfiprintf_r+0x1c6>
 8006738:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800673a:	445a      	add	r2, fp
 800673c:	9209      	str	r2, [sp, #36]	; 0x24
 800673e:	f89a 3000 	ldrb.w	r3, [sl]
 8006742:	2b00      	cmp	r3, #0
 8006744:	f000 80a1 	beq.w	800688a <_svfiprintf_r+0x1c6>
 8006748:	2300      	movs	r3, #0
 800674a:	f04f 32ff 	mov.w	r2, #4294967295
 800674e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006752:	f10a 0a01 	add.w	sl, sl, #1
 8006756:	9304      	str	r3, [sp, #16]
 8006758:	9307      	str	r3, [sp, #28]
 800675a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800675e:	931a      	str	r3, [sp, #104]	; 0x68
 8006760:	4654      	mov	r4, sl
 8006762:	2205      	movs	r2, #5
 8006764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006768:	4850      	ldr	r0, [pc, #320]	; (80068ac <_svfiprintf_r+0x1e8>)
 800676a:	f7f9 fd69 	bl	8000240 <memchr>
 800676e:	9a04      	ldr	r2, [sp, #16]
 8006770:	b9d8      	cbnz	r0, 80067aa <_svfiprintf_r+0xe6>
 8006772:	06d0      	lsls	r0, r2, #27
 8006774:	bf44      	itt	mi
 8006776:	2320      	movmi	r3, #32
 8006778:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800677c:	0711      	lsls	r1, r2, #28
 800677e:	bf44      	itt	mi
 8006780:	232b      	movmi	r3, #43	; 0x2b
 8006782:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006786:	f89a 3000 	ldrb.w	r3, [sl]
 800678a:	2b2a      	cmp	r3, #42	; 0x2a
 800678c:	d015      	beq.n	80067ba <_svfiprintf_r+0xf6>
 800678e:	9a07      	ldr	r2, [sp, #28]
 8006790:	4654      	mov	r4, sl
 8006792:	2000      	movs	r0, #0
 8006794:	f04f 0c0a 	mov.w	ip, #10
 8006798:	4621      	mov	r1, r4
 800679a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800679e:	3b30      	subs	r3, #48	; 0x30
 80067a0:	2b09      	cmp	r3, #9
 80067a2:	d94d      	bls.n	8006840 <_svfiprintf_r+0x17c>
 80067a4:	b1b0      	cbz	r0, 80067d4 <_svfiprintf_r+0x110>
 80067a6:	9207      	str	r2, [sp, #28]
 80067a8:	e014      	b.n	80067d4 <_svfiprintf_r+0x110>
 80067aa:	eba0 0308 	sub.w	r3, r0, r8
 80067ae:	fa09 f303 	lsl.w	r3, r9, r3
 80067b2:	4313      	orrs	r3, r2
 80067b4:	9304      	str	r3, [sp, #16]
 80067b6:	46a2      	mov	sl, r4
 80067b8:	e7d2      	b.n	8006760 <_svfiprintf_r+0x9c>
 80067ba:	9b03      	ldr	r3, [sp, #12]
 80067bc:	1d19      	adds	r1, r3, #4
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	9103      	str	r1, [sp, #12]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	bfbb      	ittet	lt
 80067c6:	425b      	neglt	r3, r3
 80067c8:	f042 0202 	orrlt.w	r2, r2, #2
 80067cc:	9307      	strge	r3, [sp, #28]
 80067ce:	9307      	strlt	r3, [sp, #28]
 80067d0:	bfb8      	it	lt
 80067d2:	9204      	strlt	r2, [sp, #16]
 80067d4:	7823      	ldrb	r3, [r4, #0]
 80067d6:	2b2e      	cmp	r3, #46	; 0x2e
 80067d8:	d10c      	bne.n	80067f4 <_svfiprintf_r+0x130>
 80067da:	7863      	ldrb	r3, [r4, #1]
 80067dc:	2b2a      	cmp	r3, #42	; 0x2a
 80067de:	d134      	bne.n	800684a <_svfiprintf_r+0x186>
 80067e0:	9b03      	ldr	r3, [sp, #12]
 80067e2:	1d1a      	adds	r2, r3, #4
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	9203      	str	r2, [sp, #12]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	bfb8      	it	lt
 80067ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80067f0:	3402      	adds	r4, #2
 80067f2:	9305      	str	r3, [sp, #20]
 80067f4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80068bc <_svfiprintf_r+0x1f8>
 80067f8:	7821      	ldrb	r1, [r4, #0]
 80067fa:	2203      	movs	r2, #3
 80067fc:	4650      	mov	r0, sl
 80067fe:	f7f9 fd1f 	bl	8000240 <memchr>
 8006802:	b138      	cbz	r0, 8006814 <_svfiprintf_r+0x150>
 8006804:	9b04      	ldr	r3, [sp, #16]
 8006806:	eba0 000a 	sub.w	r0, r0, sl
 800680a:	2240      	movs	r2, #64	; 0x40
 800680c:	4082      	lsls	r2, r0
 800680e:	4313      	orrs	r3, r2
 8006810:	3401      	adds	r4, #1
 8006812:	9304      	str	r3, [sp, #16]
 8006814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006818:	4825      	ldr	r0, [pc, #148]	; (80068b0 <_svfiprintf_r+0x1ec>)
 800681a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800681e:	2206      	movs	r2, #6
 8006820:	f7f9 fd0e 	bl	8000240 <memchr>
 8006824:	2800      	cmp	r0, #0
 8006826:	d038      	beq.n	800689a <_svfiprintf_r+0x1d6>
 8006828:	4b22      	ldr	r3, [pc, #136]	; (80068b4 <_svfiprintf_r+0x1f0>)
 800682a:	bb1b      	cbnz	r3, 8006874 <_svfiprintf_r+0x1b0>
 800682c:	9b03      	ldr	r3, [sp, #12]
 800682e:	3307      	adds	r3, #7
 8006830:	f023 0307 	bic.w	r3, r3, #7
 8006834:	3308      	adds	r3, #8
 8006836:	9303      	str	r3, [sp, #12]
 8006838:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800683a:	4433      	add	r3, r6
 800683c:	9309      	str	r3, [sp, #36]	; 0x24
 800683e:	e768      	b.n	8006712 <_svfiprintf_r+0x4e>
 8006840:	fb0c 3202 	mla	r2, ip, r2, r3
 8006844:	460c      	mov	r4, r1
 8006846:	2001      	movs	r0, #1
 8006848:	e7a6      	b.n	8006798 <_svfiprintf_r+0xd4>
 800684a:	2300      	movs	r3, #0
 800684c:	3401      	adds	r4, #1
 800684e:	9305      	str	r3, [sp, #20]
 8006850:	4619      	mov	r1, r3
 8006852:	f04f 0c0a 	mov.w	ip, #10
 8006856:	4620      	mov	r0, r4
 8006858:	f810 2b01 	ldrb.w	r2, [r0], #1
 800685c:	3a30      	subs	r2, #48	; 0x30
 800685e:	2a09      	cmp	r2, #9
 8006860:	d903      	bls.n	800686a <_svfiprintf_r+0x1a6>
 8006862:	2b00      	cmp	r3, #0
 8006864:	d0c6      	beq.n	80067f4 <_svfiprintf_r+0x130>
 8006866:	9105      	str	r1, [sp, #20]
 8006868:	e7c4      	b.n	80067f4 <_svfiprintf_r+0x130>
 800686a:	fb0c 2101 	mla	r1, ip, r1, r2
 800686e:	4604      	mov	r4, r0
 8006870:	2301      	movs	r3, #1
 8006872:	e7f0      	b.n	8006856 <_svfiprintf_r+0x192>
 8006874:	ab03      	add	r3, sp, #12
 8006876:	9300      	str	r3, [sp, #0]
 8006878:	462a      	mov	r2, r5
 800687a:	4b0f      	ldr	r3, [pc, #60]	; (80068b8 <_svfiprintf_r+0x1f4>)
 800687c:	a904      	add	r1, sp, #16
 800687e:	4638      	mov	r0, r7
 8006880:	f7fd ff1a 	bl	80046b8 <_printf_float>
 8006884:	1c42      	adds	r2, r0, #1
 8006886:	4606      	mov	r6, r0
 8006888:	d1d6      	bne.n	8006838 <_svfiprintf_r+0x174>
 800688a:	89ab      	ldrh	r3, [r5, #12]
 800688c:	065b      	lsls	r3, r3, #25
 800688e:	f53f af2d 	bmi.w	80066ec <_svfiprintf_r+0x28>
 8006892:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006894:	b01d      	add	sp, #116	; 0x74
 8006896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800689a:	ab03      	add	r3, sp, #12
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	462a      	mov	r2, r5
 80068a0:	4b05      	ldr	r3, [pc, #20]	; (80068b8 <_svfiprintf_r+0x1f4>)
 80068a2:	a904      	add	r1, sp, #16
 80068a4:	4638      	mov	r0, r7
 80068a6:	f7fe f98f 	bl	8004bc8 <_printf_i>
 80068aa:	e7eb      	b.n	8006884 <_svfiprintf_r+0x1c0>
 80068ac:	080073a4 	.word	0x080073a4
 80068b0:	080073ae 	.word	0x080073ae
 80068b4:	080046b9 	.word	0x080046b9
 80068b8:	08006611 	.word	0x08006611
 80068bc:	080073aa 	.word	0x080073aa

080068c0 <__sflush_r>:
 80068c0:	898a      	ldrh	r2, [r1, #12]
 80068c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068c6:	4605      	mov	r5, r0
 80068c8:	0710      	lsls	r0, r2, #28
 80068ca:	460c      	mov	r4, r1
 80068cc:	d458      	bmi.n	8006980 <__sflush_r+0xc0>
 80068ce:	684b      	ldr	r3, [r1, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	dc05      	bgt.n	80068e0 <__sflush_r+0x20>
 80068d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	dc02      	bgt.n	80068e0 <__sflush_r+0x20>
 80068da:	2000      	movs	r0, #0
 80068dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068e2:	2e00      	cmp	r6, #0
 80068e4:	d0f9      	beq.n	80068da <__sflush_r+0x1a>
 80068e6:	2300      	movs	r3, #0
 80068e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80068ec:	682f      	ldr	r7, [r5, #0]
 80068ee:	6a21      	ldr	r1, [r4, #32]
 80068f0:	602b      	str	r3, [r5, #0]
 80068f2:	d032      	beq.n	800695a <__sflush_r+0x9a>
 80068f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80068f6:	89a3      	ldrh	r3, [r4, #12]
 80068f8:	075a      	lsls	r2, r3, #29
 80068fa:	d505      	bpl.n	8006908 <__sflush_r+0x48>
 80068fc:	6863      	ldr	r3, [r4, #4]
 80068fe:	1ac0      	subs	r0, r0, r3
 8006900:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006902:	b10b      	cbz	r3, 8006908 <__sflush_r+0x48>
 8006904:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006906:	1ac0      	subs	r0, r0, r3
 8006908:	2300      	movs	r3, #0
 800690a:	4602      	mov	r2, r0
 800690c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800690e:	6a21      	ldr	r1, [r4, #32]
 8006910:	4628      	mov	r0, r5
 8006912:	47b0      	blx	r6
 8006914:	1c43      	adds	r3, r0, #1
 8006916:	89a3      	ldrh	r3, [r4, #12]
 8006918:	d106      	bne.n	8006928 <__sflush_r+0x68>
 800691a:	6829      	ldr	r1, [r5, #0]
 800691c:	291d      	cmp	r1, #29
 800691e:	d82b      	bhi.n	8006978 <__sflush_r+0xb8>
 8006920:	4a29      	ldr	r2, [pc, #164]	; (80069c8 <__sflush_r+0x108>)
 8006922:	410a      	asrs	r2, r1
 8006924:	07d6      	lsls	r6, r2, #31
 8006926:	d427      	bmi.n	8006978 <__sflush_r+0xb8>
 8006928:	2200      	movs	r2, #0
 800692a:	6062      	str	r2, [r4, #4]
 800692c:	04d9      	lsls	r1, r3, #19
 800692e:	6922      	ldr	r2, [r4, #16]
 8006930:	6022      	str	r2, [r4, #0]
 8006932:	d504      	bpl.n	800693e <__sflush_r+0x7e>
 8006934:	1c42      	adds	r2, r0, #1
 8006936:	d101      	bne.n	800693c <__sflush_r+0x7c>
 8006938:	682b      	ldr	r3, [r5, #0]
 800693a:	b903      	cbnz	r3, 800693e <__sflush_r+0x7e>
 800693c:	6560      	str	r0, [r4, #84]	; 0x54
 800693e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006940:	602f      	str	r7, [r5, #0]
 8006942:	2900      	cmp	r1, #0
 8006944:	d0c9      	beq.n	80068da <__sflush_r+0x1a>
 8006946:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800694a:	4299      	cmp	r1, r3
 800694c:	d002      	beq.n	8006954 <__sflush_r+0x94>
 800694e:	4628      	mov	r0, r5
 8006950:	f7ff f9e2 	bl	8005d18 <_free_r>
 8006954:	2000      	movs	r0, #0
 8006956:	6360      	str	r0, [r4, #52]	; 0x34
 8006958:	e7c0      	b.n	80068dc <__sflush_r+0x1c>
 800695a:	2301      	movs	r3, #1
 800695c:	4628      	mov	r0, r5
 800695e:	47b0      	blx	r6
 8006960:	1c41      	adds	r1, r0, #1
 8006962:	d1c8      	bne.n	80068f6 <__sflush_r+0x36>
 8006964:	682b      	ldr	r3, [r5, #0]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d0c5      	beq.n	80068f6 <__sflush_r+0x36>
 800696a:	2b1d      	cmp	r3, #29
 800696c:	d001      	beq.n	8006972 <__sflush_r+0xb2>
 800696e:	2b16      	cmp	r3, #22
 8006970:	d101      	bne.n	8006976 <__sflush_r+0xb6>
 8006972:	602f      	str	r7, [r5, #0]
 8006974:	e7b1      	b.n	80068da <__sflush_r+0x1a>
 8006976:	89a3      	ldrh	r3, [r4, #12]
 8006978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800697c:	81a3      	strh	r3, [r4, #12]
 800697e:	e7ad      	b.n	80068dc <__sflush_r+0x1c>
 8006980:	690f      	ldr	r7, [r1, #16]
 8006982:	2f00      	cmp	r7, #0
 8006984:	d0a9      	beq.n	80068da <__sflush_r+0x1a>
 8006986:	0793      	lsls	r3, r2, #30
 8006988:	680e      	ldr	r6, [r1, #0]
 800698a:	bf08      	it	eq
 800698c:	694b      	ldreq	r3, [r1, #20]
 800698e:	600f      	str	r7, [r1, #0]
 8006990:	bf18      	it	ne
 8006992:	2300      	movne	r3, #0
 8006994:	eba6 0807 	sub.w	r8, r6, r7
 8006998:	608b      	str	r3, [r1, #8]
 800699a:	f1b8 0f00 	cmp.w	r8, #0
 800699e:	dd9c      	ble.n	80068da <__sflush_r+0x1a>
 80069a0:	6a21      	ldr	r1, [r4, #32]
 80069a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80069a4:	4643      	mov	r3, r8
 80069a6:	463a      	mov	r2, r7
 80069a8:	4628      	mov	r0, r5
 80069aa:	47b0      	blx	r6
 80069ac:	2800      	cmp	r0, #0
 80069ae:	dc06      	bgt.n	80069be <__sflush_r+0xfe>
 80069b0:	89a3      	ldrh	r3, [r4, #12]
 80069b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069b6:	81a3      	strh	r3, [r4, #12]
 80069b8:	f04f 30ff 	mov.w	r0, #4294967295
 80069bc:	e78e      	b.n	80068dc <__sflush_r+0x1c>
 80069be:	4407      	add	r7, r0
 80069c0:	eba8 0800 	sub.w	r8, r8, r0
 80069c4:	e7e9      	b.n	800699a <__sflush_r+0xda>
 80069c6:	bf00      	nop
 80069c8:	dfbffffe 	.word	0xdfbffffe

080069cc <_fflush_r>:
 80069cc:	b538      	push	{r3, r4, r5, lr}
 80069ce:	690b      	ldr	r3, [r1, #16]
 80069d0:	4605      	mov	r5, r0
 80069d2:	460c      	mov	r4, r1
 80069d4:	b913      	cbnz	r3, 80069dc <_fflush_r+0x10>
 80069d6:	2500      	movs	r5, #0
 80069d8:	4628      	mov	r0, r5
 80069da:	bd38      	pop	{r3, r4, r5, pc}
 80069dc:	b118      	cbz	r0, 80069e6 <_fflush_r+0x1a>
 80069de:	6a03      	ldr	r3, [r0, #32]
 80069e0:	b90b      	cbnz	r3, 80069e6 <_fflush_r+0x1a>
 80069e2:	f7fe fa8d 	bl	8004f00 <__sinit>
 80069e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d0f3      	beq.n	80069d6 <_fflush_r+0xa>
 80069ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80069f0:	07d0      	lsls	r0, r2, #31
 80069f2:	d404      	bmi.n	80069fe <_fflush_r+0x32>
 80069f4:	0599      	lsls	r1, r3, #22
 80069f6:	d402      	bmi.n	80069fe <_fflush_r+0x32>
 80069f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069fa:	f7fe fb97 	bl	800512c <__retarget_lock_acquire_recursive>
 80069fe:	4628      	mov	r0, r5
 8006a00:	4621      	mov	r1, r4
 8006a02:	f7ff ff5d 	bl	80068c0 <__sflush_r>
 8006a06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a08:	07da      	lsls	r2, r3, #31
 8006a0a:	4605      	mov	r5, r0
 8006a0c:	d4e4      	bmi.n	80069d8 <_fflush_r+0xc>
 8006a0e:	89a3      	ldrh	r3, [r4, #12]
 8006a10:	059b      	lsls	r3, r3, #22
 8006a12:	d4e1      	bmi.n	80069d8 <_fflush_r+0xc>
 8006a14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a16:	f7fe fb8a 	bl	800512e <__retarget_lock_release_recursive>
 8006a1a:	e7dd      	b.n	80069d8 <_fflush_r+0xc>

08006a1c <memmove>:
 8006a1c:	4288      	cmp	r0, r1
 8006a1e:	b510      	push	{r4, lr}
 8006a20:	eb01 0402 	add.w	r4, r1, r2
 8006a24:	d902      	bls.n	8006a2c <memmove+0x10>
 8006a26:	4284      	cmp	r4, r0
 8006a28:	4623      	mov	r3, r4
 8006a2a:	d807      	bhi.n	8006a3c <memmove+0x20>
 8006a2c:	1e43      	subs	r3, r0, #1
 8006a2e:	42a1      	cmp	r1, r4
 8006a30:	d008      	beq.n	8006a44 <memmove+0x28>
 8006a32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a3a:	e7f8      	b.n	8006a2e <memmove+0x12>
 8006a3c:	4402      	add	r2, r0
 8006a3e:	4601      	mov	r1, r0
 8006a40:	428a      	cmp	r2, r1
 8006a42:	d100      	bne.n	8006a46 <memmove+0x2a>
 8006a44:	bd10      	pop	{r4, pc}
 8006a46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a4e:	e7f7      	b.n	8006a40 <memmove+0x24>

08006a50 <_sbrk_r>:
 8006a50:	b538      	push	{r3, r4, r5, lr}
 8006a52:	4d06      	ldr	r5, [pc, #24]	; (8006a6c <_sbrk_r+0x1c>)
 8006a54:	2300      	movs	r3, #0
 8006a56:	4604      	mov	r4, r0
 8006a58:	4608      	mov	r0, r1
 8006a5a:	602b      	str	r3, [r5, #0]
 8006a5c:	f7fa fb1c 	bl	8001098 <_sbrk>
 8006a60:	1c43      	adds	r3, r0, #1
 8006a62:	d102      	bne.n	8006a6a <_sbrk_r+0x1a>
 8006a64:	682b      	ldr	r3, [r5, #0]
 8006a66:	b103      	cbz	r3, 8006a6a <_sbrk_r+0x1a>
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	bd38      	pop	{r3, r4, r5, pc}
 8006a6c:	20000528 	.word	0x20000528

08006a70 <memcpy>:
 8006a70:	440a      	add	r2, r1
 8006a72:	4291      	cmp	r1, r2
 8006a74:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a78:	d100      	bne.n	8006a7c <memcpy+0xc>
 8006a7a:	4770      	bx	lr
 8006a7c:	b510      	push	{r4, lr}
 8006a7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a86:	4291      	cmp	r1, r2
 8006a88:	d1f9      	bne.n	8006a7e <memcpy+0xe>
 8006a8a:	bd10      	pop	{r4, pc}

08006a8c <__assert_func>:
 8006a8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a8e:	4614      	mov	r4, r2
 8006a90:	461a      	mov	r2, r3
 8006a92:	4b09      	ldr	r3, [pc, #36]	; (8006ab8 <__assert_func+0x2c>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4605      	mov	r5, r0
 8006a98:	68d8      	ldr	r0, [r3, #12]
 8006a9a:	b14c      	cbz	r4, 8006ab0 <__assert_func+0x24>
 8006a9c:	4b07      	ldr	r3, [pc, #28]	; (8006abc <__assert_func+0x30>)
 8006a9e:	9100      	str	r1, [sp, #0]
 8006aa0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006aa4:	4906      	ldr	r1, [pc, #24]	; (8006ac0 <__assert_func+0x34>)
 8006aa6:	462b      	mov	r3, r5
 8006aa8:	f000 f872 	bl	8006b90 <fiprintf>
 8006aac:	f000 f882 	bl	8006bb4 <abort>
 8006ab0:	4b04      	ldr	r3, [pc, #16]	; (8006ac4 <__assert_func+0x38>)
 8006ab2:	461c      	mov	r4, r3
 8006ab4:	e7f3      	b.n	8006a9e <__assert_func+0x12>
 8006ab6:	bf00      	nop
 8006ab8:	20000064 	.word	0x20000064
 8006abc:	080073bf 	.word	0x080073bf
 8006ac0:	080073cc 	.word	0x080073cc
 8006ac4:	080073fa 	.word	0x080073fa

08006ac8 <_calloc_r>:
 8006ac8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006aca:	fba1 2402 	umull	r2, r4, r1, r2
 8006ace:	b94c      	cbnz	r4, 8006ae4 <_calloc_r+0x1c>
 8006ad0:	4611      	mov	r1, r2
 8006ad2:	9201      	str	r2, [sp, #4]
 8006ad4:	f7ff f994 	bl	8005e00 <_malloc_r>
 8006ad8:	9a01      	ldr	r2, [sp, #4]
 8006ada:	4605      	mov	r5, r0
 8006adc:	b930      	cbnz	r0, 8006aec <_calloc_r+0x24>
 8006ade:	4628      	mov	r0, r5
 8006ae0:	b003      	add	sp, #12
 8006ae2:	bd30      	pop	{r4, r5, pc}
 8006ae4:	220c      	movs	r2, #12
 8006ae6:	6002      	str	r2, [r0, #0]
 8006ae8:	2500      	movs	r5, #0
 8006aea:	e7f8      	b.n	8006ade <_calloc_r+0x16>
 8006aec:	4621      	mov	r1, r4
 8006aee:	f7fe faa0 	bl	8005032 <memset>
 8006af2:	e7f4      	b.n	8006ade <_calloc_r+0x16>

08006af4 <__ascii_mbtowc>:
 8006af4:	b082      	sub	sp, #8
 8006af6:	b901      	cbnz	r1, 8006afa <__ascii_mbtowc+0x6>
 8006af8:	a901      	add	r1, sp, #4
 8006afa:	b142      	cbz	r2, 8006b0e <__ascii_mbtowc+0x1a>
 8006afc:	b14b      	cbz	r3, 8006b12 <__ascii_mbtowc+0x1e>
 8006afe:	7813      	ldrb	r3, [r2, #0]
 8006b00:	600b      	str	r3, [r1, #0]
 8006b02:	7812      	ldrb	r2, [r2, #0]
 8006b04:	1e10      	subs	r0, r2, #0
 8006b06:	bf18      	it	ne
 8006b08:	2001      	movne	r0, #1
 8006b0a:	b002      	add	sp, #8
 8006b0c:	4770      	bx	lr
 8006b0e:	4610      	mov	r0, r2
 8006b10:	e7fb      	b.n	8006b0a <__ascii_mbtowc+0x16>
 8006b12:	f06f 0001 	mvn.w	r0, #1
 8006b16:	e7f8      	b.n	8006b0a <__ascii_mbtowc+0x16>

08006b18 <_realloc_r>:
 8006b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b1c:	4680      	mov	r8, r0
 8006b1e:	4614      	mov	r4, r2
 8006b20:	460e      	mov	r6, r1
 8006b22:	b921      	cbnz	r1, 8006b2e <_realloc_r+0x16>
 8006b24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b28:	4611      	mov	r1, r2
 8006b2a:	f7ff b969 	b.w	8005e00 <_malloc_r>
 8006b2e:	b92a      	cbnz	r2, 8006b3c <_realloc_r+0x24>
 8006b30:	f7ff f8f2 	bl	8005d18 <_free_r>
 8006b34:	4625      	mov	r5, r4
 8006b36:	4628      	mov	r0, r5
 8006b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b3c:	f000 f841 	bl	8006bc2 <_malloc_usable_size_r>
 8006b40:	4284      	cmp	r4, r0
 8006b42:	4607      	mov	r7, r0
 8006b44:	d802      	bhi.n	8006b4c <_realloc_r+0x34>
 8006b46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006b4a:	d812      	bhi.n	8006b72 <_realloc_r+0x5a>
 8006b4c:	4621      	mov	r1, r4
 8006b4e:	4640      	mov	r0, r8
 8006b50:	f7ff f956 	bl	8005e00 <_malloc_r>
 8006b54:	4605      	mov	r5, r0
 8006b56:	2800      	cmp	r0, #0
 8006b58:	d0ed      	beq.n	8006b36 <_realloc_r+0x1e>
 8006b5a:	42bc      	cmp	r4, r7
 8006b5c:	4622      	mov	r2, r4
 8006b5e:	4631      	mov	r1, r6
 8006b60:	bf28      	it	cs
 8006b62:	463a      	movcs	r2, r7
 8006b64:	f7ff ff84 	bl	8006a70 <memcpy>
 8006b68:	4631      	mov	r1, r6
 8006b6a:	4640      	mov	r0, r8
 8006b6c:	f7ff f8d4 	bl	8005d18 <_free_r>
 8006b70:	e7e1      	b.n	8006b36 <_realloc_r+0x1e>
 8006b72:	4635      	mov	r5, r6
 8006b74:	e7df      	b.n	8006b36 <_realloc_r+0x1e>

08006b76 <__ascii_wctomb>:
 8006b76:	b149      	cbz	r1, 8006b8c <__ascii_wctomb+0x16>
 8006b78:	2aff      	cmp	r2, #255	; 0xff
 8006b7a:	bf85      	ittet	hi
 8006b7c:	238a      	movhi	r3, #138	; 0x8a
 8006b7e:	6003      	strhi	r3, [r0, #0]
 8006b80:	700a      	strbls	r2, [r1, #0]
 8006b82:	f04f 30ff 	movhi.w	r0, #4294967295
 8006b86:	bf98      	it	ls
 8006b88:	2001      	movls	r0, #1
 8006b8a:	4770      	bx	lr
 8006b8c:	4608      	mov	r0, r1
 8006b8e:	4770      	bx	lr

08006b90 <fiprintf>:
 8006b90:	b40e      	push	{r1, r2, r3}
 8006b92:	b503      	push	{r0, r1, lr}
 8006b94:	4601      	mov	r1, r0
 8006b96:	ab03      	add	r3, sp, #12
 8006b98:	4805      	ldr	r0, [pc, #20]	; (8006bb0 <fiprintf+0x20>)
 8006b9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b9e:	6800      	ldr	r0, [r0, #0]
 8006ba0:	9301      	str	r3, [sp, #4]
 8006ba2:	f000 f83f 	bl	8006c24 <_vfiprintf_r>
 8006ba6:	b002      	add	sp, #8
 8006ba8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bac:	b003      	add	sp, #12
 8006bae:	4770      	bx	lr
 8006bb0:	20000064 	.word	0x20000064

08006bb4 <abort>:
 8006bb4:	b508      	push	{r3, lr}
 8006bb6:	2006      	movs	r0, #6
 8006bb8:	f000 fa0c 	bl	8006fd4 <raise>
 8006bbc:	2001      	movs	r0, #1
 8006bbe:	f7fa f9f3 	bl	8000fa8 <_exit>

08006bc2 <_malloc_usable_size_r>:
 8006bc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bc6:	1f18      	subs	r0, r3, #4
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	bfbc      	itt	lt
 8006bcc:	580b      	ldrlt	r3, [r1, r0]
 8006bce:	18c0      	addlt	r0, r0, r3
 8006bd0:	4770      	bx	lr

08006bd2 <__sfputc_r>:
 8006bd2:	6893      	ldr	r3, [r2, #8]
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	b410      	push	{r4}
 8006bda:	6093      	str	r3, [r2, #8]
 8006bdc:	da08      	bge.n	8006bf0 <__sfputc_r+0x1e>
 8006bde:	6994      	ldr	r4, [r2, #24]
 8006be0:	42a3      	cmp	r3, r4
 8006be2:	db01      	blt.n	8006be8 <__sfputc_r+0x16>
 8006be4:	290a      	cmp	r1, #10
 8006be6:	d103      	bne.n	8006bf0 <__sfputc_r+0x1e>
 8006be8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bec:	f000 b934 	b.w	8006e58 <__swbuf_r>
 8006bf0:	6813      	ldr	r3, [r2, #0]
 8006bf2:	1c58      	adds	r0, r3, #1
 8006bf4:	6010      	str	r0, [r2, #0]
 8006bf6:	7019      	strb	r1, [r3, #0]
 8006bf8:	4608      	mov	r0, r1
 8006bfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <__sfputs_r>:
 8006c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c02:	4606      	mov	r6, r0
 8006c04:	460f      	mov	r7, r1
 8006c06:	4614      	mov	r4, r2
 8006c08:	18d5      	adds	r5, r2, r3
 8006c0a:	42ac      	cmp	r4, r5
 8006c0c:	d101      	bne.n	8006c12 <__sfputs_r+0x12>
 8006c0e:	2000      	movs	r0, #0
 8006c10:	e007      	b.n	8006c22 <__sfputs_r+0x22>
 8006c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c16:	463a      	mov	r2, r7
 8006c18:	4630      	mov	r0, r6
 8006c1a:	f7ff ffda 	bl	8006bd2 <__sfputc_r>
 8006c1e:	1c43      	adds	r3, r0, #1
 8006c20:	d1f3      	bne.n	8006c0a <__sfputs_r+0xa>
 8006c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006c24 <_vfiprintf_r>:
 8006c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c28:	460d      	mov	r5, r1
 8006c2a:	b09d      	sub	sp, #116	; 0x74
 8006c2c:	4614      	mov	r4, r2
 8006c2e:	4698      	mov	r8, r3
 8006c30:	4606      	mov	r6, r0
 8006c32:	b118      	cbz	r0, 8006c3c <_vfiprintf_r+0x18>
 8006c34:	6a03      	ldr	r3, [r0, #32]
 8006c36:	b90b      	cbnz	r3, 8006c3c <_vfiprintf_r+0x18>
 8006c38:	f7fe f962 	bl	8004f00 <__sinit>
 8006c3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c3e:	07d9      	lsls	r1, r3, #31
 8006c40:	d405      	bmi.n	8006c4e <_vfiprintf_r+0x2a>
 8006c42:	89ab      	ldrh	r3, [r5, #12]
 8006c44:	059a      	lsls	r2, r3, #22
 8006c46:	d402      	bmi.n	8006c4e <_vfiprintf_r+0x2a>
 8006c48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c4a:	f7fe fa6f 	bl	800512c <__retarget_lock_acquire_recursive>
 8006c4e:	89ab      	ldrh	r3, [r5, #12]
 8006c50:	071b      	lsls	r3, r3, #28
 8006c52:	d501      	bpl.n	8006c58 <_vfiprintf_r+0x34>
 8006c54:	692b      	ldr	r3, [r5, #16]
 8006c56:	b99b      	cbnz	r3, 8006c80 <_vfiprintf_r+0x5c>
 8006c58:	4629      	mov	r1, r5
 8006c5a:	4630      	mov	r0, r6
 8006c5c:	f000 f93a 	bl	8006ed4 <__swsetup_r>
 8006c60:	b170      	cbz	r0, 8006c80 <_vfiprintf_r+0x5c>
 8006c62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c64:	07dc      	lsls	r4, r3, #31
 8006c66:	d504      	bpl.n	8006c72 <_vfiprintf_r+0x4e>
 8006c68:	f04f 30ff 	mov.w	r0, #4294967295
 8006c6c:	b01d      	add	sp, #116	; 0x74
 8006c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c72:	89ab      	ldrh	r3, [r5, #12]
 8006c74:	0598      	lsls	r0, r3, #22
 8006c76:	d4f7      	bmi.n	8006c68 <_vfiprintf_r+0x44>
 8006c78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c7a:	f7fe fa58 	bl	800512e <__retarget_lock_release_recursive>
 8006c7e:	e7f3      	b.n	8006c68 <_vfiprintf_r+0x44>
 8006c80:	2300      	movs	r3, #0
 8006c82:	9309      	str	r3, [sp, #36]	; 0x24
 8006c84:	2320      	movs	r3, #32
 8006c86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c8e:	2330      	movs	r3, #48	; 0x30
 8006c90:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006e44 <_vfiprintf_r+0x220>
 8006c94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c98:	f04f 0901 	mov.w	r9, #1
 8006c9c:	4623      	mov	r3, r4
 8006c9e:	469a      	mov	sl, r3
 8006ca0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ca4:	b10a      	cbz	r2, 8006caa <_vfiprintf_r+0x86>
 8006ca6:	2a25      	cmp	r2, #37	; 0x25
 8006ca8:	d1f9      	bne.n	8006c9e <_vfiprintf_r+0x7a>
 8006caa:	ebba 0b04 	subs.w	fp, sl, r4
 8006cae:	d00b      	beq.n	8006cc8 <_vfiprintf_r+0xa4>
 8006cb0:	465b      	mov	r3, fp
 8006cb2:	4622      	mov	r2, r4
 8006cb4:	4629      	mov	r1, r5
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	f7ff ffa2 	bl	8006c00 <__sfputs_r>
 8006cbc:	3001      	adds	r0, #1
 8006cbe:	f000 80a9 	beq.w	8006e14 <_vfiprintf_r+0x1f0>
 8006cc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cc4:	445a      	add	r2, fp
 8006cc6:	9209      	str	r2, [sp, #36]	; 0x24
 8006cc8:	f89a 3000 	ldrb.w	r3, [sl]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f000 80a1 	beq.w	8006e14 <_vfiprintf_r+0x1f0>
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006cd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006cdc:	f10a 0a01 	add.w	sl, sl, #1
 8006ce0:	9304      	str	r3, [sp, #16]
 8006ce2:	9307      	str	r3, [sp, #28]
 8006ce4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ce8:	931a      	str	r3, [sp, #104]	; 0x68
 8006cea:	4654      	mov	r4, sl
 8006cec:	2205      	movs	r2, #5
 8006cee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf2:	4854      	ldr	r0, [pc, #336]	; (8006e44 <_vfiprintf_r+0x220>)
 8006cf4:	f7f9 faa4 	bl	8000240 <memchr>
 8006cf8:	9a04      	ldr	r2, [sp, #16]
 8006cfa:	b9d8      	cbnz	r0, 8006d34 <_vfiprintf_r+0x110>
 8006cfc:	06d1      	lsls	r1, r2, #27
 8006cfe:	bf44      	itt	mi
 8006d00:	2320      	movmi	r3, #32
 8006d02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d06:	0713      	lsls	r3, r2, #28
 8006d08:	bf44      	itt	mi
 8006d0a:	232b      	movmi	r3, #43	; 0x2b
 8006d0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d10:	f89a 3000 	ldrb.w	r3, [sl]
 8006d14:	2b2a      	cmp	r3, #42	; 0x2a
 8006d16:	d015      	beq.n	8006d44 <_vfiprintf_r+0x120>
 8006d18:	9a07      	ldr	r2, [sp, #28]
 8006d1a:	4654      	mov	r4, sl
 8006d1c:	2000      	movs	r0, #0
 8006d1e:	f04f 0c0a 	mov.w	ip, #10
 8006d22:	4621      	mov	r1, r4
 8006d24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d28:	3b30      	subs	r3, #48	; 0x30
 8006d2a:	2b09      	cmp	r3, #9
 8006d2c:	d94d      	bls.n	8006dca <_vfiprintf_r+0x1a6>
 8006d2e:	b1b0      	cbz	r0, 8006d5e <_vfiprintf_r+0x13a>
 8006d30:	9207      	str	r2, [sp, #28]
 8006d32:	e014      	b.n	8006d5e <_vfiprintf_r+0x13a>
 8006d34:	eba0 0308 	sub.w	r3, r0, r8
 8006d38:	fa09 f303 	lsl.w	r3, r9, r3
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	9304      	str	r3, [sp, #16]
 8006d40:	46a2      	mov	sl, r4
 8006d42:	e7d2      	b.n	8006cea <_vfiprintf_r+0xc6>
 8006d44:	9b03      	ldr	r3, [sp, #12]
 8006d46:	1d19      	adds	r1, r3, #4
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	9103      	str	r1, [sp, #12]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	bfbb      	ittet	lt
 8006d50:	425b      	neglt	r3, r3
 8006d52:	f042 0202 	orrlt.w	r2, r2, #2
 8006d56:	9307      	strge	r3, [sp, #28]
 8006d58:	9307      	strlt	r3, [sp, #28]
 8006d5a:	bfb8      	it	lt
 8006d5c:	9204      	strlt	r2, [sp, #16]
 8006d5e:	7823      	ldrb	r3, [r4, #0]
 8006d60:	2b2e      	cmp	r3, #46	; 0x2e
 8006d62:	d10c      	bne.n	8006d7e <_vfiprintf_r+0x15a>
 8006d64:	7863      	ldrb	r3, [r4, #1]
 8006d66:	2b2a      	cmp	r3, #42	; 0x2a
 8006d68:	d134      	bne.n	8006dd4 <_vfiprintf_r+0x1b0>
 8006d6a:	9b03      	ldr	r3, [sp, #12]
 8006d6c:	1d1a      	adds	r2, r3, #4
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	9203      	str	r2, [sp, #12]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	bfb8      	it	lt
 8006d76:	f04f 33ff 	movlt.w	r3, #4294967295
 8006d7a:	3402      	adds	r4, #2
 8006d7c:	9305      	str	r3, [sp, #20]
 8006d7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006e54 <_vfiprintf_r+0x230>
 8006d82:	7821      	ldrb	r1, [r4, #0]
 8006d84:	2203      	movs	r2, #3
 8006d86:	4650      	mov	r0, sl
 8006d88:	f7f9 fa5a 	bl	8000240 <memchr>
 8006d8c:	b138      	cbz	r0, 8006d9e <_vfiprintf_r+0x17a>
 8006d8e:	9b04      	ldr	r3, [sp, #16]
 8006d90:	eba0 000a 	sub.w	r0, r0, sl
 8006d94:	2240      	movs	r2, #64	; 0x40
 8006d96:	4082      	lsls	r2, r0
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	3401      	adds	r4, #1
 8006d9c:	9304      	str	r3, [sp, #16]
 8006d9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006da2:	4829      	ldr	r0, [pc, #164]	; (8006e48 <_vfiprintf_r+0x224>)
 8006da4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006da8:	2206      	movs	r2, #6
 8006daa:	f7f9 fa49 	bl	8000240 <memchr>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	d03f      	beq.n	8006e32 <_vfiprintf_r+0x20e>
 8006db2:	4b26      	ldr	r3, [pc, #152]	; (8006e4c <_vfiprintf_r+0x228>)
 8006db4:	bb1b      	cbnz	r3, 8006dfe <_vfiprintf_r+0x1da>
 8006db6:	9b03      	ldr	r3, [sp, #12]
 8006db8:	3307      	adds	r3, #7
 8006dba:	f023 0307 	bic.w	r3, r3, #7
 8006dbe:	3308      	adds	r3, #8
 8006dc0:	9303      	str	r3, [sp, #12]
 8006dc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dc4:	443b      	add	r3, r7
 8006dc6:	9309      	str	r3, [sp, #36]	; 0x24
 8006dc8:	e768      	b.n	8006c9c <_vfiprintf_r+0x78>
 8006dca:	fb0c 3202 	mla	r2, ip, r2, r3
 8006dce:	460c      	mov	r4, r1
 8006dd0:	2001      	movs	r0, #1
 8006dd2:	e7a6      	b.n	8006d22 <_vfiprintf_r+0xfe>
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	3401      	adds	r4, #1
 8006dd8:	9305      	str	r3, [sp, #20]
 8006dda:	4619      	mov	r1, r3
 8006ddc:	f04f 0c0a 	mov.w	ip, #10
 8006de0:	4620      	mov	r0, r4
 8006de2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006de6:	3a30      	subs	r2, #48	; 0x30
 8006de8:	2a09      	cmp	r2, #9
 8006dea:	d903      	bls.n	8006df4 <_vfiprintf_r+0x1d0>
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d0c6      	beq.n	8006d7e <_vfiprintf_r+0x15a>
 8006df0:	9105      	str	r1, [sp, #20]
 8006df2:	e7c4      	b.n	8006d7e <_vfiprintf_r+0x15a>
 8006df4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006df8:	4604      	mov	r4, r0
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e7f0      	b.n	8006de0 <_vfiprintf_r+0x1bc>
 8006dfe:	ab03      	add	r3, sp, #12
 8006e00:	9300      	str	r3, [sp, #0]
 8006e02:	462a      	mov	r2, r5
 8006e04:	4b12      	ldr	r3, [pc, #72]	; (8006e50 <_vfiprintf_r+0x22c>)
 8006e06:	a904      	add	r1, sp, #16
 8006e08:	4630      	mov	r0, r6
 8006e0a:	f7fd fc55 	bl	80046b8 <_printf_float>
 8006e0e:	4607      	mov	r7, r0
 8006e10:	1c78      	adds	r0, r7, #1
 8006e12:	d1d6      	bne.n	8006dc2 <_vfiprintf_r+0x19e>
 8006e14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e16:	07d9      	lsls	r1, r3, #31
 8006e18:	d405      	bmi.n	8006e26 <_vfiprintf_r+0x202>
 8006e1a:	89ab      	ldrh	r3, [r5, #12]
 8006e1c:	059a      	lsls	r2, r3, #22
 8006e1e:	d402      	bmi.n	8006e26 <_vfiprintf_r+0x202>
 8006e20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e22:	f7fe f984 	bl	800512e <__retarget_lock_release_recursive>
 8006e26:	89ab      	ldrh	r3, [r5, #12]
 8006e28:	065b      	lsls	r3, r3, #25
 8006e2a:	f53f af1d 	bmi.w	8006c68 <_vfiprintf_r+0x44>
 8006e2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e30:	e71c      	b.n	8006c6c <_vfiprintf_r+0x48>
 8006e32:	ab03      	add	r3, sp, #12
 8006e34:	9300      	str	r3, [sp, #0]
 8006e36:	462a      	mov	r2, r5
 8006e38:	4b05      	ldr	r3, [pc, #20]	; (8006e50 <_vfiprintf_r+0x22c>)
 8006e3a:	a904      	add	r1, sp, #16
 8006e3c:	4630      	mov	r0, r6
 8006e3e:	f7fd fec3 	bl	8004bc8 <_printf_i>
 8006e42:	e7e4      	b.n	8006e0e <_vfiprintf_r+0x1ea>
 8006e44:	080073a4 	.word	0x080073a4
 8006e48:	080073ae 	.word	0x080073ae
 8006e4c:	080046b9 	.word	0x080046b9
 8006e50:	08006c01 	.word	0x08006c01
 8006e54:	080073aa 	.word	0x080073aa

08006e58 <__swbuf_r>:
 8006e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e5a:	460e      	mov	r6, r1
 8006e5c:	4614      	mov	r4, r2
 8006e5e:	4605      	mov	r5, r0
 8006e60:	b118      	cbz	r0, 8006e6a <__swbuf_r+0x12>
 8006e62:	6a03      	ldr	r3, [r0, #32]
 8006e64:	b90b      	cbnz	r3, 8006e6a <__swbuf_r+0x12>
 8006e66:	f7fe f84b 	bl	8004f00 <__sinit>
 8006e6a:	69a3      	ldr	r3, [r4, #24]
 8006e6c:	60a3      	str	r3, [r4, #8]
 8006e6e:	89a3      	ldrh	r3, [r4, #12]
 8006e70:	071a      	lsls	r2, r3, #28
 8006e72:	d525      	bpl.n	8006ec0 <__swbuf_r+0x68>
 8006e74:	6923      	ldr	r3, [r4, #16]
 8006e76:	b31b      	cbz	r3, 8006ec0 <__swbuf_r+0x68>
 8006e78:	6823      	ldr	r3, [r4, #0]
 8006e7a:	6922      	ldr	r2, [r4, #16]
 8006e7c:	1a98      	subs	r0, r3, r2
 8006e7e:	6963      	ldr	r3, [r4, #20]
 8006e80:	b2f6      	uxtb	r6, r6
 8006e82:	4283      	cmp	r3, r0
 8006e84:	4637      	mov	r7, r6
 8006e86:	dc04      	bgt.n	8006e92 <__swbuf_r+0x3a>
 8006e88:	4621      	mov	r1, r4
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	f7ff fd9e 	bl	80069cc <_fflush_r>
 8006e90:	b9e0      	cbnz	r0, 8006ecc <__swbuf_r+0x74>
 8006e92:	68a3      	ldr	r3, [r4, #8]
 8006e94:	3b01      	subs	r3, #1
 8006e96:	60a3      	str	r3, [r4, #8]
 8006e98:	6823      	ldr	r3, [r4, #0]
 8006e9a:	1c5a      	adds	r2, r3, #1
 8006e9c:	6022      	str	r2, [r4, #0]
 8006e9e:	701e      	strb	r6, [r3, #0]
 8006ea0:	6962      	ldr	r2, [r4, #20]
 8006ea2:	1c43      	adds	r3, r0, #1
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d004      	beq.n	8006eb2 <__swbuf_r+0x5a>
 8006ea8:	89a3      	ldrh	r3, [r4, #12]
 8006eaa:	07db      	lsls	r3, r3, #31
 8006eac:	d506      	bpl.n	8006ebc <__swbuf_r+0x64>
 8006eae:	2e0a      	cmp	r6, #10
 8006eb0:	d104      	bne.n	8006ebc <__swbuf_r+0x64>
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	4628      	mov	r0, r5
 8006eb6:	f7ff fd89 	bl	80069cc <_fflush_r>
 8006eba:	b938      	cbnz	r0, 8006ecc <__swbuf_r+0x74>
 8006ebc:	4638      	mov	r0, r7
 8006ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ec0:	4621      	mov	r1, r4
 8006ec2:	4628      	mov	r0, r5
 8006ec4:	f000 f806 	bl	8006ed4 <__swsetup_r>
 8006ec8:	2800      	cmp	r0, #0
 8006eca:	d0d5      	beq.n	8006e78 <__swbuf_r+0x20>
 8006ecc:	f04f 37ff 	mov.w	r7, #4294967295
 8006ed0:	e7f4      	b.n	8006ebc <__swbuf_r+0x64>
	...

08006ed4 <__swsetup_r>:
 8006ed4:	b538      	push	{r3, r4, r5, lr}
 8006ed6:	4b2a      	ldr	r3, [pc, #168]	; (8006f80 <__swsetup_r+0xac>)
 8006ed8:	4605      	mov	r5, r0
 8006eda:	6818      	ldr	r0, [r3, #0]
 8006edc:	460c      	mov	r4, r1
 8006ede:	b118      	cbz	r0, 8006ee8 <__swsetup_r+0x14>
 8006ee0:	6a03      	ldr	r3, [r0, #32]
 8006ee2:	b90b      	cbnz	r3, 8006ee8 <__swsetup_r+0x14>
 8006ee4:	f7fe f80c 	bl	8004f00 <__sinit>
 8006ee8:	89a3      	ldrh	r3, [r4, #12]
 8006eea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006eee:	0718      	lsls	r0, r3, #28
 8006ef0:	d422      	bmi.n	8006f38 <__swsetup_r+0x64>
 8006ef2:	06d9      	lsls	r1, r3, #27
 8006ef4:	d407      	bmi.n	8006f06 <__swsetup_r+0x32>
 8006ef6:	2309      	movs	r3, #9
 8006ef8:	602b      	str	r3, [r5, #0]
 8006efa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006efe:	81a3      	strh	r3, [r4, #12]
 8006f00:	f04f 30ff 	mov.w	r0, #4294967295
 8006f04:	e034      	b.n	8006f70 <__swsetup_r+0x9c>
 8006f06:	0758      	lsls	r0, r3, #29
 8006f08:	d512      	bpl.n	8006f30 <__swsetup_r+0x5c>
 8006f0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f0c:	b141      	cbz	r1, 8006f20 <__swsetup_r+0x4c>
 8006f0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f12:	4299      	cmp	r1, r3
 8006f14:	d002      	beq.n	8006f1c <__swsetup_r+0x48>
 8006f16:	4628      	mov	r0, r5
 8006f18:	f7fe fefe 	bl	8005d18 <_free_r>
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	6363      	str	r3, [r4, #52]	; 0x34
 8006f20:	89a3      	ldrh	r3, [r4, #12]
 8006f22:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006f26:	81a3      	strh	r3, [r4, #12]
 8006f28:	2300      	movs	r3, #0
 8006f2a:	6063      	str	r3, [r4, #4]
 8006f2c:	6923      	ldr	r3, [r4, #16]
 8006f2e:	6023      	str	r3, [r4, #0]
 8006f30:	89a3      	ldrh	r3, [r4, #12]
 8006f32:	f043 0308 	orr.w	r3, r3, #8
 8006f36:	81a3      	strh	r3, [r4, #12]
 8006f38:	6923      	ldr	r3, [r4, #16]
 8006f3a:	b94b      	cbnz	r3, 8006f50 <__swsetup_r+0x7c>
 8006f3c:	89a3      	ldrh	r3, [r4, #12]
 8006f3e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006f42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f46:	d003      	beq.n	8006f50 <__swsetup_r+0x7c>
 8006f48:	4621      	mov	r1, r4
 8006f4a:	4628      	mov	r0, r5
 8006f4c:	f000 f884 	bl	8007058 <__smakebuf_r>
 8006f50:	89a0      	ldrh	r0, [r4, #12]
 8006f52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f56:	f010 0301 	ands.w	r3, r0, #1
 8006f5a:	d00a      	beq.n	8006f72 <__swsetup_r+0x9e>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	60a3      	str	r3, [r4, #8]
 8006f60:	6963      	ldr	r3, [r4, #20]
 8006f62:	425b      	negs	r3, r3
 8006f64:	61a3      	str	r3, [r4, #24]
 8006f66:	6923      	ldr	r3, [r4, #16]
 8006f68:	b943      	cbnz	r3, 8006f7c <__swsetup_r+0xa8>
 8006f6a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006f6e:	d1c4      	bne.n	8006efa <__swsetup_r+0x26>
 8006f70:	bd38      	pop	{r3, r4, r5, pc}
 8006f72:	0781      	lsls	r1, r0, #30
 8006f74:	bf58      	it	pl
 8006f76:	6963      	ldrpl	r3, [r4, #20]
 8006f78:	60a3      	str	r3, [r4, #8]
 8006f7a:	e7f4      	b.n	8006f66 <__swsetup_r+0x92>
 8006f7c:	2000      	movs	r0, #0
 8006f7e:	e7f7      	b.n	8006f70 <__swsetup_r+0x9c>
 8006f80:	20000064 	.word	0x20000064

08006f84 <_raise_r>:
 8006f84:	291f      	cmp	r1, #31
 8006f86:	b538      	push	{r3, r4, r5, lr}
 8006f88:	4604      	mov	r4, r0
 8006f8a:	460d      	mov	r5, r1
 8006f8c:	d904      	bls.n	8006f98 <_raise_r+0x14>
 8006f8e:	2316      	movs	r3, #22
 8006f90:	6003      	str	r3, [r0, #0]
 8006f92:	f04f 30ff 	mov.w	r0, #4294967295
 8006f96:	bd38      	pop	{r3, r4, r5, pc}
 8006f98:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006f9a:	b112      	cbz	r2, 8006fa2 <_raise_r+0x1e>
 8006f9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006fa0:	b94b      	cbnz	r3, 8006fb6 <_raise_r+0x32>
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	f000 f830 	bl	8007008 <_getpid_r>
 8006fa8:	462a      	mov	r2, r5
 8006faa:	4601      	mov	r1, r0
 8006fac:	4620      	mov	r0, r4
 8006fae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fb2:	f000 b817 	b.w	8006fe4 <_kill_r>
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d00a      	beq.n	8006fd0 <_raise_r+0x4c>
 8006fba:	1c59      	adds	r1, r3, #1
 8006fbc:	d103      	bne.n	8006fc6 <_raise_r+0x42>
 8006fbe:	2316      	movs	r3, #22
 8006fc0:	6003      	str	r3, [r0, #0]
 8006fc2:	2001      	movs	r0, #1
 8006fc4:	e7e7      	b.n	8006f96 <_raise_r+0x12>
 8006fc6:	2400      	movs	r4, #0
 8006fc8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006fcc:	4628      	mov	r0, r5
 8006fce:	4798      	blx	r3
 8006fd0:	2000      	movs	r0, #0
 8006fd2:	e7e0      	b.n	8006f96 <_raise_r+0x12>

08006fd4 <raise>:
 8006fd4:	4b02      	ldr	r3, [pc, #8]	; (8006fe0 <raise+0xc>)
 8006fd6:	4601      	mov	r1, r0
 8006fd8:	6818      	ldr	r0, [r3, #0]
 8006fda:	f7ff bfd3 	b.w	8006f84 <_raise_r>
 8006fde:	bf00      	nop
 8006fe0:	20000064 	.word	0x20000064

08006fe4 <_kill_r>:
 8006fe4:	b538      	push	{r3, r4, r5, lr}
 8006fe6:	4d07      	ldr	r5, [pc, #28]	; (8007004 <_kill_r+0x20>)
 8006fe8:	2300      	movs	r3, #0
 8006fea:	4604      	mov	r4, r0
 8006fec:	4608      	mov	r0, r1
 8006fee:	4611      	mov	r1, r2
 8006ff0:	602b      	str	r3, [r5, #0]
 8006ff2:	f7f9 ffc9 	bl	8000f88 <_kill>
 8006ff6:	1c43      	adds	r3, r0, #1
 8006ff8:	d102      	bne.n	8007000 <_kill_r+0x1c>
 8006ffa:	682b      	ldr	r3, [r5, #0]
 8006ffc:	b103      	cbz	r3, 8007000 <_kill_r+0x1c>
 8006ffe:	6023      	str	r3, [r4, #0]
 8007000:	bd38      	pop	{r3, r4, r5, pc}
 8007002:	bf00      	nop
 8007004:	20000528 	.word	0x20000528

08007008 <_getpid_r>:
 8007008:	f7f9 bfb6 	b.w	8000f78 <_getpid>

0800700c <__swhatbuf_r>:
 800700c:	b570      	push	{r4, r5, r6, lr}
 800700e:	460c      	mov	r4, r1
 8007010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007014:	2900      	cmp	r1, #0
 8007016:	b096      	sub	sp, #88	; 0x58
 8007018:	4615      	mov	r5, r2
 800701a:	461e      	mov	r6, r3
 800701c:	da0d      	bge.n	800703a <__swhatbuf_r+0x2e>
 800701e:	89a3      	ldrh	r3, [r4, #12]
 8007020:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007024:	f04f 0100 	mov.w	r1, #0
 8007028:	bf0c      	ite	eq
 800702a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800702e:	2340      	movne	r3, #64	; 0x40
 8007030:	2000      	movs	r0, #0
 8007032:	6031      	str	r1, [r6, #0]
 8007034:	602b      	str	r3, [r5, #0]
 8007036:	b016      	add	sp, #88	; 0x58
 8007038:	bd70      	pop	{r4, r5, r6, pc}
 800703a:	466a      	mov	r2, sp
 800703c:	f000 f848 	bl	80070d0 <_fstat_r>
 8007040:	2800      	cmp	r0, #0
 8007042:	dbec      	blt.n	800701e <__swhatbuf_r+0x12>
 8007044:	9901      	ldr	r1, [sp, #4]
 8007046:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800704a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800704e:	4259      	negs	r1, r3
 8007050:	4159      	adcs	r1, r3
 8007052:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007056:	e7eb      	b.n	8007030 <__swhatbuf_r+0x24>

08007058 <__smakebuf_r>:
 8007058:	898b      	ldrh	r3, [r1, #12]
 800705a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800705c:	079d      	lsls	r5, r3, #30
 800705e:	4606      	mov	r6, r0
 8007060:	460c      	mov	r4, r1
 8007062:	d507      	bpl.n	8007074 <__smakebuf_r+0x1c>
 8007064:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007068:	6023      	str	r3, [r4, #0]
 800706a:	6123      	str	r3, [r4, #16]
 800706c:	2301      	movs	r3, #1
 800706e:	6163      	str	r3, [r4, #20]
 8007070:	b002      	add	sp, #8
 8007072:	bd70      	pop	{r4, r5, r6, pc}
 8007074:	ab01      	add	r3, sp, #4
 8007076:	466a      	mov	r2, sp
 8007078:	f7ff ffc8 	bl	800700c <__swhatbuf_r>
 800707c:	9900      	ldr	r1, [sp, #0]
 800707e:	4605      	mov	r5, r0
 8007080:	4630      	mov	r0, r6
 8007082:	f7fe febd 	bl	8005e00 <_malloc_r>
 8007086:	b948      	cbnz	r0, 800709c <__smakebuf_r+0x44>
 8007088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800708c:	059a      	lsls	r2, r3, #22
 800708e:	d4ef      	bmi.n	8007070 <__smakebuf_r+0x18>
 8007090:	f023 0303 	bic.w	r3, r3, #3
 8007094:	f043 0302 	orr.w	r3, r3, #2
 8007098:	81a3      	strh	r3, [r4, #12]
 800709a:	e7e3      	b.n	8007064 <__smakebuf_r+0xc>
 800709c:	89a3      	ldrh	r3, [r4, #12]
 800709e:	6020      	str	r0, [r4, #0]
 80070a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070a4:	81a3      	strh	r3, [r4, #12]
 80070a6:	9b00      	ldr	r3, [sp, #0]
 80070a8:	6163      	str	r3, [r4, #20]
 80070aa:	9b01      	ldr	r3, [sp, #4]
 80070ac:	6120      	str	r0, [r4, #16]
 80070ae:	b15b      	cbz	r3, 80070c8 <__smakebuf_r+0x70>
 80070b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070b4:	4630      	mov	r0, r6
 80070b6:	f000 f81d 	bl	80070f4 <_isatty_r>
 80070ba:	b128      	cbz	r0, 80070c8 <__smakebuf_r+0x70>
 80070bc:	89a3      	ldrh	r3, [r4, #12]
 80070be:	f023 0303 	bic.w	r3, r3, #3
 80070c2:	f043 0301 	orr.w	r3, r3, #1
 80070c6:	81a3      	strh	r3, [r4, #12]
 80070c8:	89a3      	ldrh	r3, [r4, #12]
 80070ca:	431d      	orrs	r5, r3
 80070cc:	81a5      	strh	r5, [r4, #12]
 80070ce:	e7cf      	b.n	8007070 <__smakebuf_r+0x18>

080070d0 <_fstat_r>:
 80070d0:	b538      	push	{r3, r4, r5, lr}
 80070d2:	4d07      	ldr	r5, [pc, #28]	; (80070f0 <_fstat_r+0x20>)
 80070d4:	2300      	movs	r3, #0
 80070d6:	4604      	mov	r4, r0
 80070d8:	4608      	mov	r0, r1
 80070da:	4611      	mov	r1, r2
 80070dc:	602b      	str	r3, [r5, #0]
 80070de:	f7f9 ffb2 	bl	8001046 <_fstat>
 80070e2:	1c43      	adds	r3, r0, #1
 80070e4:	d102      	bne.n	80070ec <_fstat_r+0x1c>
 80070e6:	682b      	ldr	r3, [r5, #0]
 80070e8:	b103      	cbz	r3, 80070ec <_fstat_r+0x1c>
 80070ea:	6023      	str	r3, [r4, #0]
 80070ec:	bd38      	pop	{r3, r4, r5, pc}
 80070ee:	bf00      	nop
 80070f0:	20000528 	.word	0x20000528

080070f4 <_isatty_r>:
 80070f4:	b538      	push	{r3, r4, r5, lr}
 80070f6:	4d06      	ldr	r5, [pc, #24]	; (8007110 <_isatty_r+0x1c>)
 80070f8:	2300      	movs	r3, #0
 80070fa:	4604      	mov	r4, r0
 80070fc:	4608      	mov	r0, r1
 80070fe:	602b      	str	r3, [r5, #0]
 8007100:	f7f9 ffb1 	bl	8001066 <_isatty>
 8007104:	1c43      	adds	r3, r0, #1
 8007106:	d102      	bne.n	800710e <_isatty_r+0x1a>
 8007108:	682b      	ldr	r3, [r5, #0]
 800710a:	b103      	cbz	r3, 800710e <_isatty_r+0x1a>
 800710c:	6023      	str	r3, [r4, #0]
 800710e:	bd38      	pop	{r3, r4, r5, pc}
 8007110:	20000528 	.word	0x20000528

08007114 <_init>:
 8007114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007116:	bf00      	nop
 8007118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800711a:	bc08      	pop	{r3}
 800711c:	469e      	mov	lr, r3
 800711e:	4770      	bx	lr

08007120 <_fini>:
 8007120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007122:	bf00      	nop
 8007124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007126:	bc08      	pop	{r3}
 8007128:	469e      	mov	lr, r3
 800712a:	4770      	bx	lr
