TimeQuest Timing Analyzer report for Uni_Projektas
Thu Apr 27 13:29:15 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK'
 13. Slow Model Setup: 'CLK'
 14. Slow Model Hold: 'CLK'
 15. Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK'
 16. Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK'
 17. Slow Model Minimum Pulse Width: 'PLL_CLK0'
 18. Slow Model Minimum Pulse Width: 'PLL_CLK2'
 19. Slow Model Minimum Pulse Width: 'PLL_CLK3'
 20. Slow Model Minimum Pulse Width: 'PLL_CLK5'
 21. Slow Model Minimum Pulse Width: 'CLK'
 22. Slow Model Minimum Pulse Width: 'ADC_CLK'
 23. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK'
 38. Fast Model Setup: 'CLK'
 39. Fast Model Hold: 'CLK'
 40. Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK'
 41. Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK'
 42. Fast Model Minimum Pulse Width: 'PLL_CLK0'
 43. Fast Model Minimum Pulse Width: 'PLL_CLK2'
 44. Fast Model Minimum Pulse Width: 'PLL_CLK3'
 45. Fast Model Minimum Pulse Width: 'PLL_CLK5'
 46. Fast Model Minimum Pulse Width: 'CLK'
 47. Fast Model Minimum Pulse Width: 'ADC_CLK'
 48. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Output Enable Times
 54. Minimum Output Enable Times
 55. Output Disable Times
 56. Minimum Output Disable Times
 57. Multicorner Timing Analysis Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Thu Apr 27 13:29:15 2023 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+------------------------+------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; Clock Name             ; Type ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                             ;
+------------------------+------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+
; ADC_CLK                ; Base ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }                                         ;
; ADC_DCLKA              ; Base ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA }                                       ;
; CLK                    ; Base ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                             ;
; CORR_BUFFER_UPDATE_CLK ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~clkctrl|outclk }   ;
; PLL_CLK0               ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|clk }              ;
; PLL_CLK1               ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|datain }           ;
; PLL_CLK2               ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|regout }           ;
; PLL_CLK3               ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] } ;
; PLL_CLK5               ; Base ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~feeder|combout }   ;
+------------------------+------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                       ;
+------------+-----------------+------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                  ;
+------------+-----------------+------------------------+-------------------------------------------------------+
; 139.51 MHz ; 139.51 MHz      ; CLK                    ;                                                       ;
; 249.88 MHz ; 163.03 MHz      ; CORR_BUFFER_UPDATE_CLK ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------+
; Slow Model Setup Summary                       ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; CORR_BUFFER_UPDATE_CLK ; 1.191 ; 0.000         ;
; CLK                    ; 5.441 ; 0.000         ;
+------------------------+-------+---------------+


+------------------------------------------------+
; Slow Model Hold Summary                        ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; CLK                    ; 0.499 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK ; 0.743 ; 0.000         ;
+------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------+
; Slow Model Minimum Pulse Width Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; CORR_BUFFER_UPDATE_CLK ; 0.266  ; 0.000         ;
; PLL_CLK0               ; 2.091  ; 0.000         ;
; PLL_CLK2               ; 3.333  ; 0.000         ;
; PLL_CLK3               ; 3.333  ; 0.000         ;
; PLL_CLK5               ; 3.333  ; 0.000         ;
; CLK                    ; 6.933  ; 0.000         ;
; ADC_CLK                ; 16.000 ; 0.000         ;
; ADC_DCLKA              ; 17.223 ; 0.000         ;
+------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 1.191 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.573     ; 1.942      ;
; 1.202 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.573     ; 1.931      ;
; 1.203 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.573     ; 1.930      ;
; 1.204 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.573     ; 1.929      ;
; 1.366 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.573     ; 1.767      ;
; 1.585 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.589     ; 1.532      ;
; 1.587 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.589     ; 1.530      ;
; 1.760 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -3.589     ; 1.357      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.664 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.057     ; 3.899      ;
; 2.728 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.978      ;
; 2.728 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.978      ;
; 2.728 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.978      ;
; 2.728 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.978      ;
; 2.816 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.890      ;
; 2.816 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.890      ;
; 2.816 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.890      ;
; 2.816 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.890      ;
; 2.943 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.763      ;
; 2.943 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.763      ;
; 2.943 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.763      ;
; 2.943 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.763      ;
; 3.094 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.612      ;
; 3.094 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.612      ;
; 3.094 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.612      ;
; 3.094 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 3.612      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.019     ; 3.191      ;
; 3.410 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.019     ; 3.191      ;
; 3.919 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.007     ; 2.780      ;
; 4.106 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[23]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[24]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.023     ; 2.577      ;
; 4.112 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[23]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[24]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.023     ; 2.571      ;
; 4.335 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.077     ; 2.294      ;
; 4.383 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.077     ; 2.246      ;
; 4.394 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.077     ; 2.235      ;
; 4.398 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.077     ; 2.231      ;
; 4.399 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.077     ; 2.230      ;
; 4.400 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.077     ; 2.229      ;
; 4.403 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.077     ; 2.226      ;
; 4.405 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[19]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[20]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.005     ; 2.296      ;
; 4.417 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.077     ; 2.212      ;
; 4.422 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[20]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[21]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.005     ; 2.279      ;
; 4.430 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[18]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[19]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.008     ; 2.268      ;
; 4.453 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[17]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[18]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.008     ; 2.245      ;
; 4.472 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[5]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.006      ; 2.240      ;
; 4.501 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[23]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[24]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.023     ; 2.182      ;
; 4.527 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[28]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[29]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.006      ; 2.185      ;
; 4.551 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.007     ; 2.148      ;
; 4.560 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.007     ; 2.139      ;
; 4.614 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[17]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[18]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.008     ; 2.084      ;
; 4.680 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.007     ; 2.019      ;
; 4.696 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[23]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[24]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.023     ; 1.987      ;
; 4.726 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[19]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[20]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.005     ; 1.975      ;
; 4.734 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.007     ; 1.965      ;
; 4.736 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.007     ; 1.963      ;
; 4.742 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.007     ; 1.957      ;
; 4.757 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[24]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[25]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.002      ; 1.951      ;
; 4.759 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[15]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.005     ; 1.942      ;
; 4.762 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[20]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[21]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.005     ; 1.939      ;
; 4.764 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[15]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.005     ; 1.937      ;
; 4.766 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[20]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[21]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.005     ; 1.935      ;
; 4.766 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[15]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.005     ; 1.935      ;
; 4.769 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[10]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.002     ; 1.935      ;
; 4.776 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[5]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.006      ; 1.936      ;
; 4.776 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[15]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.005     ; 1.925      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.441  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[0]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.686      ;
; 5.441  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[1]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.686      ;
; 5.441  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[2]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.686      ;
; 5.441  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[3]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.686      ;
; 5.441  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[4]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.686      ;
; 5.441  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[5]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.686      ;
; 5.441  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[6]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.686      ;
; 5.441  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[7]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.686      ;
; 5.441  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[8]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.686      ;
; 5.441  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[9]           ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.686      ;
; 5.498  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]             ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.629      ;
; 5.498  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]             ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.629      ;
; 5.498  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]             ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.629      ;
; 5.706  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]             ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.421      ;
; 5.706  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]             ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.421      ;
; 5.706  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]             ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.421      ;
; 5.706  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]             ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.421      ;
; 5.706  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]             ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.421      ;
; 5.706  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]             ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.421      ;
; 5.706  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]             ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.421      ;
; 5.736  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|read_counter[1]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.391      ;
; 5.736  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|read_counter[2]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.391      ;
; 5.740  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|last_state                   ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.387      ;
; 5.795  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.332      ;
; 5.796  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|read_counter[0]              ; ADC_DCLKA    ; CLK         ; 10.000       ; 0.087      ; 4.331      ;
; 12.832 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[10]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 7.206      ;
; 12.838 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 7.200      ;
; 12.842 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 7.196      ;
; 13.101 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.937      ;
; 13.107 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.931      ;
; 13.111 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.927      ;
; 13.258 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[15]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.780      ;
; 13.260 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[11]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.778      ;
; 13.286 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.752      ;
; 13.292 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.746      ;
; 13.296 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.742      ;
; 13.437 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[10]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.601      ;
; 13.443 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.595      ;
; 13.447 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.591      ;
; 13.514 ; Setup_manager:this_setup_manager|config_command_counter[7]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.524      ;
; 13.520 ; Setup_manager:this_setup_manager|config_command_counter[7]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.518      ;
; 13.524 ; Setup_manager:this_setup_manager|config_command_counter[7]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.514      ;
; 13.527 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[15]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.511      ;
; 13.529 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.509      ;
; 13.599 ; Setup_manager:this_setup_manager|config_command_counter[4]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.439      ;
; 13.605 ; Setup_manager:this_setup_manager|config_command_counter[4]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.433      ;
; 13.609 ; Setup_manager:this_setup_manager|config_command_counter[4]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.429      ;
; 13.712 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[15]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.326      ;
; 13.714 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.324      ;
; 13.759 ; Setup_manager:this_setup_manager|config_command_counter[1]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.279      ;
; 13.765 ; Setup_manager:this_setup_manager|config_command_counter[1]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.273      ;
; 13.769 ; Setup_manager:this_setup_manager|config_command_counter[1]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.269      ;
; 13.776 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.262      ;
; 13.782 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.256      ;
; 13.786 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.252      ;
; 13.859 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_irq                       ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.179      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[11]         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[12]         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[13]         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[14]         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[2]          ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[8]          ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[7]          ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[15]         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[16]         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[6]          ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[9]          ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[3]          ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[5]          ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[4]          ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[1]          ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|config_command_counter[10]         ; CLK          ; CLK         ; 20.000       ; 0.000      ; 6.180      ;
; 13.860 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|ADC_SYNC                           ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.178      ;
; 13.862 ; Setup_manager:this_setup_manager|config_command_counter[15]              ; Setup_manager:this_setup_manager|SPI_send_data[10]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.176      ;
; 13.863 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[15]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.175      ;
; 13.865 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[11]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.173      ;
; 13.868 ; Setup_manager:this_setup_manager|config_command_counter[15]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.170      ;
; 13.872 ; Setup_manager:this_setup_manager|config_command_counter[15]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.166      ;
; 13.914 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[10]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.124      ;
; 13.920 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.118      ;
; 13.924 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.114      ;
; 13.931 ; Setup_manager:this_setup_manager|config_command_counter[8]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.107      ;
; 13.937 ; Setup_manager:this_setup_manager|config_command_counter[8]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.101      ;
; 13.940 ; Setup_manager:this_setup_manager|config_command_counter[7]               ; Setup_manager:this_setup_manager|SPI_send_data[15]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.098      ;
; 13.941 ; Setup_manager:this_setup_manager|config_command_counter[8]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                   ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.097      ;
; 13.942 ; Setup_manager:this_setup_manager|config_command_counter[7]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 6.096      ;
; 13.979 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[4]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]   ; CLK          ; CLK         ; 20.000       ; -0.003     ; 6.058      ;
; 13.980 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[4]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]   ; CLK          ; CLK         ; 20.000       ; -0.003     ; 6.057      ;
; 13.980 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[4]           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]   ; CLK          ; CLK         ; 20.000       ; -0.003     ; 6.057      ;
; 13.990 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SETUP_DONE                         ; CLK          ; CLK         ; 20.000       ; 0.004      ; 6.054      ;
; 14.010 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0] ; CLK          ; CLK         ; 20.000       ; 0.005      ; 6.035      ;
; 14.010 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1] ; CLK          ; CLK         ; 20.000       ; 0.005      ; 6.035      ;
; 14.010 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2] ; CLK          ; CLK         ; 20.000       ; 0.005      ; 6.035      ;
; 14.010 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3] ; CLK          ; CLK         ; 20.000       ; 0.005      ; 6.035      ;
; 14.010 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4] ; CLK          ; CLK         ; 20.000       ; 0.005      ; 6.035      ;
; 14.010 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5] ; CLK          ; CLK         ; 20.000       ; 0.005      ; 6.035      ;
; 14.010 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6] ; CLK          ; CLK         ; 20.000       ; 0.005      ; 6.035      ;
; 14.010 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7] ; CLK          ; CLK         ; 20.000       ; 0.005      ; 6.035      ;
; 14.010 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8] ; CLK          ; CLK         ; 20.000       ; 0.005      ; 6.035      ;
; 14.010 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9] ; CLK          ; CLK         ; 20.000       ; 0.005      ; 6.035      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                      ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.740 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.746 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.748 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                       ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.750 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.056      ;
; 0.753 ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.759 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.760 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.066      ;
; 0.763 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.069      ;
; 0.764 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.070      ;
; 0.768 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.074      ;
; 0.773 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.079      ;
; 0.783 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.089      ;
; 0.784 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.090      ;
; 0.784 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.090      ;
; 0.799 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.105      ;
; 0.800 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.106      ;
; 0.902 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.208      ;
; 0.903 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.209      ;
; 0.906 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.212      ;
; 0.916 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.222      ;
; 0.917 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.223      ;
; 0.917 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.223      ;
; 0.918 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.224      ;
; 0.919 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.225      ;
; 0.922 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.228      ;
; 0.958 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~reg0                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.262      ;
; 0.960 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~en                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.974 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.140      ; 1.381      ;
; 0.975 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.140      ; 1.382      ;
; 0.975 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.140      ; 1.382      ;
; 0.984 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.140      ; 1.391      ;
; 1.005 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.097      ; 1.369      ;
; 1.013 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ; CLK          ; CLK         ; 0.000        ; 0.097      ; 1.377      ;
; 1.019 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.097      ; 1.383      ;
; 1.024 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ; CLK          ; CLK         ; 0.000        ; 0.097      ; 1.388      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                    ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.743 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[22] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[23] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[8]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[9]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[8]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.051      ;
; 0.747 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[7]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[8]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[7]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[8]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[18] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[19] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[24] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[25] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[7]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[8]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[17] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[18] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.056      ;
; 0.753 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.059      ;
; 0.756 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[15] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.062      ;
; 0.756 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.062      ;
; 0.756 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.062      ;
; 0.757 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[19] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[20] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.063      ;
; 0.758 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.064      ;
; 0.759 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[19] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[20] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.065      ;
; 0.759 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[19] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[20] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.065      ;
; 0.760 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.066      ;
; 0.760 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.066      ;
; 0.762 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.068      ;
; 0.762 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.068      ;
; 0.763 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.069      ;
; 0.900 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.206      ;
; 0.901 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.207      ;
; 0.901 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[17] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[18] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.207      ;
; 0.901 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.207      ;
; 0.902 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[7]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[8]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.208      ;
; 0.902 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[15] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.208      ;
; 0.902 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.208      ;
; 0.902 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[17] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[18] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.208      ;
; 0.903 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.209      ;
; 0.904 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[7]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[8]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.210      ;
; 0.906 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[26] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[27] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.212      ;
; 0.907 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[27] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[28] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.213      ;
; 0.908 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[24] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[25] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.214      ;
; 0.908 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[18] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[19] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.214      ;
; 0.909 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[29] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[30] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.215      ;
; 0.909 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.215      ;
; 0.909 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[22] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[23] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.215      ;
; 0.910 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.216      ;
; 0.910 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[22] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[23] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.216      ;
; 0.910 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[8]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.216      ;
; 0.910 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.216      ;
; 0.910 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[18] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[19] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.216      ;
; 0.911 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.217      ;
; 0.911 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.217      ;
; 0.911 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.217      ;
; 0.914 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[18] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[19] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.220      ;
; 0.915 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[22] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[23] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.221      ;
; 0.917 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.223      ;
; 0.918 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.224      ;
; 0.918 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[20] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[21] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.224      ;
; 0.918 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[20] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[21] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.224      ;
; 0.920 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.226      ;
; 0.920 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.226      ;
; 0.921 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.227      ;
; 0.922 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.228      ;
; 0.922 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.228      ;
; 0.922 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.228      ;
; 0.964 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.269      ;
; 0.970 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[10] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.275      ;
; 0.973 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[10] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.277      ;
; 0.975 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.279      ;
; 0.975 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[6]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[7]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.281      ;
; 0.976 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.282      ;
; 0.979 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.283      ;
; 0.982 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.288      ;
; 1.041 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[15] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[16] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.001      ; 1.348      ;
; 1.045 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[5]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.351      ;
; 1.045 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[21] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[22] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.349      ;
; 1.045 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.349      ;
; 1.045 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[5]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.351      ;
; 1.046 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[9]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[10] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.351      ;
; 1.051 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[15] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[16] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.001      ; 1.358      ;
; 1.053 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[15] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[16] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.001      ; 1.360      ;
; 1.058 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.363      ;
; 1.060 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.366      ;
; 1.060 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.365      ;
; 1.060 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.364      ;
; 1.061 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.365      ;
; 1.061 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.365      ;
; 1.062 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.368      ;
; 1.063 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[10] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 1.368      ;
; 1.063 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.369      ;
; 1.067 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[26] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[27] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.013      ; 1.386      ;
; 1.069 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[10] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.373      ;
; 1.071 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[10] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 1.375      ;
; 1.074 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[23] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[24] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 1.382      ;
; 1.079 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[23] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[24] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 1.387      ;
; 1.084 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[24] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[25] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 1.392      ;
; 1.087 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 1.393      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                    ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                    ;
; 0.266 ; 3.333        ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 0.266 ; 3.333        ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[10]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[10]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[15]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[15]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[16]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[16]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[17]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[17]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[18]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[18]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[19]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[19]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[20]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[20]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[21]                                                                                                           ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[21]                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK3'                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK3 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK3 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK5'                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK5 ; Rise       ; Corr_Main_1|corr_buffer_update|datain ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK5 ; Rise       ; Corr_Main_1|corr_buffer_update|datain ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.594 ; 7.594 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 7.279 ; 7.279 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 7.293 ; 7.293 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.310 ; 7.310 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.289 ; 7.289 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.252 ; 7.252 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.594 ; 7.594 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.952 ; 6.952 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.944 ; 6.944 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.810 ; 6.810 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.802 ; 6.802 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.559 ; 4.559 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.288 ; 8.288 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 7.002 ; 7.002 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 7.019 ; 7.019 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 6.998 ; 6.998 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.671 ; 7.671 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.700 ; 7.700 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.697 ; 7.697 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 7.996 ; 7.996 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 8.072 ; 8.072 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 7.907 ; 7.907 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.097 ; 8.097 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 8.018 ; 8.018 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.355 ; 7.355 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.288 ; 8.288 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.213 ; 7.213 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 7.459 ; 7.459 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 7.439 ; 7.439 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -6.536 ; -6.536 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -7.013 ; -7.013 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -7.027 ; -7.027 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -7.044 ; -7.044 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -7.023 ; -7.023 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -6.986 ; -6.986 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -7.328 ; -7.328 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -6.686 ; -6.686 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -6.678 ; -6.678 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -6.544 ; -6.544 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -6.536 ; -6.536 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -3.938 ; -3.938 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -6.732 ; -6.732 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -6.736 ; -6.736 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -6.753 ; -6.753 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -6.732 ; -6.732 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -7.405 ; -7.405 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -7.434 ; -7.434 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -7.431 ; -7.431 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -7.730 ; -7.730 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -7.806 ; -7.806 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -7.641 ; -7.641 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -7.831 ; -7.831 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -7.752 ; -7.752 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -7.089 ; -7.089 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -8.022 ; -8.022 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -6.947 ; -6.947 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -7.193 ; -7.193 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -7.173 ; -7.173 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 4.843 ; 4.843 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 5.201 ; 5.201 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 5.951 ; 5.951 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 5.428 ; 5.428 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 6.798 ; 6.798 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 4.661 ; 4.661 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 4.662 ; 4.662 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 4.659 ; 4.659 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 4.654 ; 4.654 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.034 ; 5.034 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.666 ; 6.666 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.403 ; 6.403 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 6.332 ; 6.332 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 6.690 ; 6.690 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 6.798 ; 6.798 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.193 ; 7.193 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.447 ; 5.447 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.451 ; 5.451 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.753 ; 5.753 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 6.089 ; 6.089 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 5.788 ; 5.788 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 6.241 ; 6.241 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.564 ; 6.564 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 6.546 ; 6.546 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.478 ; 6.478 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.458 ; 6.458 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.784 ; 6.784 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.454 ; 4.454 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 7.193 ; 7.193 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.869 ; 4.869 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.901 ; 4.901 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.855 ; 4.855 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.022 ; 5.022 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.048 ; 5.048 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.503 ; 4.503 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.048 ; 5.048 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.222 ; 6.222 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.865 ; 6.865 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 4.843 ; 4.843 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 5.201 ; 5.201 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 5.951 ; 5.951 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 5.428 ; 5.428 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 4.654 ; 4.654 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 4.661 ; 4.661 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 4.662 ; 4.662 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 4.659 ; 4.659 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 4.654 ; 4.654 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.034 ; 5.034 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.666 ; 6.666 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.403 ; 6.403 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 6.332 ; 6.332 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 6.690 ; 6.690 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 6.798 ; 6.798 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.454 ; 4.454 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.447 ; 5.447 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.451 ; 5.451 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.753 ; 5.753 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 6.089 ; 6.089 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 5.788 ; 5.788 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 6.241 ; 6.241 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.564 ; 6.564 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 6.546 ; 6.546 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.478 ; 6.478 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.458 ; 6.458 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.784 ; 6.784 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.454 ; 4.454 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 7.193 ; 7.193 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.869 ; 4.869 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.901 ; 4.901 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.855 ; 4.855 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.022 ; 5.022 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.048 ; 5.048 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.503 ; 4.503 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.048 ; 5.048 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.222 ; 6.222 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.865 ; 6.865 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.825 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.983 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 5.352 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.983 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 5.366 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 5.678 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 5.311 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 6.089 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 6.473 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 6.078 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 7.337 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.418 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.825 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.983 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 5.352 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.983 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 5.366 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 5.678 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 5.311 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 6.089 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 6.473 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 6.078 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 7.337 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.418 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.825     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.983     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 5.352     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.983     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 5.366     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 5.678     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 5.311     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 6.089     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 6.473     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 6.078     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 7.337     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.418     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.825     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.983     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 5.352     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.983     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 5.366     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 5.678     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 5.311     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 6.089     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 6.473     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 6.078     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 7.337     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.418     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------+
; Fast Model Setup Summary                       ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; CORR_BUFFER_UPDATE_CLK ; 1.914 ; 0.000         ;
; CLK                    ; 7.944 ; 0.000         ;
+------------------------+-------+---------------+


+------------------------------------------------+
; Fast Model Hold Summary                        ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; CLK                    ; 0.215 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK ; 0.239 ; 0.000         ;
+------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------+
; Fast Model Minimum Pulse Width Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; CORR_BUFFER_UPDATE_CLK ; 1.206  ; 0.000         ;
; PLL_CLK0               ; 2.333  ; 0.000         ;
; PLL_CLK2               ; 3.333  ; 0.000         ;
; PLL_CLK3               ; 3.333  ; 0.000         ;
; PLL_CLK5               ; 3.333  ; 0.000         ;
; CLK                    ; 7.873  ; 0.000         ;
; ADC_CLK                ; 17.223 ; 0.000         ;
; ADC_DCLKA              ; 17.778 ; 0.000         ;
+------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                     ; To Node                                                                                                                                                      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 1.914 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.073     ; 0.711      ;
; 1.921 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.073     ; 0.704      ;
; 1.922 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.073     ; 0.703      ;
; 1.922 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.073     ; 0.703      ;
; 2.008 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.073     ; 0.617      ;
; 2.036 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.087     ; 0.575      ;
; 2.037 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.087     ; 0.574      ;
; 2.134 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                           ; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -4.087     ; 0.477      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.017     ; 2.442      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 4.685 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.020     ; 1.960      ;
; 5.305 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.393      ;
; 5.305 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.393      ;
; 5.305 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.393      ;
; 5.305 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.393      ;
; 5.341 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.357      ;
; 5.341 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.357      ;
; 5.341 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.357      ;
; 5.341 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.357      ;
; 5.391 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.307      ;
; 5.391 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.307      ;
; 5.391 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.307      ;
; 5.391 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.307      ;
; 5.472 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.226      ;
; 5.472 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.226      ;
; 5.472 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.226      ;
; 5.472 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                   ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.000      ; 1.226      ;
; 5.688 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[23]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[24]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.021     ; 0.989      ;
; 5.693 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[23]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[24]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.021     ; 0.984      ;
; 5.704 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.990      ;
; 5.813 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[23]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[24]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.021     ; 0.864      ;
; 5.824 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.041     ; 0.833      ;
; 5.830 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.041     ; 0.827      ;
; 5.861 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.833      ;
; 5.863 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.041     ; 0.794      ;
; 5.864 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[18]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[19]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.007     ; 0.827      ;
; 5.866 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.041     ; 0.791      ;
; 5.867 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.041     ; 0.790      ;
; 5.867 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.041     ; 0.790      ;
; 5.869 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.825      ;
; 5.870 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.041     ; 0.787      ;
; 5.876 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[49]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.041     ; 0.781      ;
; 5.893 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[19]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[20]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.801      ;
; 5.896 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[20]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[21]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.798      ;
; 5.910 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[17]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[18]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.007     ; 0.781      ;
; 5.925 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[5]                                                                                                           ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.006      ; 0.779      ;
; 5.940 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[23]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[24]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.021     ; 0.737      ;
; 5.944 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.750      ;
; 5.956 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[28]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[29]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.009      ; 0.751      ;
; 5.974 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.720      ;
; 5.976 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.718      ;
; 5.976 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[19]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[20]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.718      ;
; 5.981 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[27]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[28]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.713      ;
; 5.983 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[24]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[25]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.002      ; 0.717      ;
; 5.989 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[15]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.006     ; 0.703      ;
; 5.991 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[15]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.006     ; 0.701      ;
; 5.993 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[20]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[21]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.701      ;
; 5.994 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[20]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[21]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.004     ; 0.700      ;
; 5.994 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[10]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.001     ; 0.703      ;
; 5.994 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[15]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.006     ; 0.698      ;
; 5.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[16]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[17]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; 0.009      ; 0.709      ;
; 5.999 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[15]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.006     ; 0.693      ;
; 5.999 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[17]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[18]                                                                                                          ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 6.666        ; -0.007     ; 0.692      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.944  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.953      ;
; 7.944  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.953      ;
; 7.944  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.953      ;
; 7.952  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[0]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.945      ;
; 7.952  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.945      ;
; 7.952  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.945      ;
; 7.952  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.945      ;
; 7.952  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[4]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.945      ;
; 7.952  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[5]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.945      ;
; 7.952  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[6]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.945      ;
; 7.952  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[7]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.945      ;
; 7.952  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[8]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.945      ;
; 7.952  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                                   ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.945      ;
; 8.011  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.886      ;
; 8.011  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.886      ;
; 8.011  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.886      ;
; 8.011  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.886      ;
; 8.011  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.886      ;
; 8.011  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.886      ;
; 8.011  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                                                     ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.886      ;
; 8.146  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                                      ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.751      ;
; 8.147  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.750      ;
; 8.147  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                                      ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.750      ;
; 8.148  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                                      ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.749      ;
; 8.153  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                                           ; ADC_DCLKA    ; CLK         ; 10.000       ; -0.135     ; 1.744      ;
; 17.505 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.462      ;
; 17.505 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.462      ;
; 17.505 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.462      ;
; 17.505 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.462      ;
; 17.518 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.449      ;
; 17.518 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.449      ;
; 17.518 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.449      ;
; 17.518 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.449      ;
; 17.523 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.444      ;
; 17.523 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.444      ;
; 17.523 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.444      ;
; 17.523 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.444      ;
; 17.527 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.053     ; 2.452      ;
; 17.527 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.053     ; 2.452      ;
; 17.527 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.053     ; 2.452      ;
; 17.527 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.053     ; 2.452      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.545 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.422      ;
; 17.545 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.422      ;
; 17.545 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.422      ;
; 17.545 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.422      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.415      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.415      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.415      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.415      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.412      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.412      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.412      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.412      ;
; 17.570 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.397      ;
; 17.570 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.397      ;
; 17.570 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.397      ;
; 17.570 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.397      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.589 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.378      ;
; 17.602 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.365      ;
; 17.602 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.365      ;
; 17.602 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.365      ;
; 17.602 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.365      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.350      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.350      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.350      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                      ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                       ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                      ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.258 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.411      ;
; 0.269 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.421      ;
; 0.270 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.422      ;
; 0.285 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.481      ;
; 0.286 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.286 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.286 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.287 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.483      ;
; 0.290 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.490      ;
; 0.291 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.487      ;
; 0.291 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.488      ;
; 0.292 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.296 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.492      ;
; 0.296 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.492      ;
; 0.299 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.495      ;
; 0.309 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~en                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.461      ;
; 0.312 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~reg0                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.463      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                    ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[22] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[23] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[8]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[9]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[8]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[18] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[19] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[7]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[8]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[24] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[25] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[7]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[8]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[7]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[8]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[17] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[18] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[19] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[20] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[19] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[20] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[15] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[19] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[20] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.404      ;
; 0.313 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.465      ;
; 0.317 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[10] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.468      ;
; 0.317 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[10] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.468      ;
; 0.318 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[15] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[16] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 0.472      ;
; 0.319 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.001      ; 0.472      ;
; 0.320 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.471      ;
; 0.320 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[21] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[22] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.470      ;
; 0.320 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[6]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[7]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.471      ;
; 0.321 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[5]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.472      ;
; 0.321 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[15] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[16] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 0.475      ;
; 0.321 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[5]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.472      ;
; 0.322 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.472      ;
; 0.322 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[9]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[10] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.473      ;
; 0.322 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.473      ;
; 0.323 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[15] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[16] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 0.479      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[17] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[18] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[26] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[27] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[7]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[8]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[15] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[24] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[25] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[27] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[28] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[17] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[18] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.478      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[7]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[8]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.479      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[10] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.480      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[26] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[27] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.013      ; 0.494      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[29] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[30] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[25] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[26] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.002     ; 0.480      ;
; 0.330 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[18] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[19] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[22] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[23] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[18] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[19] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[22] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[23] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[10] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.484      ;
; 0.333 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[8]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[10] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; -0.001     ; 0.485      ;
; 0.335 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[18] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[19] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[22] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[23] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[5]  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[6]  ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[23] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[24] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 0.490      ;
; 0.336 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[20] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[21] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[23] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[24] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 0.492      ;
; 0.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[20] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[21] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[30] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[31] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[28] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[29] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.000      ; 0.490      ;
; 0.341 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[26] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[27] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.013      ; 0.506      ;
; 0.344 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[24] ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[25] ; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 0.000        ; 0.002      ; 0.498      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK'                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                    ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7                    ;
; 1.206 ; 3.333        ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 1.206 ; 3.333        ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|altsyncram_s981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[0]                                    ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[1]                                    ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[2]                                    ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_02m:auto_generated|cntr_9mf:cntr1|safe_q[3]                                    ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[10]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[10]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[15]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[15]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[16]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[16]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[17]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[17]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[18]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[18]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[19]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[19]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[20]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[20]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[21]                                                                                                           ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[21]                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK3'                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK3 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK3 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK5'                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK5 ; Rise       ; Corr_Main_1|corr_buffer_update|datain ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK5 ; Rise       ; Corr_Main_1|corr_buffer_update|datain ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 3.785 ; 3.785 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 3.663 ; 3.663 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 3.677 ; 3.677 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 3.693 ; 3.693 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 3.678 ; 3.678 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 3.685 ; 3.685 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 3.785 ; 3.785 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 3.625 ; 3.625 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 3.617 ; 3.617 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 3.517 ; 3.517 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 3.515 ; 3.515 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 2.056 ; 2.056 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 4.070 ; 4.070 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 3.590 ; 3.590 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 3.601 ; 3.601 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 3.590 ; 3.590 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 3.774 ; 3.774 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 3.790 ; 3.790 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 3.793 ; 3.793 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 3.931 ; 3.931 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 3.977 ; 3.977 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 3.903 ; 3.903 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 3.995 ; 3.995 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 4.012 ; 4.012 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 3.718 ; 3.718 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 4.070 ; 4.070 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 3.668 ; 3.668 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 3.774 ; 3.774 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 3.754 ; 3.754 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -3.543 ; -3.543 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -3.557 ; -3.557 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.573 ; -3.573 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.558 ; -3.558 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.565 ; -3.565 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.665 ; -3.665 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.505 ; -3.505 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.497 ; -3.497 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.397 ; -3.397 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.727 ; -1.727 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.470 ; -3.470 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.470 ; -3.470 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.481 ; -3.481 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.470 ; -3.470 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.654 ; -3.654 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.670 ; -3.670 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.673 ; -3.673 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.811 ; -3.811 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.857 ; -3.857 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.783 ; -3.783 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.875 ; -3.875 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -3.892 ; -3.892 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.598 ; -3.598 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -3.950 ; -3.950 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.548 ; -3.548 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -3.654 ; -3.654 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -3.634 ; -3.634 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 1.884 ; 1.884 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 1.998 ; 1.998 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.224 ; 2.224 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.175 ; 2.175 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.573 ; 2.573 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 1.932 ; 1.932 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 1.931 ; 1.931 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 1.931 ; 1.931 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 1.928 ; 1.928 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.048 ; 2.048 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.563 ; 2.563 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.511 ; 2.511 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.476 ; 2.476 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.573 ; 2.573 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.567 ; 2.567 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 2.645 ; 2.645 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.180 ; 2.180 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.183 ; 2.183 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.249 ; 2.249 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.341 ; 2.341 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.269 ; 2.269 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.437 ; 2.437 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.524 ; 2.524 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.512 ; 2.512 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.529 ; 2.529 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.546 ; 2.546 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.507 ; 2.507 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.755 ; 1.755 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.645 ; 2.645 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.895 ; 1.895 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.906 ; 1.906 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.882 ; 1.882 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.034 ; 2.034 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.027 ; 2.027 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.797 ; 1.797 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.027 ; 2.027 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.434 ; 2.434 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.558 ; 2.558 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 1.884 ; 1.884 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 1.998 ; 1.998 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.224 ; 2.224 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.175 ; 2.175 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 1.928 ; 1.928 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 1.932 ; 1.932 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 1.931 ; 1.931 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 1.931 ; 1.931 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 1.928 ; 1.928 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.048 ; 2.048 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.563 ; 2.563 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.511 ; 2.511 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.476 ; 2.476 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.573 ; 2.573 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.567 ; 2.567 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.755 ; 1.755 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.180 ; 2.180 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.183 ; 2.183 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.249 ; 2.249 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.341 ; 2.341 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.269 ; 2.269 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.437 ; 2.437 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.524 ; 2.524 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.512 ; 2.512 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.529 ; 2.529 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.546 ; 2.546 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.507 ; 2.507 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.755 ; 1.755 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.645 ; 2.645 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.895 ; 1.895 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.906 ; 1.906 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.882 ; 1.882 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.034 ; 2.034 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.027 ; 2.027 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.797 ; 1.797 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.027 ; 2.027 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.434 ; 2.434 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.558 ; 2.558 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.159 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 2.025 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 2.128 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 2.025 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 2.138 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 2.212 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 2.111 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.352 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.477 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.361 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.780 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.159 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 2.025 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 2.128 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 2.025 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 2.138 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 2.212 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 2.111 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.352 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.477 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.361 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.780 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.159     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 2.025     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 2.128     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 2.025     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 2.138     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 2.212     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 2.111     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.352     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.477     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.361     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.780     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.159     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 2.025     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 2.128     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 2.025     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 2.138     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 2.212     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 2.111     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.352     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.477     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.361     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.780     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.502     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+-------------------------+-------+-------+----------+---------+---------------------+
; Clock                   ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack        ; 1.191 ; 0.215 ; N/A      ; N/A     ; 0.266               ;
;  ADC_CLK                ; N/A   ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA              ; N/A   ; N/A   ; N/A      ; N/A     ; 17.223              ;
;  CLK                    ; 5.441 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CORR_BUFFER_UPDATE_CLK ; 1.191 ; 0.239 ; N/A      ; N/A     ; 0.266               ;
;  PLL_CLK0               ; N/A   ; N/A   ; N/A      ; N/A     ; 2.091               ;
;  PLL_CLK2               ; N/A   ; N/A   ; N/A      ; N/A     ; 3.333               ;
;  PLL_CLK3               ; N/A   ; N/A   ; N/A      ; N/A     ; 3.333               ;
;  PLL_CLK5               ; N/A   ; N/A   ; N/A      ; N/A     ; 3.333               ;
; Design-wide TNS         ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK                ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA              ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLK                    ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CORR_BUFFER_UPDATE_CLK ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK0               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK2               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK3               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK5               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.594 ; 7.594 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 7.279 ; 7.279 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 7.293 ; 7.293 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.310 ; 7.310 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.289 ; 7.289 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.252 ; 7.252 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.594 ; 7.594 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.952 ; 6.952 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.944 ; 6.944 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.810 ; 6.810 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.802 ; 6.802 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.559 ; 4.559 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.288 ; 8.288 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 7.002 ; 7.002 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 7.019 ; 7.019 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 6.998 ; 6.998 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.671 ; 7.671 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.700 ; 7.700 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.697 ; 7.697 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 7.996 ; 7.996 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 8.072 ; 8.072 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 7.907 ; 7.907 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.097 ; 8.097 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 8.018 ; 8.018 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.355 ; 7.355 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.288 ; 8.288 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.213 ; 7.213 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 7.459 ; 7.459 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 7.439 ; 7.439 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -3.543 ; -3.543 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -3.557 ; -3.557 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.573 ; -3.573 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.558 ; -3.558 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.565 ; -3.565 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.665 ; -3.665 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.505 ; -3.505 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.497 ; -3.497 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.397 ; -3.397 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.395 ; -3.395 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.727 ; -1.727 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.470 ; -3.470 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.470 ; -3.470 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.481 ; -3.481 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.470 ; -3.470 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.654 ; -3.654 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.670 ; -3.670 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.673 ; -3.673 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.811 ; -3.811 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.857 ; -3.857 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.783 ; -3.783 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.875 ; -3.875 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -3.892 ; -3.892 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.598 ; -3.598 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -3.950 ; -3.950 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.548 ; -3.548 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -3.654 ; -3.654 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -3.634 ; -3.634 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 4.843 ; 4.843 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 5.201 ; 5.201 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 5.951 ; 5.951 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 5.428 ; 5.428 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 6.798 ; 6.798 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 4.661 ; 4.661 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 4.662 ; 4.662 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 4.659 ; 4.659 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 4.654 ; 4.654 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.034 ; 5.034 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.666 ; 6.666 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.403 ; 6.403 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 6.332 ; 6.332 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 6.690 ; 6.690 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 6.798 ; 6.798 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.193 ; 7.193 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.447 ; 5.447 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.451 ; 5.451 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 5.753 ; 5.753 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 6.089 ; 6.089 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 5.788 ; 5.788 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 6.241 ; 6.241 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 6.564 ; 6.564 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 6.546 ; 6.546 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.478 ; 6.478 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.458 ; 6.458 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.784 ; 6.784 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.454 ; 4.454 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 7.193 ; 7.193 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.869 ; 4.869 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.901 ; 4.901 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.855 ; 4.855 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.022 ; 5.022 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.048 ; 5.048 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.503 ; 4.503 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.048 ; 5.048 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.222 ; 6.222 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.865 ; 6.865 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 1.884 ; 1.884 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 1.998 ; 1.998 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.224 ; 2.224 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.175 ; 2.175 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 1.928 ; 1.928 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 1.932 ; 1.932 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 1.931 ; 1.931 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 1.931 ; 1.931 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 1.928 ; 1.928 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.048 ; 2.048 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.563 ; 2.563 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.511 ; 2.511 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.476 ; 2.476 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.573 ; 2.573 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.567 ; 2.567 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.755 ; 1.755 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.180 ; 2.180 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.183 ; 2.183 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 2.249 ; 2.249 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.341 ; 2.341 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.269 ; 2.269 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.437 ; 2.437 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.524 ; 2.524 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.512 ; 2.512 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.529 ; 2.529 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.546 ; 2.546 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.507 ; 2.507 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.755 ; 1.755 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.645 ; 2.645 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.895 ; 1.895 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.906 ; 1.906 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.882 ; 1.882 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.034 ; 2.034 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.027 ; 2.027 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.797 ; 1.797 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.027 ; 2.027 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.434 ; 2.434 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.558 ; 2.558 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; ADC_DCLKA              ; CLK                    ; 25       ; 25       ; 0        ; 0        ;
; CLK                    ; CLK                    ; 4308     ; 0        ; 0        ; 0        ;
; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 354      ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; ADC_DCLKA              ; CLK                    ; 25       ; 25       ; 0        ; 0        ;
; CLK                    ; CLK                    ; 4308     ; 0        ; 0        ; 0        ;
; CLK                    ; CORR_BUFFER_UPDATE_CLK ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK ; CORR_BUFFER_UPDATE_CLK ; 354      ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 27    ; 27   ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 27 13:29:14 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(11): Corr_Main_1|corr_buffer_update~feeder|datad could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -name PLL_CLK6 -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update~feeder|datad}]
Warning (332060): Node: Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 1.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.191         0.000 CORR_BUFFER_UPDATE_CLK 
    Info (332119):     5.441         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
    Info (332119):     0.743         0.000 CORR_BUFFER_UPDATE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.266
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.266         0.000 CORR_BUFFER_UPDATE_CLK 
    Info (332119):     2.091         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     3.333         0.000 PLL_CLK3 
    Info (332119):     3.333         0.000 PLL_CLK5 
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    16.000         0.000 ADC_CLK 
    Info (332119):    17.223         0.000 ADC_DCLKA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 1.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.914         0.000 CORR_BUFFER_UPDATE_CLK 
    Info (332119):     7.944         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
    Info (332119):     0.239         0.000 CORR_BUFFER_UPDATE_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.206         0.000 CORR_BUFFER_UPDATE_CLK 
    Info (332119):     2.333         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     3.333         0.000 PLL_CLK3 
    Info (332119):     3.333         0.000 PLL_CLK5 
    Info (332119):     7.873         0.000 CLK 
    Info (332119):    17.223         0.000 ADC_CLK 
    Info (332119):    17.778         0.000 ADC_DCLKA 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4548 megabytes
    Info: Processing ended: Thu Apr 27 13:29:15 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


