<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Jul 17 14:47:32 2015" VIVADOVERSION="2014.4">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z030" NAME="design_1_imp" PACKAGE="fbg676" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="channel_x_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="channel_x_clk_n" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="channel_x_data_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="channel_x_data_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="channel_y_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="channel_y_clk_n" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="channel_y_data_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="channel_y_data_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="channel_z_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="channel_z_clk_n" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="channel_z_data_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="channel_z_data_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="refclkin_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="refclkin_clk_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="rst_n" SIGIS="undef" SIGNAME="External_Ports_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="resetn"/>
        <CONNECTION INSTANCE="v_tc_0" PORT="resetn"/>
        <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="hls_threshold_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="hls_cropping_vert_strm_0" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE FULLNAME="/axis_dwidth_converter_0" HWVERSION="1.1" INSTANCE="axis_dwidth_converter_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_dwidth_converter" VLNV="xilinx.com:ip:axis_dwidth_converter:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="80"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010010011"/>
        <PARAMETER NAME="S_TDATA_NUM_BYTES" VALUE="10"/>
        <PARAMETER NAME="M_TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_MI_TKEEP" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axis_dwidth_converter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="60000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="cameralink_to_axis_0_m_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="79" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cameralink_to_axis_0_m_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="cameralink_to_axis_0_m_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="cameralink_to_axis_0_m_axis_video_tuser &amp; cameralink_to_axis_0_m_axis_video_tuser &amp; cameralink_to_axis_0_m_axis_video_tuser &amp; cameralink_to_axis_0_m_axis_video_tuser &amp; cameralink_to_axis_0_m_axis_video_tuser &amp; cameralink_to_axis_0_m_axis_video_tuser &amp; cameralink_to_axis_0_m_axis_video_tuser &amp; cameralink_to_axis_0_m_axis_video_tuser &amp; cameralink_to_axis_0_m_axis_video_tuser &amp; cameralink_to_axis_0_m_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tuser"/>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tuser"/>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tuser"/>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tuser"/>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tuser"/>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tuser"/>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tuser"/>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tuser"/>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tuser"/>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="m_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="src_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="src_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="src_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="src_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_reduced_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_tvalid"/>
            <PORTMAP PHYSICAL="s_axis_tready"/>
            <PORTMAP PHYSICAL="s_axis_tdata"/>
            <PORTMAP PHYSICAL="s_axis_tlast"/>
            <PORTMAP PHYSICAL="s_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_tvalid"/>
            <PORTMAP PHYSICAL="m_axis_tready"/>
            <PORTMAP PHYSICAL="m_axis_tdata"/>
            <PORTMAP PHYSICAL="m_axis_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_tlast"/>
            <PORTMAP PHYSICAL="m_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/cameralink_to_axis_0" HWVERSION="1.0" INSTANCE="cameralink_to_axis_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cameralink_to_axis" VLNV="Xilinx.com:user:cameralink_to_axis:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cameralink_to_axis_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst_n" SIGIS="undef" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="refclkin_p" SIGIS="undef"/>
        <PORT DIR="I" NAME="refclkin_n" SIGIS="undef"/>
        <PORT DIR="I" NAME="clkin1_p" SIGIS="undef"/>
        <PORT DIR="I" NAME="clkin1_n" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="datain1_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="datain1_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="clkin2_p" SIGIS="undef"/>
        <PORT DIR="I" NAME="clkin2_n" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="datain2_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="datain2_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="clkin3_p" SIGIS="undef"/>
        <PORT DIR="I" NAME="clkin3_n" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="datain3_p" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="datain3_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="refclk_out" SIGIS="undef" SIGNAME="cameralink_to_axis_0_refclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="60000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="79" NAME="m_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cameralink_to_axis_0_m_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="cameralink_to_axis_0_m_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef" SIGNAME="cameralink_to_axis_0_m_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tuser"/>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tuser"/>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tuser"/>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tuser"/>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tuser"/>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tuser"/>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tuser"/>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tuser"/>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tuser"/>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="cameralink_to_axis_0_m_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fid" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_active_video" SIGIS="undef" SIGNAME="cameralink_to_axis_0_vtd_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="active_video_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vtd_vblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="wr_error" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef"/>
        <PORT DIR="I" NAME="axis_enable" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis_video" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP PHYSICAL="m_axis_video_tvalid"/>
            <PORTMAP PHYSICAL="m_axis_video_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vtd" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="vtd_active_video"/>
            <PORTMAP PHYSICAL="vtd_hblank"/>
            <PORTMAP PHYSICAL="vtd_vblank"/>
            <PORTMAP PHYSICAL="vtd_hsync"/>
            <PORTMAP PHYSICAL="vtd_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_channel_x" NAME="channel_x" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="clkin1_p"/>
            <PORTMAP PHYSICAL="clkin1_n"/>
            <PORTMAP PHYSICAL="datain1_n"/>
            <PORTMAP PHYSICAL="datain1_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_channel_y" NAME="channel_y" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="clkin2_p"/>
            <PORTMAP PHYSICAL="clkin2_n"/>
            <PORTMAP PHYSICAL="datain2_n"/>
            <PORTMAP PHYSICAL="datain2_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_channel_z" NAME="channel_z" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="clkin3_p"/>
            <PORTMAP PHYSICAL="clkin3_n"/>
            <PORTMAP PHYSICAL="datain3_n"/>
            <PORTMAP PHYSICAL="datain3_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_refclkin" NAME="refclk_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="refclkin_p"/>
            <PORTMAP PHYSICAL="refclkin_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/clk_wiz_0" HWVERSION="5.1" INSTANCE="clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_1;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_____________200____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="CLK_OUT1____60.000______0.000______50.0______216.789____208.392"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="CLK_OUT2____60.000______0.000______50.0______216.789____208.392"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="60"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="60"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="60.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="21.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="5.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="14.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="14"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="PLL"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="PLL"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="200"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="50.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="60"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="60"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="21"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="5.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="14"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="14"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="216.789"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="208.392"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="216.789"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="208.392"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="cameralink_to_axis_0_refclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="refclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="60000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="aclk"/>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="aclk"/>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="aclk"/>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="hls_cropping_vert_strm_0" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="60000000" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="clk"/>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vid_io_out_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="aclken"/>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="axis_enable"/>
            <CONNECTION INSTANCE="v_tc_0" PORT="clken"/>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vid_io_out_ce"/>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="aclken"/>
            <CONNECTION INSTANCE="v_tc_0" PORT="det_clken"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/hls_cropping_strm_0" HWVERSION="1.0" INSTANCE="hls_cropping_strm_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hls_cropping_strm" VLNV="xilinx.com:hls:hls_cropping_strm:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_hls_cropping_strm_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="dst_valid_V_ap_vld" SIGIS="undef"/>
        <PORT DIR="O" NAME="sof_sig_V_ap_vld" SIGIS="undef"/>
        <PORT CLKFREQUENCY="60000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="src_TVALID" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="dst_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="src_TREADY" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="dst_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="src_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="dst_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="dst_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="dst_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="dst_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="dst_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="dst_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TID" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="dst_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dst_V_V_TVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="dst_V_V_TREADY" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dst_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_dst_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_vert_strm_0" PORT="src_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_valid_V" RIGHT="0" SIGIS="data" SIGNAME="hls_cropping_strm_0_dst_valid_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_vert_strm_0" PORT="src_valid_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="sof_sig_V" RIGHT="0" SIGIS="data" SIGNAME="hls_cropping_strm_0_sof_sig_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_vert_strm_0" PORT="sof_src_V"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hls_threshold_0_dst" NAME="src" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="src_TVALID"/>
            <PORTMAP PHYSICAL="src_TREADY"/>
            <PORTMAP PHYSICAL="src_TDATA"/>
            <PORTMAP PHYSICAL="src_TDEST"/>
            <PORTMAP PHYSICAL="src_TKEEP"/>
            <PORTMAP PHYSICAL="src_TSTRB"/>
            <PORTMAP PHYSICAL="src_TUSER"/>
            <PORTMAP PHYSICAL="src_TLAST"/>
            <PORTMAP PHYSICAL="src_TID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dst_V_V" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="dst_V_V_TVALID"/>
            <PORTMAP PHYSICAL="dst_V_V_TREADY"/>
            <PORTMAP PHYSICAL="dst_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/hls_cropping_vert_strm_0" HWVERSION="1.0" INSTANCE="hls_cropping_vert_strm_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hls_cropping_vert_strm" VLNV="xilinx.com:hls:hls_cropping_vert_strm:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_hls_cropping_vert_strm_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="dst_V_ap_vld" SIGIS="undef"/>
        <PORT DIR="O" NAME="sof_dst_V_ap_vld" SIGIS="undef"/>
        <PORT DIR="O" NAME="eol_dst_V_ap_vld" SIGIS="undef"/>
        <PORT DIR="O" NAME="dst_valid_dst_V_ap_vld" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsync_V_ap_vld" SIGIS="undef"/>
        <PORT DIR="O" NAME="vsync_V_ap_vld" SIGIS="undef"/>
        <PORT CLKFREQUENCY="60000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="src_V_V_TVALID" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="src_V_V_TREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="src_V_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_dst_V_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="dst_V_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dst_V" RIGHT="0" SIGIS="data" SIGNAME="hls_cropping_vert_strm_0_dst_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="s_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="sof_dst_V" RIGHT="0" SIGIS="data" SIGNAME="hls_cropping_vert_strm_0_sof_dst_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="s_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="eol_dst_V" RIGHT="0" SIGIS="data" SIGNAME="hls_cropping_vert_strm_0_eol_dst_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="s_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_valid_dst_V" RIGHT="0" SIGIS="data" SIGNAME="hls_cropping_vert_strm_0_dst_valid_dst_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="s_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_valid_V" RIGHT="0" SIGIS="data" SIGNAME="hls_cropping_strm_0_dst_valid_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="dst_valid_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="sof_src_V" RIGHT="0" SIGIS="data" SIGNAME="hls_cropping_strm_0_sof_sig_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="sof_sig_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="hsync_V" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="0" NAME="vsync_V" RIGHT="0" SIGIS="data"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="src_V_V" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="src_V_V_TVALID"/>
            <PORTMAP PHYSICAL="src_V_V_TREADY"/>
            <PORTMAP PHYSICAL="src_V_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/hls_synchr_strm_0" HWVERSION="1.0" INSTANCE="hls_synchr_strm_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hls_synchr_strm" VLNV="xilinx.com:hls:hls_synchr_strm:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_hls_synchr_strm_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="60000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="src_TVALID" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="src_TREADY" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="src_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TDEST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="src_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="src_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="src_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="util_reduced_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_reduced_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="dst_TVALID" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="src_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dst_TREADY" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="src_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="dst_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="src_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="src_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dst_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="src_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dst_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="src_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="src_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="src_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_TID" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_threshold_0" PORT="src_TID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="src" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="src_TVALID"/>
            <PORTMAP PHYSICAL="src_TREADY"/>
            <PORTMAP PHYSICAL="src_TDATA"/>
            <PORTMAP PHYSICAL="src_TDEST"/>
            <PORTMAP PHYSICAL="src_TKEEP"/>
            <PORTMAP PHYSICAL="src_TSTRB"/>
            <PORTMAP PHYSICAL="src_TUSER"/>
            <PORTMAP PHYSICAL="src_TLAST"/>
            <PORTMAP PHYSICAL="src_TID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_synchr_strm_0_dst" NAME="dst" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="dst_TVALID"/>
            <PORTMAP PHYSICAL="dst_TREADY"/>
            <PORTMAP PHYSICAL="dst_TDATA"/>
            <PORTMAP PHYSICAL="dst_TDEST"/>
            <PORTMAP PHYSICAL="dst_TKEEP"/>
            <PORTMAP PHYSICAL="dst_TSTRB"/>
            <PORTMAP PHYSICAL="dst_TUSER"/>
            <PORTMAP PHYSICAL="dst_TLAST"/>
            <PORTMAP PHYSICAL="dst_TID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/hls_threshold_0" HWVERSION="1.0" INSTANCE="hls_threshold_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hls_threshold" VLNV="xilinx.com:hls:hls_threshold:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_hls_threshold_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="src_TVALID" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="dst_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="src_TREADY" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="dst_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="src_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="dst_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="src_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="dst_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="src_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="dst_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="dst_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="dst_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TID" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="dst_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="src_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="hls_synchr_strm_0_dst_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="dst_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dst_TVALID" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="src_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dst_TREADY" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="src_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dst_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="src_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="src_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="src_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="src_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="src_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_TID" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="src_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dst_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_strm_0_src_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="src_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="60000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hls_synchr_strm_0_dst" NAME="src" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="src_TVALID"/>
            <PORTMAP PHYSICAL="src_TREADY"/>
            <PORTMAP PHYSICAL="src_TDATA"/>
            <PORTMAP PHYSICAL="src_TKEEP"/>
            <PORTMAP PHYSICAL="src_TSTRB"/>
            <PORTMAP PHYSICAL="src_TUSER"/>
            <PORTMAP PHYSICAL="src_TLAST"/>
            <PORTMAP PHYSICAL="src_TID"/>
            <PORTMAP PHYSICAL="src_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_threshold_0_dst" NAME="dst" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="dst_TVALID"/>
            <PORTMAP PHYSICAL="dst_TREADY"/>
            <PORTMAP PHYSICAL="dst_TDATA"/>
            <PORTMAP PHYSICAL="dst_TKEEP"/>
            <PORTMAP PHYSICAL="dst_TSTRB"/>
            <PORTMAP PHYSICAL="dst_TUSER"/>
            <PORTMAP PHYSICAL="dst_TLAST"/>
            <PORTMAP PHYSICAL="dst_TID"/>
            <PORTMAP PHYSICAL="dst_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/util_reduced_logic_0" HWVERSION="2.0" INSTANCE="util_reduced_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_reduced_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="axis_dwidth_converter_0_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_dwidth_converter_0" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="util_reduced_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_synchr_strm_0" PORT="src_TUSER"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_vector_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/v_axi4s_vid_out_0" HWVERSION="3.0" INSTANCE="v_axi4s_vid_out_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_axi4s_vid_out" VLNV="xilinx.com:ip:v_axi4s_vid_out:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v3_0;d=pg044_v_axis_vid_out.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_FORMAT" VALUE="3"/>
        <PARAMETER NAME="VID_OUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="RAM_ADDR_BITS" VALUE="10"/>
        <PARAMETER NAME="HYSTERESIS_LEVEL" VALUE="12"/>
        <PARAMETER NAME="FILL_GUARDBAND" VALUE="3"/>
        <PARAMETER NAME="VTG_MASTER_SLAVE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_v_axi4s_vid_out_0_0"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_MAX_TDATASMPLS_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="60000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_cropping_vert_strm_0_dst_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_vert_strm_0" PORT="dst_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tvalid" SIGIS="undef" SIGNAME="hls_cropping_vert_strm_0_dst_valid_dst_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_vert_strm_0" PORT="dst_valid_dst_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_video_tuser" SIGIS="undef" SIGNAME="hls_cropping_vert_strm_0_sof_dst_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_vert_strm_0" PORT="sof_dst_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tlast" SIGIS="undef" SIGNAME="hls_cropping_vert_strm_0_eol_dst_V">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_vert_strm_0" PORT="eol_dst_V"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fid" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="60000000" DIR="I" NAME="vid_io_out_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_out_ce" SIGIS="ce" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_active_video" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_vsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_hsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_vblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_hblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_field_id" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="vid_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="vtg_vsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vtg_hsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vtg_vblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vtg_hblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vtg_active_video" SIGIS="undef" SIGNAME="v_tc_0_active_video_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="active_video_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtg_ce" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_tc_0" PORT="gen_clken"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="wr_error" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="video_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_video_tdata"/>
            <PORTMAP PHYSICAL="s_axis_video_tlast"/>
            <PORTMAP PHYSICAL="s_axis_video_tready"/>
            <PORTMAP PHYSICAL="s_axis_video_tuser"/>
            <PORTMAP PHYSICAL="s_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vtiming_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="vtg_active_video"/>
            <PORTMAP PHYSICAL="vtg_field_id"/>
            <PORTMAP PHYSICAL="vtg_hblank"/>
            <PORTMAP PHYSICAL="vtg_hsync"/>
            <PORTMAP PHYSICAL="vtg_vblank"/>
            <PORTMAP PHYSICAL="vtg_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vid_io_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="vid_active_video"/>
            <PORTMAP PHYSICAL="vid_data"/>
            <PORTMAP PHYSICAL="vid_field_id"/>
            <PORTMAP PHYSICAL="vid_hblank"/>
            <PORTMAP PHYSICAL="vid_hsync"/>
            <PORTMAP PHYSICAL="vid_vblank"/>
            <PORTMAP PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/v_tc_0" HWVERSION="6.1" INSTANCE="v_tc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_tc" VLNV="xilinx.com:ip:v_tc:6.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v6_1;d=pg016_v_tc.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_GEN_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HACTIVE_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_GEN_VACTIVE_SIZE" VALUE="768"/>
        <PARAMETER NAME="C_GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_GEN_HFRAME_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_GEN_F0_VFRAME_SIZE" VALUE="800"/>
        <PARAMETER NAME="C_GEN_F1_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="C_GEN_HSYNC_START" VALUE="150"/>
        <PARAMETER NAME="C_GEN_HSYNC_END" VALUE="200"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HSTART" VALUE="64"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HEND" VALUE="64"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VSTART" VALUE="775"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VEND" VALUE="790"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HSTART" VALUE="64"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HEND" VALUE="64"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HSTART" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HEND" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HSTART" VALUE="1280"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HEND" VALUE="1280"/>
        <PARAMETER NAME="C_FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="C_MAX_PIXELS" VALUE="4096"/>
        <PARAMETER NAME="C_MAX_LINES" VALUE="4096"/>
        <PARAMETER NAME="C_NUM_FSYNCS" VALUE="1"/>
        <PARAMETER NAME="C_INTERLACE_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_AUTO_SWITCH" VALUE="0"/>
        <PARAMETER NAME="C_DETECT_EN" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_GENERATE_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HSYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_VSYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_HBLANK_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HSYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_VSYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HBLANK_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_VBLANK_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_v_tc_0_0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="HAS_AXI4_LITE" VALUE="false"/>
        <PARAMETER NAME="HAS_INTC_IF" VALUE="false"/>
        <PARAMETER NAME="INTERLACE_EN" VALUE="false"/>
        <PARAMETER NAME="SYNC_EN" VALUE="false"/>
        <PARAMETER NAME="max_clocks_per_line" VALUE="4096"/>
        <PARAMETER NAME="max_lines_per_frame" VALUE="4096"/>
        <PARAMETER NAME="VIDEO_MODE" VALUE="Custom"/>
        <PARAMETER NAME="FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VSTART" VALUE="775"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VSTART" VALUE="724"/>
        <PARAMETER NAME="GEN_HACTIVE_SIZE" VALUE="64"/>
        <PARAMETER NAME="GEN_HSYNC_END" VALUE="200"/>
        <PARAMETER NAME="GEN_HFRAME_SIZE" VALUE="64"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HSTART" VALUE="64"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HSTART" VALUE="1280"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HEND" VALUE="64"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HEND" VALUE="1280"/>
        <PARAMETER NAME="GEN_F0_VFRAME_SIZE" VALUE="800"/>
        <PARAMETER NAME="GEN_F1_VFRAME_SIZE" VALUE="750"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VEND" VALUE="790"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VEND" VALUE="729"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HEND" VALUE="64"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HEND" VALUE="1280"/>
        <PARAMETER NAME="GEN_HSYNC_START" VALUE="150"/>
        <PARAMETER NAME="GEN_VACTIVE_SIZE" VALUE="768"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HSTART" VALUE="64"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HSTART" VALUE="1280"/>
        <PARAMETER NAME="GEN_ACHROMA_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_AVIDEO_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_FIELDID_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_INTERLACED" VALUE="false"/>
        <PARAMETER NAME="GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="GEN_VIDEO_FORMAT" VALUE="RGB"/>
        <PARAMETER NAME="horizontal_sync_generation" VALUE="false"/>
        <PARAMETER NAME="enable_detection" VALUE="true"/>
        <PARAMETER NAME="vertical_blank_generation" VALUE="false"/>
        <PARAMETER NAME="GEN_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="horizontal_blank_detection" VALUE="false"/>
        <PARAMETER NAME="active_chroma_detection" VALUE="false"/>
        <PARAMETER NAME="horizontal_sync_detection" VALUE="false"/>
        <PARAMETER NAME="enable_generation" VALUE="true"/>
        <PARAMETER NAME="auto_generation_mode" VALUE="false"/>
        <PARAMETER NAME="vertical_sync_generation" VALUE="false"/>
        <PARAMETER NAME="active_chroma_generation" VALUE="false"/>
        <PARAMETER NAME="DET_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="vertical_blank_detection" VALUE="true"/>
        <PARAMETER NAME="active_video_generation" VALUE="true"/>
        <PARAMETER NAME="vertical_sync_detection" VALUE="false"/>
        <PARAMETER NAME="horizontal_blank_generation" VALUE="false"/>
        <PARAMETER NAME="active_video_detection" VALUE="true"/>
        <PARAMETER NAME="frame_syncs" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="60000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clken" SIGIS="ce" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="det_clken" SIGIS="undef" SIGNAME="clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gen_clken" SIGIS="undef" SIGNAME="v_axi4s_vid_out_0_vtg_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vtg_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vblank_in" SIGIS="undef"/>
        <PORT DIR="I" NAME="active_video_in" SIGIS="undef" SIGNAME="cameralink_to_axis_0_vtd_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cameralink_to_axis_0" PORT="vtd_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="active_video_out" SIGIS="undef" SIGNAME="v_tc_0_active_video_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="vtg_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="fsync_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vtiming_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="active_video_in"/>
            <PORTMAP PHYSICAL="vblank_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vtiming_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="active_video_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_axi4s_vid_out_0" PORT="fid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hls_cropping_strm_0" PORT="dst_V_V_TREADY"/>
            <CONNECTION INSTANCE="hls_cropping_vert_strm_0" PORT="src_V_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

  <REPOSITORIES/>

</EDKSYSTEM>
