# UART Communication System in Verilog

## Overview

A parameterized UART (Universal Asynchronous Receiver/Transmitter) communication system designed in Verilog HDL.

The project includes a configurable baud generator, UART transmitter, UART receiver, top-level integration, and a comprehensive verification testbench.

---

## Features

- Parameterized Clock Frequency
- Parameterized Baud Rate
- Baud Tick Generator
- UART Transmitter (TX)
- UART Receiver (RX)
- Top-Level UART Integration
- Busy Signal
- Done Signal
- Framing Error Detection
- Parity Error Detection
- Self-checking Testbench
- Multiple Verification Scenarios

---

# UART Communication System in Verilog

A parameterized **UART (Universal Asynchronous Receiver/Transmitter)** communication system implemented in **Verilog HDL**. The project includes a configurable baud generator, UART transmitter, UART receiver, top-level integration, and a self-checking verification testbench.

---

## Features

* Parameterized Clock Frequency
* Parameterized Baud Rate
* Baud Tick Generator
* UART Transmitter (TX)
* UART Receiver (RX)
* UART Top-Level Integration
* Busy Signal
* Done Signal
* Framing Error Detection
* Parity Error Detection
* Self-checking Testbench
* Multiple Verification Scenarios

---

# Project Structure

```text
UART-Communication-System-Verilog
│
├── rtl/
│   ├── baud_generator.v
│   ├── uart_tx.v
│   ├── uart_rx.v
│   └── uart_top.v
│
├── testbench/
│   └── uart_tb.v
│
├── docs/
│   ├── architecture/
│   │   ├── baud_generator.png
│   │   ├── uart_top_architecture.png
│   │   ├── uart_tx_architecture.png
│   │   ├── uart_rx_architecture.png
│   │   ├── uart_tx_fsm.png
│   │   └── uart_rx_fsm.png
│   │
│   ├── simulation/
│   │   ├── basic_communication.png
│   │   ├── busy_signal.png
│   │   ├── back_to_back.png
│   │   ├── random_stress_test.png
│   │   ├── uart_waveform_full.png
│   │   ├── uart_waveform_zoom.png
│   │   └── verification_summary.png
│   │
│   └── reports/
│       └── verification_results.txt
│
└── README.md
```
---

# System Architecture

## Top-Level Architecture

![UART Top](docs/architecture/uart_top_architecture.png)

---

## Baud Generator

![Baud Generator](docs/architecture/baud_generator.png)

---

## UART Transmitter Architecture

![UART TX](docs/architecture/uart_tx_architecture.png)

---

## UART Receiver Architecture

![UART RX](docs/architecture/uart_rx_architecture.png)

---

## FSM Diagrams

### UART Transmitter FSM

![UART TX FSM](docs/architecture/uart_tx_fsm.png)

### UART Receiver FSM

![UART RX FSM](docs/architecture/uart_rx_fsm.png)

> **Note**
>
> The FSM diagrams illustrate the logical operation of the UART transmitter and receiver. The current implementation is configured for the verification setup used in this project while remaining extensible for additional UART features.

---

# Verification

The design was verified using a self-checking Verilog testbench.

### Verification Scenarios

- Basic Communication
- Busy Signal Validation
- Back-to-Back Frame Transmission
- Random Stress Testing

---

## Basic Communication

![Basic](docs/simulation/basic_communication.png)

---

## Busy Signal

![Busy](docs/simulation/busy_signal.png)

---

## Back-to-Back Frames

![Back to Back](docs/simulation/back_to_back.png)

---

## Random Stress Test

![Random](docs/simulation/random_stress_test.png)

---

## Waveforms

### UART Waveform (Overview)

![Overview](docs/simulation/uart_waveform_full.png)

---

### UART Waveform (Zoomed)

![Zoom](docs/simulation/uart_waveform_zoom.png)

---

## Verification Summary

![Summary](docs/simulation/verification_summary.png)

The complete verification log is available here:

📄 `docs/reports/verification_results.txt`

---

# Test Results

| Test | Status |
|------|--------|
| Basic Communication | ✅ PASS |
| Busy Signal | ✅ PASS |
| Back-to-Back Frames | ✅ PASS |
| Random Stress Test | ✅ PASS |

---

# Tools Used

- Verilog HDL
- Icarus Verilog
- EPWave
- EDA Playground

---

# Future Improvements

- Configurable Data Width
- FIFO Buffers
- Interrupt Support
- Hardware Synthesis Validation
- FPGA Implementation

---

# Author

**Beema Shahana Shiyad**

B.Tech Electronics and Communication Engineering
