{
	"version": "1.0",
	"modules": {
		"bd_929b": {
			"proto_instances": {
				"/eth_buf/AXI_STR_RXD": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "AXI_STR_RXD_ACLK"},
						"ARESETN": { "actual": "AXI_STR_RXD_ARESETN"},
						"TDATA": { "actual": "AXI_STR_RXD_DATA[31:0]"},
						"TKEEP": { "actual": "AXI_STR_RXD_KEEP[3:0]"},
						"TLAST": { "actual": "AXI_STR_RXD_LAST"},
						"TREADY": { "actual": "AXI_STR_RXD_READY"},
						"TVALID": { "actual": "AXI_STR_RXD_VALID"}
					}
				},
				"/eth_buf/AXI_STR_RXS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "AXI_STR_RXS_ACLK"},
						"ARESETN": { "actual": "AXI_STR_RXS_ARESETN"},
						"TDATA": { "actual": "AXI_STR_RXS_DATA[31:0]"},
						"TKEEP": { "actual": "AXI_STR_RXS_KEEP[3:0]"},
						"TLAST": { "actual": "AXI_STR_RXS_LAST"},
						"TREADY": { "actual": "AXI_STR_RXS_READY"},
						"TVALID": { "actual": "AXI_STR_RXS_VALID"}
					}
				},
				"/eth_buf/AXI_STR_TXC": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "AXI_STR_TXC_ACLK"},
						"ARESETN": { "actual": "AXI_STR_TXC_ARESETN"},
						"TDATA": { "actual": "AXI_STR_TXC_TDATA[31:0]"},
						"TKEEP": { "actual": "AXI_STR_TXC_TKEEP[3:0]"},
						"TLAST": { "actual": "AXI_STR_TXC_TLAST"},
						"TREADY": { "actual": "AXI_STR_TXC_TREADY"},
						"TVALID": { "actual": "AXI_STR_TXC_TVALID"}
					}
				},
				"/eth_buf/AXI_STR_TXD": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "AXI_STR_TXD_ACLK"},
						"ARESETN": { "actual": "AXI_STR_TXD_ARESETN"},
						"TDATA": { "actual": "AXI_STR_TXD_TDATA[31:0]"},
						"TKEEP": { "actual": "AXI_STR_TXD_TKEEP[3:0]"},
						"TLAST": { "actual": "AXI_STR_TXD_TLAST"},
						"TREADY": { "actual": "AXI_STR_TXD_TREADY"},
						"TVALID": { "actual": "AXI_STR_TXD_TVALID"}
					}
				},
				"/eth_buf/RX_AXIS_MAC": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "rx_mac_aclk"},
						"TDATA": { "actual": "rx_axis_mac_tdata[7:0]"},
						"TLAST": { "actual": "rx_axis_mac_tlast"},
						"TUSER": { "actual": "rx_axis_mac_tuser"},
						"TVALID": { "actual": "rx_axis_mac_tvalid"}
					}
				},
				"/eth_buf/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXI_ACLK"},
						"ARADDR": { "actual": "S_AXI_ARADDR[17:0]"},
						"ARESETN": { "actual": "S_AXI_ARESETN"},
						"ARREADY": { "actual": "S_AXI_ARREADY"},
						"ARVALID": { "actual": "S_AXI_ARVALID"},
						"AWADDR": { "actual": "S_AXI_AWADDR[17:0]"},
						"AWREADY": { "actual": "S_AXI_AWREADY"},
						"AWVALID": { "actual": "S_AXI_AWVALID"},
						"BREADY": { "actual": "S_AXI_BREADY"},
						"BRESP": { "actual": "S_AXI_BRESP[1:0]"},
						"BVALID": { "actual": "S_AXI_BVALID"},
						"RDATA": { "actual": "S_AXI_RDATA[31:0]"},
						"RREADY": { "actual": "S_AXI_RREADY"},
						"RRESP": { "actual": "S_AXI_RRESP[1:0]"},
						"RVALID": { "actual": "S_AXI_RVALID"},
						"WDATA": { "actual": "S_AXI_WDATA[31:0]"},
						"WREADY": { "actual": "S_AXI_WREADY"},
						"WSTRB": { "actual": "S_AXI_WSTRB[3:0]"},
						"WVALID": { "actual": "S_AXI_WVALID"}
					}
				},
				"/eth_buf/S_AXI_2TEMAC": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "S_AXI_ACLK"},
						"ARADDR": { "actual": "S_AXI_2TEMAC_ARADDR[11:0]"},
						"ARESETN": { "actual": "S_AXI_ARESETN"},
						"ARREADY": { "actual": "S_AXI_2TEMAC_ARREADY"},
						"ARVALID": { "actual": "S_AXI_2TEMAC_ARVALID"},
						"AWADDR": { "actual": "S_AXI_2TEMAC_AWADDR[11:0]"},
						"AWREADY": { "actual": "S_AXI_2TEMAC_AWREADY"},
						"AWVALID": { "actual": "S_AXI_2TEMAC_AWVALID"},
						"BREADY": { "actual": "S_AXI_2TEMAC_BREADY"},
						"BRESP": { "actual": "S_AXI_2TEMAC_BRESP[1:0]"},
						"BVALID": { "actual": "S_AXI_2TEMAC_BVALID"},
						"RDATA": { "actual": "S_AXI_2TEMAC_RDATA[31:0]"},
						"RREADY": { "actual": "S_AXI_2TEMAC_RREADY"},
						"RRESP": { "actual": "S_AXI_2TEMAC_RRESP[1:0]"},
						"RVALID": { "actual": "S_AXI_2TEMAC_RVALID"},
						"WDATA": { "actual": "S_AXI_2TEMAC_WDATA[31:0]"},
						"WREADY": { "actual": "S_AXI_2TEMAC_WREADY"},
						"WVALID": { "actual": "S_AXI_2TEMAC_WVALID"}
					}
				},
				"/eth_buf/TX_AXIS_MAC": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "tx_mac_aclk"},
						"TDATA": { "actual": "tx_axis_mac_tdata[7:0]"},
						"TLAST": { "actual": "tx_axis_mac_tlast"},
						"TREADY": { "actual": "tx_axis_mac_tready"},
						"TUSER": { "actual": "tx_axis_mac_tuser[0:0]"},
						"TVALID": { "actual": "tx_axis_mac_tvalid"}
					}
				},
				"/mac/m_axis_rx": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "rx_mac_aclk"},
						"TDATA": { "actual": "rx_axis_mac_tdata[7:0]"},
						"TLAST": { "actual": "rx_axis_mac_tlast"},
						"TUSER": { "actual": "rx_axis_mac_tuser"},
						"TVALID": { "actual": "rx_axis_mac_tvalid"}
					}
				},
				"/mac/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[11:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[11:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/mac/s_axis_tx": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "tx_mac_aclk"},
						"TDATA": { "actual": "tx_axis_mac_tdata[7:0]"},
						"TLAST": { "actual": "tx_axis_mac_tlast"},
						"TREADY": { "actual": "tx_axis_mac_tready"},
						"TUSER": { "actual": "tx_axis_mac_tuser[0:0]"},
						"TVALID": { "actual": "tx_axis_mac_tvalid"}
					}
				}
			}
		}
	}
}
