rd_("BiFLEXCAN in Freeze Mode, prescaler stoppedBjFlexCAN in Freeze mode, prescaler stopped.AhWrite access is allowed.AlWrite access is not allowed.AgWrite access is allowedAkWrite access is not allowediNo action0CbLoad counter value from GPTLD bits in n_GPTIMER0LDCfLoad counter value from GPTLD bits in USB_n_GPTIMER0LDmStop counting0cRun0BbHigh Assurance Counter is disabledBaHigh Assurance Counter is enabledCkHigh Assurance Counter Load When set, it loads the High \xe2\x80\xa6CmHigh Assurance Counter Stop This bit can be set only when \xe2\x80\xa6oHCLK is active.AbHCLK is gated off.AhHold time On MDIO OutputBnIndicates the privilege/user mode for the ENETBjSNVS_HP High Assurance Counter IV Register0CiHP Security Interrupt Control Register Lock When set, \xe2\x80\xa6CiHP Security Violation Control Register Lock When set, \xe2\x80\xa6CmThe hprot1 input signal value is routed to the csu_hprot1 \xe2\x80\xa6CnThe HP register bit is routed to the csu_hprot1 output for \xe2\x80\xa61010CnDetermines whether the register value of the corresponding \xe2\x80\xa621021AjDevice Hardware Parameters0A`Swap half-words.0000000hno errorCaCorresponding bit of INT_STATUS register cleared.C`Corresponding interrupt of INT_STATUS is masked.oerror detected.C`Corresponding bit of INT_STATUS register active.BjCorresponding bit of INT_STATUS is active.CfReceiver was not idle before receiving this character.CbReceiver was idle before receiving this character.BoLPI2C Master will receive ACK and NACK normallyBmSlave will end transfer when NACK is detectedCkLPI2C Master will treat a received NACK as if it (NACK) \xe2\x80\xa6BnSlave will not end transfer when NACK detectedAjCorrection Increment ValueAmInitialization Control SelectnInput Select AnInput Select BnInput Select XAhSNVS Integration OptionsBkShows the integration options for the TRNG.CiEnable an interrupt when major iteration count completes.AjInterrupt Control Register0mMask Register0ClInvert Data Input. This bit enables or disables internal \xe2\x80\xa6AhInvert Pixel Clock InputBjFlash will be accessed in Individual mode.BhFlash will be accessed in Parallel mode.ClIP triggered Command Sequences Error Detected interrupt. \xe2\x80\xa6AoIP command error done interruptAbIPG_CLK is active.AeIPG_CLK is gated off.AeDivider for ipg podf.AjIP RX FIFO Status Register0C`IP RX FIFO WaterMark available interrupt enable.AjIP TX FIFO Status Register0BlIP TX FIFO WaterMark empty interrupt enable.lID for TRNG.DdAn owned peripheral of type <code>T</code>, instance <code>N</code>.CkHardware interrupts from STAT[LBKDIF] flag are disabled \xe2\x80\xa6CiHardware interrupt requested when STAT[LBKDIF] flag is 1.BiNo LIN break character has been detected.BfLIN break character has been detected.CgCount until roll over at $FFFF and continue from $0000.000CnCount until compare, then re-initialize. If counting up, a \xe2\x80\xa6000AkSPDIF receiver loss of lock0BlReset is not a result of the mentioned case.BhReset is a result of the mentioned case.BjBandgap select. Not related to oscillator.000BiFLEXCAN not in any of the low power modesBcFlexCAN is not in a low-power mode.BoFLEXCAN is either in Disable Mode, or Stop modeAoFlexCAN is in a low-power mode.BmSNVS_LP Secure Real Time Counter LSB Register0BmSNVS_LP Secure Real Time Counter MSB Register0CkLP Security Violation Interrupt Enable This bit enables \xe2\x80\xa6CmLP Security Violation Configuration This field configures \xe2\x80\xa6CmLP Wake-Up Interrupt Enable This interrupt line should be \xe2\x80\xa6iNo ActionA`Reset LP sectionAbLONG RUN MAX LIMITAkLookup Table Data Register.0CkNo lock-the adjacent (next lower) bit can be written by \xe2\x80\xa600ClLock-the adjacent (next lower) bit can\xe2\x80\x99t be written by \xe2\x80\xa600BnLock bit set by the TZ software for the USDHC100BnLock bit set by the TZ software for the USDHC20BoLock bit set by the TZ software for the USDHC2.hMAC_ADDRCiWhen the global counter selected through MASK_CNT_SEL \xe2\x80\xa600000000000jSlave modekMaster modeAaMatch is disabled0AdAddress Match WakeupAaIdle Match WakeupChMatch is enabled (1st data word equals MATCH0 OR MATCH1)Cn010b - Match is enabled, if 1st data word equals MATCH0 OR \xe2\x80\xa6AfMatch On and Match OffChMatch is enabled (any data word equals MATCH0 OR MATCH1)Cn011b - Match is enabled, if any data word equals MATCH0 OR \xe2\x80\xa6CnEnables RWU on Data Match and Match On/Off for transmitter \xe2\x80\xa6CnMatch is enabled (1st data word equals MATCH0 AND 2nd data \xe2\x80\xa6Ck100b - Match is enabled, if 1st data word equals MATCH0 \xe2\x80\xa6CjMatch is enabled (any data word equals MATCH0 AND next \xe2\x80\xa6Ck101b - Match is enabled, if any data word equals MATCH0 \xe2\x80\xa6ClMatch is enabled (1st data word AND MATCH1 equals MATCH0 \xe2\x80\xa6Cj110b - Match is enabled, if (1st data word AND MATCH1) \xe2\x80\xa6ClMatch is enabled (any data word AND MATCH1 equals MATCH0 \xe2\x80\xa6Cj111b - Match is enabled, if (any data word AND MATCH1) \xe2\x80\xa6BcSelects 8 bytes per Message Buffer.BdSelects 16 bytes per Message Buffer.BdSelects 32 bytes per Message Buffer.BdSelects 64 bytes per Message Buffer.3210AnMessage Buffer Time Stamp BaseAhMC rollover is disabled.AgMC rollover is enabled.AjMC is disabled or invalid.AhMC is enabled and valid.hMEM_TRIMhMIB IdleB`Media Independent Interface ModemMixer Control0C`OTP master key is selected as an SNVS master keyCkSNVS master key is selected according to the setting of \xe2\x80\xa6AhWrite access is allowed.AlWrite access is not allowed.AgWrite access is allowedAkWrite access is not allowedAaMMC Boot Register0AeMonobit Maximum LimitmMonobit RangeCnNot locked. Do not monitor PLL operation. Resetting of the \xe2\x80\xa6CnNot locked. Monitor PLL operation to automatically disable \xe2\x80\xa6CjLocked. Do not monitor PLL operation. Resetting of the \xe2\x80\xa6CnLocked. Monitor PLL operation to automatically disable the \xe2\x80\xa6kDisable MQSjEnable MQSlSingle BlockoMultiple BlocksCnIndicates that the value in the ALPHA field should be used \xe2\x80\xa6AfSDRAM Address bit (A8)hNAND CE#gNOR CE#iPSRAM CE#gDBI CSX444AjSEMC_CSX0 output selectionAjSEMC_CSX1 output selectionAjSEMC_CSX2 output selectionAjSEMC_CSX3 output selectionAfMUX Mode Select Field.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CjThis interrupt is generated when all pending AXI write \xe2\x80\xa6CnThis field indicating whether there is pending AXI command \xe2\x80\xa6BjLCD Interface Next Buffer Address Register0CnIndicates that a command issued with the \xe2\x80\x9cNext Command\xe2\x80\x9d\xe2\x80\xa6000CnThere is a combinational link from the fault inputs to the \xe2\x80\xa6CnThe direct combinational path from the fault inputs to the \xe2\x80\xa6CmFLEXCAN module is either in Normal Mode, Listen-Only Mode \xe2\x80\xa6CmFlexCAN module is either in Normal mode, Listen-Only mode \xe2\x80\xa6CjFLEXCAN module is either in Disable Mode, Stop Mode or \xe2\x80\xa6CnFlexCAN module is either in Disable mode, Doze mode , Stop \xe2\x80\xa6jAS XNOR PSCiError signalled because the semaphore is non-zero and \xe2\x80\xa6000CmError is signalled because the semaphore is of a non-zero \xe2\x80\xa600000000000BeDo not check the contact of USB plug.CjDo not check whether a charger is connected to the USB \xe2\x80\xa610101010101010CjNon-Privileged Software Access Enable When set, allows \xe2\x80\xa6BfNon-secure access policy indicator bitCmThe non-secure supervisor read access is disabled for the \xe2\x80\xa6ClThe non-secure supervisor read access is enabled for the \xe2\x80\xa610CnThe non-secure supervisor write access is disabled for the \xe2\x80\xa6CmThe non-secure supervisor write access is enabled for the \xe2\x80\xa610CfEncoded value indicating the number of key-storage \xe2\x80\xa6CmThe non-secure user read access is disabled for the first \xe2\x80\xa6ClThe non-secure user read access is enabled for the first \xe2\x80\xa6CnThe non-secure user read access is disabled for the second \xe2\x80\xa6CmThe non-secure user read access is enabled for the second \xe2\x80\xa6CnThe non-secure user write access is disabled for the first \xe2\x80\xa6CmThe non-secure user write access is enabled for the first \xe2\x80\xa6ChThe non-secure user write access is disabled for the \xe2\x80\xa6CnThe non-secure user write access is enabled for the second \xe2\x80\xa6CkThe timer is not affected and no action occurs, besides \xe2\x80\xa6CmIf OFFEN is set, the timer resets to zero when the offset \xe2\x80\xa6oOne Shot Mode AoOne Shot Mode BAaOne Shot Mode AuxhOPERAND0hOPERAND1CjOutput data retains last value when chip select is negatedCdOutput data is tristated when chip select is negatedClPOSMATCH pulses when a match occurs between the position \xe2\x80\xa6CePOSMATCH pulses when the UPOS, LPOS, REV, or POSD \xe2\x80\xa6AnOutput Frame Buffer Pointer #20AnOutput Buffer Control Register0CnIndicates that the value in the ALPHA field should be used \xe2\x80\xa6CiDisable the overwriting. Existing Data in Data result \xe2\x80\xa6AgEnable the overwriting.AfData Packing DirectionAdPadding not removed.CkAny bytes following the IP payload section of the frame \xe2\x80\xa6CePause frames are terminated and discarded in the MAC.CcPause frames are forwarded to the user application.AePCIe ref clock (125M)000AdPCS[3:2] are enabledAePCS[3:2] are disabledAeIPG_PERCLK is active.AhIPG_PERCLK is gated off.AkShifter pin output disabledAiTimer pin output disabledAe2-pin open drain modeCkSIN is used for input data and SOUT is used for output dataCeShifter pin open drain or bidirectional output enableCcTimer pin open drain or bidirectional output enableBh2-pin output only mode (ultra-fast mode)BjSIN is used for both input and output dataBeShifter pin bidirectional output dataBcTimer pin bidirectional output dataAd2-pin push-pull modeBkSOUT is used for both input and output dataAbShifter pin outputA`Timer pin outputAd4-pin push-pull modeCkSOUT is used for input data and SIN is used for output dataBo2-pin open drain mode with separate LPI2C slaveCj2-pin output only mode (ultra-fast mode) with separate \xe2\x80\xa6Bn2-pin push-pull mode with separate LPI2C slaveBg4-pin push-pull mode (inverted outputs)hDisable.gEnable.AbPin is active high0AaPin is active low0BnStatistical Check Poker Count 1 and 0 Register0BnStatistical Check Poker Count 3 and 2 Register0BnStatistical Check Poker Count 5 and 4 Register0BnStatistical Check Poker Count 7 and 6 Register0BnStatistical Check Poker Count 9 and 8 Register0BnStatistical Check Poker Count B and A Register0BnStatistical Check Poker Count D and C Register0BnStatistical Check Poker Count F and E Register0nPoker 0h CountnPoker 1h CountnPoker 2h CountnPoker 3h CountnPoker 4h CountnPoker 5h CountnPoker 6h CountnPoker 7h CountnPoker 8h CountnPoker 9h CountnPoker Ah CountnPoker Bh CountnPoker Ch CountnPoker Dh CountnPoker Eh CountnPoker Fh CountB`Analog ENET PLL Control Register0BgAnalog USB1 480MHz PLL Control Register0BgAnalog USB2 480MHz PLL Control Register0BgEnable power to the temperature sensor.000iPrescaleroPrescaler ValueAfPrescaler timer periodCnThis priority for AHB Master Read which this AHB RX Buffer \xe2\x80\xa6000AfChecksum not inserted.ClIf an IP frame with a known protocol is transmitted, the \xe2\x80\xa6BmFrames with wrong checksum are not discarded.CnIf a TCP/IP, UDP/IP, or ICMP/IP frame is received that has \xe2\x80\xa6ChProgram Zeroizable Master Key This bit activates ZMK \xe2\x80\xa6AgProcessed Surface Pitch0AhPS Scale Factor Register0ChForce the A input in this product term to a logical zero000BePass the A input in this product term000BkComplement the A input in this product term000CgForce the A input in this product term to a logical one000ChForce the B input in this product term to a logical zero000BePass the B input in this product term000BkComplement the B input in this product term000CgForce the B input in this product term to a logical one000ChForce the C input in this product term to a logical zero000BePass the C input in this product term000BkComplement the C input in this product term000CgForce the C input in this product term to a logical one000ChForce the D input in this product term to a logical zero000BePass the D input in this product term000BkComplement the D input in this product term000CgForce the D input in this product term to a logical one000????>>>>====<<<<;;;;::::9999888877776666555544443333222211110000????>>>>====<<<<;;;;::::9999888877776666555544443333222211110000????>>>>====<<<<;;;;::::9999888877776666555544443333222211110000CeRoute the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port.C`Route the PWMA output to the PWM_OUT_TRIG0 port.CeRoute the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port.C`Route the PWMB output to the PWM_OUT_TRIG1 port.ClOutput is forced to logic 0 state prior to consideration \xe2\x80\xa6ClOutput is forced to logic 1 state prior to consideration \xe2\x80\xa6AdOutput is tristated.021002100AkREG_BYPASS_COUNTER disabledAkREG_BYPASS_COUNTER enabled.BiSelects VREFH/VREFL as reference voltage.CaStatus of the value of CCM_REF_EN_B output of ccmCkThis bit field defines the adjustment bits to calibrate \xe2\x80\xa600000000000AoDigital Regulator Core Register0kRETRY COUNTBgRevision number of the controller core.CmUse INDEX pulse to increment/decrement revolution counter \xe2\x80\xa6BkUse modulus counting roll-over/under to \xe2\x80\xa6AeDMA request disabled.AdDMA request enabled.BdEnables 10-Mbit/s mode of the RMII .kNo ResponseAcResponse Length 136AbResponse Length 48BmResponse Length 48, check Busy after responseoRTC is disablednRTC is enabledfMaskedgEnabled10AiReceive RTS ConfigurationAjRun Length 1 Maximum LimitAbRun Length 1 RangeAjRun Length 2 Maximum LimitAbRun Length 2 RangeAjRun Length 3 Maximum LimitAbRun Length 3 RangeAjRun Length 4 Maximum LimitAbRun Length 4 RangeAjRun Length 5 Maximum LimitAbRun Length 5 RangeAjRx Buffer 14 Mask Register0AcRx 14 Mask register0AjRx Buffer 15 Mask Register0AcRx 15 Mask register0BoSample Clock source selection for Flash ReadingBcReceive buffer contains valid data.AlReceive buffer is not empty.CiReceive buffer is empty, data returned on read is not \xe2\x80\xa6AhReceive buffer is empty.AeReceive Error CounterAlRXFIFO Full Interrupt StatusAlRx FIFO Global Mask Register0BcLegacy Rx FIFO Global Mask register0ClDisable RDRF assertion due to partially filled FIFO when \xe2\x80\xa6CkEnable RDRF assertion due to partially filled FIFO when \xe2\x80\xa6000000BaRx Mailboxes Global Mask Register000AjProgrammable RX Burst SizeAd0 = Normal operation000BbThe receiver has no effect on RTS.CnRTS is deasserted if the receiver data register is full or \xe2\x80\xa6CiNo simultaneous change of PHASEA and PHASEB has occurred.ChA simultaneous change of PHASEA and PHASEB has occurred.BaInput data is sampled on SCK edgeBiInput data is sampled on delayed SCK edgeAeSATA ref clock (100M)000AhSDRAM control register 00AhSDRAM control register 10AhSDRAM control register 20AhSDRAM control register 30AiShifter Buffer N Register0lShift BufferB`Shifter Configuration N Register0AjShifter Control N Register0AfShifter Error Register0hSJC_RESPBhFLEXCAN Self Wake Up feature is disabledBiFlexCAN Self Wake Up feature is disabled.BgFLEXCAN Self Wake Up feature is enabledBhFlexCAN Self Wake Up feature is enabled.BiSubmodule 0 Software Controlled Output 23BiSubmodule 0 Software Controlled Output 45B`Submodule 0 PWM23 Control SelectB`Submodule 0 PWM45 Control SelectBiSubmodule 1 Software Controlled Output 23BiSubmodule 1 Software Controlled Output 45B`Submodule 1 PWM23 Control SelectB`Submodule 1 PWM45 Control SelectBiSubmodule 2 Software Controlled Output 23BiSubmodule 2 Software Controlled Output 45B`Submodule 2 PWM23 Control SelectB`Submodule 2 PWM45 Control SelectBiSubmodule 3 Software Controlled Output 23BiSubmodule 3 Software Controlled Output 45B`Submodule 3 PWM23 Control SelectB`Submodule 3 PWM45 Control SelectAiDeadtime Count Register 00AiDeadtime Count Register 10AkFractional Control Register0AlAddress Comparator 0 matchedAlAddress Comparator 1 matchedCiSRTC Rollover Enable When set, an SRTC rollover event \xe2\x80\xa6ClSecure Real Time Counter Enabled and Valid When set, the \xe2\x80\xa6AfSelf reception enabledAgSelf reception enabled.AgSelf reception disabledAhSelf reception disabled.CiThe secure supervisor read access is disabled for the \xe2\x80\xa6CnThe secure supervisor read access is enabled for the first \xe2\x80\xa61ChThe secure supervisor read access is enabled for the \xe2\x80\xa6ClStart bit disabled for transmitter/receiver/match store, \xe2\x80\xa60CmTransmitter outputs start bit value 0 before loading data \xe2\x80\xa6CmTransmitter outputs start bit value 1 before loading data \xe2\x80\xa6CjThe secure supervisor write access is disabled for the \xe2\x80\xa6CiThe secure supervisor write access is enabled for the \xe2\x80\xa610AcDCP status register0oStatus Register011001100AcNo such occurrence.0CkA Stuffing Error occurred since last read of this register.0AmGPT is disabled in Stop mode.AlGPT is enabled in Stop mode.ClReset. The transmission start threshold is programmed in \xe2\x80\xa6hEnabled.CiThe secure user read access is disabled for the first \xe2\x80\xa6CkThe secure user read access is enabled for the first slave.CjThe secure user read access is disabled for the second \xe2\x80\xa6CiThe secure user read access is enabled for the second \xe2\x80\xa6CjThe secure user write access is disabled for the first \xe2\x80\xa6CiThe secure user write access is enabled for the first \xe2\x80\xa6CkThe secure user write access is disabled for the second \xe2\x80\xa6CjThe secure user write access is enabled for the second \xe2\x80\xa6BjSecurity Violation 0 Interrupt is DisabledCbSecurity Violation 0 is disabled in the LP domain.BiSecurity Violation 0 Interrupt is EnabledCaSecurity Violation 0 is enabled in the LP domain.BjSecurity Violation 1 Interrupt is DisabledCbSecurity Violation 1 is disabled in the LP domain.BiSecurity Violation 1 Interrupt is EnabledCaSecurity Violation 1 is enabled in the LP domain.BjSecurity Violation 2 Interrupt is DisabledCbSecurity Violation 2 is disabled in the LP domain.BiSecurity Violation 2 Interrupt is EnabledCaSecurity Violation 2 is enabled in the LP domain.BjSecurity Violation 3 Interrupt is DisabledCbSecurity Violation 3 is disabled in the LP domain.BiSecurity Violation 3 Interrupt is EnabledCaSecurity Violation 3 is enabled in the LP domain.BjSecurity Violation 4 Interrupt is DisabledCbSecurity Violation 4 is disabled in the LP domain.BiSecurity Violation 4 Interrupt is EnabledCaSecurity Violation 4 is enabled in the LP domain.BjSecurity Violation 5 Interrupt is DisabledCbSecurity Violation 5 is disabled in the LP domain.BiSecurity Violation 5 Interrupt is EnabledCaSecurity Violation 5 is enabled in the LP domain.AmAsynchronous mode is enabled.00AlSynchronous mode is enabled.00nSystem Control0AgTCD Transfer Attributes0BeTCD Signed Destination Address Offset0B`TCD Signed Source Address Offset0AaTCM CRTL Register0AjTDC measurement is enabledAkTDC measurement is disabledCiThis bit field contains the last measured temperature \xe2\x80\xa6000iArm patchB`THUMB patch (ignore if data fix)CiDecrement counter on FlexIO clock, Shift clock equals \xe2\x80\xa6CjDecrement counter on Trigger input (both edges), Shift \xe2\x80\xa6ClDecrement counter on Pin input (both edges), Shift clock \xe2\x80\xa61AdTimer never disabledBcTimer disabled on Timer N-1 disableCkTimer disabled on Timer compare (upper 8-bits match and \xe2\x80\xa60BlTimer disabled on Pin rising or falling edgeCiTimer disabled on Pin rising or falling edge provided \xe2\x80\xa6BfTimer disabled on Trigger falling edgeAdTimer always enabledBaTimer enabled on Timer N-1 enableAmTimer enabled on Trigger highBjTimer enabled on Trigger high and Pin highB`Timer enabled on Pin rising edgeCaTimer enabled on Pin rising edge and Trigger highBdTimer enabled on Trigger rising edgeBoTimer enabled on Trigger rising or falling edgeCnTimer output is logic one when enabled and is not affected \xe2\x80\xa6CfTimer output is logic zero when enabled and is not \xe2\x80\xa6CiTimer output is logic one when enabled and on timer resetCjTimer output is logic zero when enabled and on timer resetAoShift on posedge of Shift clockAoShift on negedge of Shift clockAaTimer never resetBnTimer reset on Timer Pin equal to Timer OutputCbTimer reset on Timer Trigger equal to Timer OutputBdTimer reset on Timer Pin rising edgeBbTimer reset on Trigger rising edgeBmTimer reset on Trigger rising or falling edgeCjTimer Channel is configured for Output Compare - clear \xe2\x80\xa6000CjTimer Channel is configured for Output Compare - pulse \xe2\x80\xa60000000fMaskedgEnabled10AmLow byte of the timeout valueCnTrigger outputs are generated during every PWM period even \xe2\x80\xa6CkTrigger outputs are generated only during the final PWM \xe2\x80\xa6AcTrigger active highAbTrigger active lowAjInput trigger is disabled.BoInput trigger is used instead of RXD pin input.CaInput trigger is used instead of CTS_B pin input.CmInput trigger is used to modulate the TXD pin output. The \xe2\x80\xa6AiExternal trigger selectedAiInternal trigger selectedAgFrame Truncation LengthAbStart bit disabledAaStart bit enabledoTRNG_OK_TO_STOPAlTransmit Timestamp AvailableAgTS_AVAIL Interrupt MaskoTimestamp TimerAgTS_TIMER Interrupt MaskAfDivider factor (1-128)CdCTS input is sampled at the start of each character.CbCTS input is sampled when the transmitter is idle.BeCTS has no effect on the transmitter.CkEnables clear-to-send operation. The transmitter checks \xe2\x80\xa6AcTransmit CTS SourceAaTX Data SCL StallAmTransmit buffer is not empty.AiTransmit buffer is empty.AfTransmit Error CounterBkWrite a Transmit ACK for each received wordBlWrite a Transmit NACK for each received wordAjProgrammable TX Burst SizeAd0 = Normal operation000BeThe transmitter has no effect on RTS.CmWhen a character is placed into an empty transmitter data \xe2\x80\xa6BdTransmitter request-to-send polarityCmUpdates not allowed. After the initial configuration, the \xe2\x80\xa6CeUpdates allowed. Software can modify the watchdog \xe2\x80\xa6CkDisable updates of hold registers on rising edge of TRIGGERCjEnable updates of hold registers on rising edge of TRIGGERClNo action for POSD, REV, UPOS and LPOS on rising edge of \xe2\x80\xa6ChClear POSD, REV, UPOS and LPOS on rising edge of TRIGGERnUSB1 PLL clock00000000000nUSB2 PLL clock00000000000n113 - USB_OTG10n112 - USB_OTG20m65 - USB_PHY10m66 - USB_PHY20Ahno description availableAdtrim bandgap voltageCgSelect input voltage source for LDO_3P0 from either \xe2\x80\xa6000AmGPT is disabled in wait mode.AlGPT is enabled in wait mode.AbNo such occurrenceAcNo such occurrence.ClIndicates a recessive to dominant transition received on \xe2\x80\xa6CmIndicates a recessive to dominant transition was received \xe2\x80\xa6AmWake Up Interrupt is disabledAnWake Up Interrupt is disabled.AlWake Up Interrupt is enabledAmWake Up Interrupt is enabled.CjFLEXCAN uses the unfiltered FLEXCAN_RX input to detect \xe2\x80\xa6ClFlexCAN uses the unfiltered Rx input to detect recessive \xe2\x80\xa6ChFLEXCAN uses the filtered FLEXCAN_RX input to detect \xe2\x80\xa6CmFlexCAN uses the filtered Rx input to detect recessive to \xe2\x80\xa6gDisablefEnable10ClWICT[7:0] = Time duration between interrupt and time-out \xe2\x80\xa6CfDQS pin will be used as Write Mask when writing to \xe2\x80\xa6CjDQS pin will not be used as Write Mask when writing to \xe2\x80\xa6CgKeep the write access restricted in some regions of \xe2\x80\xa6CbEnable unrestricted write access to FlexCAN memoryoWatermark Level0Be32-bit pixels (1-plane XYUV unpacked)0000000Aj16-bit pixels (2-plane UV)0000000Bl16-bit pixels (2-plane UV interleaved bytes)0000000Aj16-bit pixels (2-plane VU)0000000Bl16-bit pixels (2-plane VU interleaved bytes)0000000CjTwo\xe2\x80\x99s compliment amplitude offset implicit in the Y dataBfZeroizable Master Key is Equal to ZeroC`Acquire a valid, but possibly aliased, instance.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CaRead the value from a RORegister, RWRegister, \xe2\x80\xa6hNo errorAgEnd Bit Error Generated1hTime outCjAsynchronous clock output disabled; Asynchronous clock \xe2\x80\xa6CmAsynchronous clock and clock output enabled regardless of \xe2\x80\xa6AgAddress match 0 (7-bit)AhAddress match 0 (10-bit)CbAddress match 0 (7-bit) or Address match 1 (7-bit)CdAddress match 0 (10-bit) or Address match 1 (10-bit)CcAddress match 0 (7-bit) or Address match 1 (10-bit)CcAddress match 0 (10-bit) or Address match 1 (7-bit)CgFrom Address match 0 (7-bit) to Address match 1 (7-bit)CiFrom Address match 0 (10-bit) to Address match 1 (10-bit)hNo ErroreError10BlIncremental burst of unspecified length onlyBaINCR4 burst, then single transferBnINCR8 burst, INCR4 burst, then single transferCgINCR16 burst, INCR8 burst, INCR4 burst, then single \xe2\x80\xa6CiINCR4 burst, then incremental burst of unspecified lengthCgINCR8 burst, INCR4 burst, then incremental burst of \xe2\x80\xa6ClINCR16 burst, INCR8 burst, INCR4 burst, then incremental \xe2\x80\xa6CmAHB triggered Command Sequences Error Detected interrupt. \xe2\x80\xa6B`Hprot value in AHB bus protocol.CmThis status field indicates the trigger source of current \xe2\x80\xa6CfSequence Number for AHB Read triggered Command in LUT.iAudio PLL00000000000BdAutomatic PCS generation is disabledBcAutomatic PCS generation is enabledC`Sequence Number for AHB Write triggered Command.AgAXI bus error interruptAkAXI command error interruptAbNo such occurrenceAcNo such occurrence.CjAt least one bit sent as dominant is received as recessiveCkAt least one bit sent as dominant is received as recessive.32CjAt least one bit sent as recessive is received as dominantCkAt least one bit sent as recessive is received as dominant.A`No data transferf1 Byteg2 Bytesg3 Bytesg4 Bytes:9BjFLEXCAN module entered \xe2\x80\x98Bus Off\xe2\x80\x99 stateBeFlexCAN module entered Bus Off state.AjBus Off interrupt disabledAkBus Off interrupt disabled.AiBus Off interrupt enabledAjBus Off interrupt enabled.CnAutomatic recovering from Bus Off state enabled, according \xe2\x80\xa6C`Automatic recovering from Bus Off state enabled.C`Automatic recovering from Bus Off state disabledCaAutomatic recovering from Bus Off state disabled.AaRefer to fusemap.000AaFast boot disableA`Fast boot enableiBOOT_MODEChControl bits to adjust the regulator brownout offset \xe2\x80\xa600000000000CnStatus bit that signals when a brownout is detected on the \xe2\x80\xa600000000000A`Buffer MB i MaskCmEach bit flags the respective FLEXCAN Message Buffer (MB8 \xe2\x80\xa6AdBuffer MBi InterruptAgProgrammable Burst Size0CgUSB block cacheable attribute value of AXI transactionsAkCapability Registers Length0ClThese bits are used as an offset to add to register base \xe2\x80\xa6jNo effect.CnThe current time is captured and can be read from the ATVR \xe2\x80\xa6CmTraditional interface is selected. Timing interface logic \xe2\x80\xa6AnCCIR656 interface is selected.A`CCIR Mode SelectfMaskedgEnabled10BnDCP channel 0 command pointer address register0BnDCP channel 1 command pointer address register0BnDCP channel 2 command pointer address register0BnDCP channel 3 command pointer address register054545454AiCircular FIFO is disabled0AhCircular FIFO is enabled0B`Setting the divider of CCM_CLKO1CcSelection of the clock to be generated on CCM_CLKO1B`Setting the divider of CCM_CLKO2CcSelection of the clock to be generated on CCM_CLKO2CfThe IPBus clock is used as the clock for the local \xe2\x80\xa6ClEXT_CLK is used as the clock for the local prescaler and \xe2\x80\xa6CiSubmodule 0\xe2\x80\x99s clock (AUX_CLK) is used as the source \xe2\x80\xa6ClDisables support for 32-bit refresh/unlock command write \xe2\x80\xa6CkEnables support for 32-bit refresh/unlock command write \xe2\x80\xa6BfCommand Not Issued By Auto CMD12 ErrorAjVideo field has no change.BbChange of video field is detected.AmSoftware reset for core0 onlyAjdisable on chip oscillatorAienable on chip oscillatorAeCalculated CRC value.BaOTP Controller CRC Value Register0fMaskedgEnabled10AoLCDIF General Control1 Register00000AoLCDIF General Control2 Register00000BjAddress comparator triggers a opcode patchBfAddress comparator triggers a data fixAiDCP debug select register0BgDevice Controller Capability Parameters07676AfUSB PHY Debug Register00000BeThis field indicates glitch threshold9898AnLeave HW state machine controlAeSW set to idle statusCfThe DISCONADJ field adjusts the trip point for the \xe2\x80\xa6000AaPreamble enabled.CmPreamble (32 ones) is not prepended to the MII management \xe2\x80\xa6lDivide by 10000000Bgmclk frequency = 1/10 * hmclk frequencylDivide by 11000000Bgmclk frequency = 1/11 * hmclk frequencylDivide by 12000000Bgmclk frequency = 1/12 * hmclk frequencylDivide by 13000000Bgmclk frequency = 1/13 * hmclk frequencylDivide by 14000000Bgmclk frequency = 1/14 * hmclk frequencylDivide by 15000000Bgmclk frequency = 1/15 * hmclk frequencylDivide by 16000000Bgmclk frequency = 1/16 * hmclk frequencylDivide by 17000000Bgmclk frequency = 1/17 * hmclk frequencylDivide by 18000000Bgmclk frequency = 1/18 * hmclk frequencylDivide by 19000000Bgmclk frequency = 1/19 * hmclk frequencylDivide by 20000000Bgmclk frequency = 1/20 * hmclk frequencylDivide by 21000000Bgmclk frequency = 1/21 * hmclk frequencylDivide by 22000000Bgmclk frequency = 1/22 * hmclk frequencylDivide by 23000000Bgmclk frequency = 1/23 * hmclk frequencylDivide by 24000000Bgmclk frequency = 1/24 * hmclk frequencylDivide by 25000000Bgmclk frequency = 1/25 * hmclk frequencylDivide by 26000000Bgmclk frequency = 1/26 * hmclk frequencylDivide by 27000000Bgmclk frequency = 1/27 * hmclk frequencylDivide by 28000000Bgmclk frequency = 1/28 * hmclk frequencylDivide by 29000000Bgmclk frequency = 1/29 * hmclk frequencylDivide by 30000000Bgmclk frequency = 1/30 * hmclk frequencylDivide by 31000000Bgmclk frequency = 1/31 * hmclk frequencylDivide by 32000000Bgmclk frequency = 1/32 * hmclk frequencylDivide by 33000000Bgmclk frequency = 1/33 * hmclk frequencylDivide by 34000000Bgmclk frequency = 1/34 * hmclk frequencylDivide by 35000000Bgmclk frequency = 1/35 * hmclk frequencylDivide by 36000000Bgmclk frequency = 1/36 * hmclk frequencylDivide by 37000000Bgmclk frequency = 1/37 * hmclk frequencylDivide by 38000000Bgmclk frequency = 1/38 * hmclk frequencylDivide by 39000000Bgmclk frequency = 1/39 * hmclk frequencylDivide by 40000000Bgmclk frequency = 1/40 * hmclk frequencylDivide by 41000000Bgmclk frequency = 1/41 * hmclk frequencylDivide by 42000000Bgmclk frequency = 1/42 * hmclk frequencylDivide by 43000000Bgmclk frequency = 1/43 * hmclk frequencylDivide by 44000000Bgmclk frequency = 1/44 * hmclk frequencylDivide by 45000000Bgmclk frequency = 1/45 * hmclk frequencylDivide by 46000000Bgmclk frequency = 1/46 * hmclk frequencylDivide by 47000000Bgmclk frequency = 1/47 * hmclk frequencylDivide by 48000000Bgmclk frequency = 1/48 * hmclk frequencylDivide by 49000000Bgmclk frequency = 1/49 * hmclk frequencylDivide by 50000000Bgmclk frequency = 1/50 * hmclk frequencylDivide by 51000000Bgmclk frequency = 1/51 * hmclk frequencylDivide by 52000000Bgmclk frequency = 1/52 * hmclk frequencylDivide by 53000000Bgmclk frequency = 1/53 * hmclk frequencylDivide by 54000000Bgmclk frequency = 1/54 * hmclk frequencylDivide by 55000000Bgmclk frequency = 1/55 * hmclk frequencylDivide by 56000000Bgmclk frequency = 1/56 * hmclk frequencylDivide by 57000000Bgmclk frequency = 1/57 * hmclk frequencylDivide by 58000000Bgmclk frequency = 1/58 * hmclk frequencylDivide by 59000000Bgmclk frequency = 1/59 * hmclk frequencylDivide by 60000000Bgmclk frequency = 1/60 * hmclk frequencylDivide by 61000000Bgmclk frequency = 1/61 * hmclk frequencylDivide by 62000000Bgmclk frequency = 1/62 * hmclk frequencylDivide by 63000000Bgmclk frequency = 1/63 * hmclk frequencylDivide by 64000000Bgmclk frequency = 1/64 * hmclk frequencyBgmclk frequency = 1/65 * hmclk frequencyBgmclk frequency = 1/66 * hmclk frequencyBgmclk frequency = 1/67 * hmclk frequencyBgmclk frequency = 1/68 * hmclk frequencyBgmclk frequency = 1/69 * hmclk frequencyBgmclk frequency = 1/70 * hmclk frequencyBgmclk frequency = 1/71 * hmclk frequencyBgmclk frequency = 1/72 * hmclk frequencyBgmclk frequency = 1/73 * hmclk frequencyBgmclk frequency = 1/74 * hmclk frequencyBgmclk frequency = 1/75 * hmclk frequencyBgmclk frequency = 1/76 * hmclk frequencyBgmclk frequency = 1/77 * hmclk frequencyBgmclk frequency = 1/78 * hmclk frequencyBgmclk frequency = 1/79 * hmclk frequencyBgmclk frequency = 1/80 * hmclk frequencyBgmclk frequency = 1/81 * hmclk frequencyBgmclk frequency = 1/82 * hmclk frequencyBgmclk frequency = 1/83 * hmclk frequencyBgmclk frequency = 1/84 * hmclk frequencyBgmclk frequency = 1/85 * hmclk frequencyBgmclk frequency = 1/86 * hmclk frequencyBgmclk frequency = 1/87 * hmclk frequencyBgmclk frequency = 1/88 * hmclk frequencyBgmclk frequency = 1/89 * hmclk frequencyBgmclk frequency = 1/90 * hmclk frequencyBgmclk frequency = 1/91 * hmclk frequencyBgmclk frequency = 1/92 * hmclk frequencyBgmclk frequency = 1/93 * hmclk frequencyBgmclk frequency = 1/94 * hmclk frequencyBgmclk frequency = 1/95 * hmclk frequencyBgmclk frequency = 1/96 * hmclk frequencyBgmclk frequency = 1/97 * hmclk frequencyBgmclk frequency = 1/98 * hmclk frequencyBgmclk frequency = 1/99 * hmclk frequencyfMaskedfEnable1gEnabledn16 - DMA_ERROR0BiDMA Receive Request Enable (RX FIFO full)BkDMA Transmit Request Enable (Tx FIFO empty)AiGPIO data register TOGGLE0iDR_TOGGLEiDTOCV_ACK8686AaNo error detectedB`Error is detected in CCIR codingAfTRNG_ECO_REV for TRNG.BmExtended Data Phase Prescaler Division FactorBoDisable asynchronous DMA request for channel 0.BnEnable asynchronous DMA request for channel 0.BnDisable asynchronous DMA request for channel 1BnEnable asynchronous DMA request for channel 1.BoDisable asynchronous DMA request for channel 2.BnEnable asynchronous DMA request for channel 2.BoDisable asynchronous DMA request for channel 3.BnEnable asynchronous DMA request for channel 3.BoDisable asynchronous DMA request for channel 4.BnEnable asynchronous DMA request for channel 4.BoDisable asynchronous DMA request for channel 5.BnEnable asynchronous DMA request for channel 5.BoDisable asynchronous DMA request for channel 6.BnEnable asynchronous DMA request for channel 6.BoDisable asynchronous DMA request for channel 7.BnEnable asynchronous DMA request for channel 7.BoDisable asynchronous DMA request for channel 8.BnEnable asynchronous DMA request for channel 8.BoDisable asynchronous DMA request for channel 9.BnEnable asynchronous DMA request for channel 9.ChEnable the 1MHz clock output. 0 - disabled; 1 - enabled.000CgControl bit to enable the brownout circuitry in the \xe2\x80\xa600000000000A`Endpoint Control0oEndpoint Status0BjExtended Nominal Prescaler Division FactorCcBusy generation entropy. Any value read is invalid.BhSame behavior as bit 0 of this register.0CaTRNG can be stopped and entropy is valid if read.11BbEnable the PXP to run continuously000AdEOF is not detected.A`EOF is detected.CeEnhanced Rx FIFO Data Available Interrupt is disabledCdEnhanced Rx FIFO Data Available Interrupt is enabledCmThis bit indicates that a bus error occurred when storing \xe2\x80\xa6000000000000000CmThis bit indicates that a bus error occurred when reading \xe2\x80\xa6000000000000000CnReception immediately stops and transmission stops after a \xe2\x80\xa6CfMAC is enabled, and reception and transmission are \xe2\x80\xa6mOKAY responseAkSLVError response (default)AeExternal VSYNC EnableCaConfigures for normal register accesses to FlexIOBoConfigures for fast register accesses to FlexIOCiFeedback Clock Source Selection (Only used for SD3.0, \xe2\x80\xa6BfPeriod of line counter during FD phase000AnStandard features implemented.AeStandard feature set.BiSupports state, logic and parallel modes.1BfMaster only, with standard feature setBkMaster and slave, with standard feature setBmStandard feature set with MODEM/IrDA support.ChStandard feature set supporting a 32-bit shift register.BaForce Event Auto Command 12 ErrorAeClock prescaler valueAkFlash A1 Control Register 00AkFlash A2 Control Register 00AkFlash B1 Control Register 00AkFlash B2 Control Register 00lError Active0mError Passive0gBus offgBus OffCjThis read/write bit determines the source of the FORCE \xe2\x80\xa6BkFractional Cycle Placement Enable for PWM_ABkFractional Cycle Placement Enable for PWM_BB`Turn off fractional delay logic.B`Power up fractional delay logic.mframe counter00000000000i(1024) 12h(512) 11h(256) 10g(128) 9f(64) 8f(32) 7f(16) 6e(8) 5j24*(2**10)j16*(2**10)j12*(2**10)i8*(2**10)i6*(2**10)i4*(2**10)i3*(2**10)AgGated Clock Mode EnableiGP4_RLOCKBmGeneral Purpose Registers Zeroization DisablemOne Shot Mode0kRepeat Mode0CmHigh Assurance Counter Clear When set, it clears the High \xe2\x80\xa6CjSetting this bit to 1 will make the total VSYNC period \xe2\x80\xa6000CmReflects whether the current hashing block is the initial \xe2\x80\xa6CkReflects whether the current hashing block is the final \xe2\x80\xa6BeHost Controller Capability Parameters0BeHost Controller Structural Parameters0CkHP Real Time Counter Calibration Enabled Indicates that \xe2\x80\xa6BfUser mode for the corresponding masterBlSupervisor mode for the corresponding master1010BoIndicates the privilege/user mode for the LCDIF21BoIndicates the privilege/user mode for the TPSMP32BcHP Time Alarm Interrupt is disabledBbHP Time Alarm Interrupt is enabledCmThe hprot1 input signal value is routed to the csu_hprot1 \xe2\x80\xa6CnThe HP register bit is routed to the csu_hprot1 output for \xe2\x80\xa6CnDetermines whether the register value of the corresponding \xe2\x80\xa60AeHSYNC Polarity SelectCjDefault 0 active low during HSYNC_PULSE_WIDTH time and \xe2\x80\xa6000A`Hardware General0gLevel 0gLevel 1gLevel 2gLevel 3AiPositive hysteresis value000A`1 idle characterAa2 idle charactersAa4 idle charactersAa8 idle charactersAb16 idle charactersAb32 idle charactersAb64 idle charactersAc128 idle charactersAoHaven\xe2\x80\x99t return to idle statusAmAlready return to idle statusCmThe value written to this field is added to the semaphore \xe2\x80\xa6000CmReflects whether the channel must issue an interrupt upon \xe2\x80\xa6BeThe half-point interrupt is disabled.BdThe half-point interrupt is enabled.CeIP triggered Command Sequences Execution finished \xe2\x80\xa6B`IP command normal done interruptCjIP triggered Command Sequences Grant Timeout interrupt \xe2\x80\xa6iIPP_RST_NCaInstances for all of this device\xe2\x80\x99s peripherals.AdAES-128 key is readyBfPeriod of pclk counter during LD phase000BeFrames with errors are not discarded.CjAny frame received with a CRC, length, or PHY error is \xe2\x80\xa6CjNot locked. The bits 16-23 can be written by the software.CkThe bits 16-23 are locked and can\xe2\x80\x99t be written by the \xe2\x80\xa6CdNot locked. Bits 7-0 can be written by the software.CiBits 7-0 are locked and cannot be written by the softwareBcInterrupt n is low-level sensitive.0000000000000000000000000000000CgWhen write 1 to this bit, it will cause SPDIF enter \xe2\x80\xa6CfLow power bandgap test bit. Not related to oscillator.000CdLP Calibration Enable When set, enables the SRTC \xe2\x80\xa6CmLP Calibration Hard Lock When set, prevents any writes to \xe2\x80\xa6CmLP Calibration Soft Lock When set, prevents any writes to \xe2\x80\xa6AgLocal Priority disabledAhLocal Priority disabled.AfLocal Priority enabledAgLocal Priority enabled.CnLP Security Violation Control Register Hard Lock When set, \xe2\x80\xa6CnLP Security Violation Control Register Soft Lock When set, \xe2\x80\xa6BdLP time alarm interrupt is disabled.BcLP time alarm interrupt is enabled.CmLP Tamper Detectors Configuration Register Hard Lock When \xe2\x80\xa6CmLP Tamper Detectors Configuration Register Soft Lock When \xe2\x80\xa6Cginterrupt is not generated due to lock ready of all \xe2\x80\xa6Clinterrupt generated due to lock ready of all enabled and \xe2\x80\xa6CdLong run count continues between entropy generationsAnLookup Table Control Register.0AkLookup Table Data Register.01100CkNo lock-the adjacent (next lower) bit can be written by \xe2\x80\xa600ClLock-the adjacent (next lower) bit can\xe2\x80\x99t be written by \xe2\x80\xa600111000AoMagic detection logic disabled.CnThe MAC core detects magic packets and asserts EIR[WAKEUP] \xe2\x80\xa6AoSNVS block major version numberAoMajor revision number for TRNG.jAS AND nPSjnAS AND PSAoDoes not exist a measure signalAfExist a measure signalAiPGC Mega Control Register0iMIB ClearAeMIB logic is enabled.CkMIB logic is disabled. The MIB logic halts and does not \xe2\x80\xa6iMII SpeedAoSNVS block minor version numberAoMinor revision number for TRNG.AhMiscellaneous Register 000000000000000000AhMiscellaneous Register 100000000000AhMiscellaneous Register 20AnMiscellaneous Control Register011001100iMISC_CONFAmSEMC_CLKX0 function selectionAmSEMC_CLKX1 function selectionAfNAND Ready/Wait# inputiSDRAM CS1iSDRAM CS2iSDRAM CS3gNOR CE#iPSRAM CE#gDBI CSXAhNOR/PSRAM Address bit 27ClThis interrupt is generated when the last address of one \xe2\x80\xa6CkTransfers will stall when the transmit FIFO is empty or \xe2\x80\xa6CnTransfers will not stall, allowing transmit FIFO underruns \xe2\x80\xa6cnASjAS NAND PSCfProgramability of registers controlled only by the \xe2\x80\xa6CkOverides Miscellaneous Control Register access mode and \xe2\x80\xa6CaSecure access for the corresponding type-1 masterCeNon-secure access for the corresponding type-1 master1010BfNon-secure access policy indicator bit21021iNUM_PADS0iNUM_PADS1CaOCRAM_CTL[3] - write address pipeline control bitCnStatus bit that signals when the regulator output is ok. 1 \xe2\x80\xa600000000000Bbuse ring oscillator with no divideB`use ring oscillator divided-by-2B`use ring oscillator divided-by-4B`use ring oscillator divided-by-8hXTAL OSC000fRC OSC000iOTPMK_CRC0B`Asserted while counter is active000BhClear OFLAG output on successful compare000BfSet OFLAG output on successful compare000BiToggle OFLAG output on successful compare000CgToggle OFLAG output using alternating compare registers000CfSet on compare, cleared on secondary source input edge000BkSet on compare, cleared on counter rollover000CaEnable gated clock output while counter is active000AcOutput Buffer Pitch0AgDCP page table register0CaThe dataword was received without a parity error.BnThe dataword was received with a parity error.nPause DurationBoThis field controls the fractional divide value0000000000000000000000000000000iPixel BitCgbit 0 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 1 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 2 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 3 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 4 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 5 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 6 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 7 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 8 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 9 of the HPRTCLR is selected as a source of the \xe2\x80\xa6BaAnalog Audio PLL control Register0BaAnalog Video PLL control Register0n61 - PMU_EVENT0AdPowers down the PLL.0000000000000000000nPrescaler bitsAoProtocol Exception is disabled.AnProtocol Exception is enabled.A`Protocol Control0AhCSI-PrP Interface EnableAhPS Scale Offset Register0AfPWM_A output disabled.AePWM_A output enabled.AfPWM_B output disabled.AePWM_B output enabled.AfPWM_X output disabled.AePWM_X output enabled.AcPWM_X Initial ValueAmPMIC Power Pin is Low active.AnPMIC Power Pin is High active.AlRegulator voltage ramp rate.000AgRC Osc. enable control.000BbOTP Controller Write Data Register0iREAD_FUSECjThis field defines the target voltage for the ARM core \xe2\x80\xa6000CmThis bit field defines the target voltage for the vpu/gpu \xe2\x80\xa6000CkThis field defines the target voltage for the SOC power \xe2\x80\xa6000AiResynchronization DisableAkReceive Frame Control PauseAoRxFIFO Overrun Interrupt StatusA`RMII Mode EnableAfROMC Address Registers0AcROMC Data Registers0iROM_PATCHAkRun Length 6+ Maximum LimitAcRun Length 6+ RangeAbNo such occurrenceAcNo such occurrence.ChThe Rx error counter transition from &lt; 96 to &gt;= 96CjThe Rx error counter transitioned from less than 96 to \xe2\x80\xa6AmRx Warning Interrupt disabledAnRx Warning Interrupt disabled.AlRx Warning Interrupt enabledAmRx Warning Interrupt enabled.Ad0 = Normal operation000BfIP RX FIFO would be read by processor.B`IP RX FIFO would be read by DMA.CdHardware interrupts from STAT[RXEDGIF] are disabled.CnHardware interrupt is requested when STAT[RXEDGIF] flag is \xe2\x80\xa6BoNo active edge on the receive pin has occurred.BoAn active edge on the receive pin has occurred.AiReceive FIFO is not emptyBfThe Receive Data Register is not emptyAdRX FIFO is not emptyAeReceive FIFO is emptyBbThe Receive Data Register is emptyA`RX FIFO is emptyCnSPDIF Rx FIFO full, can\xe2\x80\x99t be cleared with reg. IntClear. \xe2\x80\xa6AjNo flush operation occurs.CcAll data in the receive FIFO/buffer is cleared out.????????AlClock stretching is disabledAkClock stretching is enabledhTransferdStopkSample ModekSample SizeAkPost divider for SEMC clockCkThe serial root clock could be divided inside FlexSPI . \xe2\x80\xa6BaSTATFIFO Overrun Interrupt StatusiDisabled.0ChIndicates to the transmit data FIFO that the written \xe2\x80\xa6ClInstructs the MAC to write two additional bytes in front \xe2\x80\xa6AnShifter Error Interrupt Enable0AiShifter Status DMA Enable0AoShifter Status Interrupt Enable0AgShifter Status Register0CdLogic operation with another signal: DIS/AND/OR/COND00000000000CeValue of OTP Bank4 Word0 (Secure JTAG Response Field)0CeValue of OTP Bank4 Word1 (Secure JTAG Response Field)0B`Fault Disable Mapping Register 00B`Fault Disable Mapping Register 10A`No reset requestAaNo reset request.AcReset the registersBlResets the registers affected by soft reset.CkStart Of Frame (SOF) Interrupt Enable. This bit enables \xe2\x80\xa6AdSOF is not detected.A`SOF is detected.BnSOF interrupt is generated on SOF falling edgeBmSOF interrupt is generated on SOF rising edgeAmAddress Comparator 15 matchedAhWrite access is allowed.AlWrite access is not allowed.AgWrite access is allowedAkWrite access is not allowedCiSystem Security Monitor State This field contains the \xe2\x80\xa6CiStatus register to indicate DCDC status. 1\xe2\x80\x99b1: DCDC \xe2\x80\xa6BmSecurity Violation 0 is a non-fatal violationBiSecurity Violation 0 is a fatal violationBmSecurity Violation 1 is a non-fatal violationBiSecurity Violation 1 is a fatal violationBmSecurity Violation 2 is a non-fatal violationBiSecurity Violation 2 is a fatal violationBmSecurity Violation 3 is a non-fatal violationBiSecurity Violation 3 is a fatal violationBmSecurity Violation 4 is a non-fatal violationBiSecurity Violation 4 is a fatal violationB`Security Violation 5 is disabledBmSecurity Violation 5 is a non-fatal violationBiSecurity Violation 5 is a fatal violationAbSWAP 16-Bit EnableAcSticky bit Register0CjTRIG mode control . 1\xe2\x80\x99b0: Disable sync mode; 1\xe2\x80\x99b1: \xe2\x80\xa60000000Bcsystem clock divider factor, 2~512.BoTarget value of standby (low power) mode 0x0: 0AgTCD Destination Address0AbTCD Source Address0BbTCD Last Source Address Adjustment0B`Measured loop delay is in range.BdMeasured loop delay is out of range.AlTransmit Frame Control PauseCjPin Low Timeout Flag will set if SCL is low for longer \xe2\x80\xa6CmPin Low Timeout Flag will set if either SCL or SDA is low \xe2\x80\xa6lTimer SourceClTimestamp of the last frame transmitted by the core that \xe2\x80\xa6AnHigh byte of the timeout valueAoTRIG0 error interrupt detectionBeWhen TRIG0 done DMA request detectionAoTRIG1 error interrupt detectionBeWhen TRIG1 done DMA request detectionAoTRIG2 error interrupt detectionBeWhen TRIG2 done DMA request detectionAoTRIG3 error interrupt detectionBeWhen TRIG3 done DMA request detectionAoTRIG4 error interrupt detectionBeWhen TRIG4 done DMA request detectionAoTRIG5 error interrupt detectionBeWhen TRIG5 done DMA request detectionAoTRIG6 error interrupt detectionBeWhen TRIG6 done DMA request detectionAoTRIG7 error interrupt detectionBeWhen TRIG7 done DMA request detectionAjNo hardware trigger signalClHardware trigger signal, the signal must last at least 1 \xe2\x80\xa6CiTRIG mode register. 1\xe2\x80\x99b0: hardware trigger. 1\xe2\x80\x99b1: \xe2\x80\xa60000000AhTime Stamp Capture PointAbNo such occurrenceAcNo such occurrence.ChThe Tx error counter transition from &lt; 96 to &gt;= 96CjThe Tx error counter transitioned from less than 96 to \xe2\x80\xa6AmTx Warning Interrupt disabledAnTx Warning Interrupt disabled.AlTx Warning Interrupt enabledAmTx Warning Interrupt enabled.CmDecode to select a 45-Ohm resistance to the USB_DN output \xe2\x80\xa6000CmDecode to select a 45-Ohm resistance to the USB_DP output \xe2\x80\xa6000BoTX FIFO Buffer size is: (2^TXCHANADD) * 4 BytesBhIP TX FIFO would be filled by processor.BbIP TX FIFO would be filled by DMA.AjNo flush operation occurs.CdAll data in the transmit FIFO/Buffer is cleared out.AaUSB Misc Register000Ahno description availableCfTwo\xe2\x80\x99s compliment phase offset implicit for CbCr dataCe16-bit pixels (1-plane U0,Y0,V0,Y1 interleaved bytes)0000000AlOutgoing Validity always setAnOutgoing Validity always clearAkSPDIF validity flag no good0AhVendor Specific Register0AfPost-divider for video0000000iVideo PLL00000000000CfChange the voltage to high voltage range, around 3.0 VCeChange the voltage to low voltage range, around 1.8 VCjDefault 0 active low during VSYNC_PULSE_WIDTH time and \xe2\x80\xa6000Ce16-bit pixels (1-plane V0,Y0,U0,Y1 interleaved bytes)0000000hInactivemForce wake-upiWR_UNLOCK000CbWrite to the Watchdog Service Register (WDOG_WSR).0BhZMK is in the software programming mode.BhZMK is in the hardware programming mode.CkRead access is allowed (only in software programming mode).AkRead access is not allowed.CjRead access is allowed (only in software Programming mode)AjRead access is not allowedAaZMK is not valid.mZMK is valid.AhWrite access is allowed.AlWrite access is not allowed.AgWrite access is allowedAkWrite access is not allowedAb4/5 Wire detectionCkThis package provides a register access layer (RAL) for \xe2\x80\xa6BaAcquire all peripheral instances.BjWrite to a RWRegister or UnsafeRWRegister.fMaskedgEnabled10AlClock stretching is disabledAkClock stretching is enabledAlInverted signal (Active low)00000000000CgEnable access permission control When AC_PROT_EN is \xe2\x80\xa632CkAHB Read/Write access to Serial Flash Memory space will \xe2\x80\xa6CkAHB triggered Command Sequences Grant Timeout interrupt \xe2\x80\xa6AkAHB Suspend Status Register0kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8CjDetermines how the alpha value is constructed for this \xe2\x80\xa6CjCounter can be re-initialized only with the LOAD register.000CiCounter can be re-initialized with the LOAD or CMPLD2 \xe2\x80\xa6000:9876543iNo effectCjSTOP condition is automatically generated whenever the \xe2\x80\xa6nBEE enable bitBaSelect the block size to process.000fNo ackcAckClReceiver samples input data using the rising edge of the \xe2\x80\xa6ClReceiver samples input data using the rising and falling \xe2\x80\xa6AdButton ConfigurationAbNo such occurrenceCaCorresponding MB completed transmission/receptionAeBuffer MB i InterruptA`Buffer MB i MaskBlEnable AHB bus cachable read access support.ChENET block cacheable attribute value of AXI transactionsjCCM_ANALOGCfReflects whether the calculated hash value must be \xe2\x80\xa6AlCheck the charger connection0000000CnCipher configuration bits. Optional configuration bits are \xe2\x80\xa6AcCCM_CLKO1 disabled.AbCCM_CLKO1 enabled.AcCCM_CLKO2 disabled.AbCCM_CLKO2 enabled.ClClock source selection, all other settings not shown are \xe2\x80\xa6AiAsynchronous RXFIFO ClearBlChange Of Image Field (COF) Interrupt EnableCmThe VAL* registers and the PWM counter are compared using \xe2\x80\xa60AgConfigure Flag Register0AjSNVS Configuration OptionsCeShows the IP\xe2\x80\x99s Configuaration options for the TRNG.BhStatus indication of on board oscillatorCeCCM interrupt request 2 generated due to on board \xe2\x80\xa6BkPGC CPU Pull Down Sequence Control Register0BjPGC CPU Power Up Sequence Control Register0BmColor Space Conversion Coefficient Register 00BmColor Space Conversion Coefficient Register 10BmColor Space Conversion Coefficient Register 20CjThis field is used to set the minimum interval between \xe2\x80\xa6AhCSI global enable signalkdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8BcDevice Controller Interface Version0ClDevice Controller Interface Version Number Default value \xe2\x80\xa6AlUTMI Debug Status Register 100000AaEnable debug modeAbDisable debug modeAhno description available0nDevice Address0CaDIR_BT_DIS shows the state of the DIR_BT_DIS fuseBhmclk frequency = 1/100 * hmclk frequencyBhmclk frequency = 1/101 * hmclk frequencyBhmclk frequency = 1/102 * hmclk frequencyBhmclk frequency = 1/103 * hmclk frequencyBhmclk frequency = 1/104 * hmclk frequencyBhmclk frequency = 1/105 * hmclk frequencyBhmclk frequency = 1/106 * hmclk frequencyBhmclk frequency = 1/107 * hmclk frequencyBhmclk frequency = 1/108 * hmclk frequencyBhmclk frequency = 1/109 * hmclk frequencyBhmclk frequency = 1/110 * hmclk frequencyBhmclk frequency = 1/111 * hmclk frequencyBhmclk frequency = 1/112 * hmclk frequencyBhmclk frequency = 1/113 * hmclk frequencyBhmclk frequency = 1/114 * hmclk frequencyBhmclk frequency = 1/115 * hmclk frequencyBhmclk frequency = 1/116 * hmclk frequencyBhmclk frequency = 1/117 * hmclk frequencyBhmclk frequency = 1/118 * hmclk frequencyBhmclk frequency = 1/119 * hmclk frequencyBhmclk frequency = 1/120 * hmclk frequencyBhmclk frequency = 1/121 * hmclk frequencyBhmclk frequency = 1/122 * hmclk frequencyBhmclk frequency = 1/123 * hmclk frequencyBhmclk frequency = 1/124 * hmclk frequencyBhmclk frequency = 1/125 * hmclk frequencyBhmclk frequency = 1/126 * hmclk frequencyBhmclk frequency = 1/127 * hmclk frequencyBhmclk frequency = 1/128 * hmclk frequencyBhmclk frequency = 1/129 * hmclk frequencyBhmclk frequency = 1/130 * hmclk frequencyBhmclk frequency = 1/131 * hmclk frequencyBhmclk frequency = 1/132 * hmclk frequencyBhmclk frequency = 1/133 * hmclk frequencyBhmclk frequency = 1/134 * hmclk frequencyBhmclk frequency = 1/135 * hmclk frequencyBhmclk frequency = 1/136 * hmclk frequencyBhmclk frequency = 1/137 * hmclk frequencyBhmclk frequency = 1/138 * hmclk frequencyBhmclk frequency = 1/139 * hmclk frequencyBhmclk frequency = 1/140 * hmclk frequencyBhmclk frequency = 1/141 * hmclk frequencyBhmclk frequency = 1/142 * hmclk frequencyBhmclk frequency = 1/143 * hmclk frequencyBhmclk frequency = 1/144 * hmclk frequencyBhmclk frequency = 1/145 * hmclk frequencyBhmclk frequency = 1/146 * hmclk frequencyBhmclk frequency = 1/147 * hmclk frequencyBhmclk frequency = 1/148 * hmclk frequencyBhmclk frequency = 1/149 * hmclk frequencyBhmclk frequency = 1/150 * hmclk frequencyBhmclk frequency = 1/151 * hmclk frequencyBhmclk frequency = 1/152 * hmclk frequencyBhmclk frequency = 1/153 * hmclk frequencyBhmclk frequency = 1/154 * hmclk frequencyBhmclk frequency = 1/155 * hmclk frequencyBhmclk frequency = 1/156 * hmclk frequencyBhmclk frequency = 1/157 * hmclk frequencyBhmclk frequency = 1/158 * hmclk frequencyBhmclk frequency = 1/159 * hmclk frequencyBhmclk frequency = 1/160 * hmclk frequencyBhmclk frequency = 1/161 * hmclk frequencyBhmclk frequency = 1/162 * hmclk frequencyBhmclk frequency = 1/163 * hmclk frequencyBhmclk frequency = 1/164 * hmclk frequencyBhmclk frequency = 1/165 * hmclk frequencyBhmclk frequency = 1/166 * hmclk frequencyBhmclk frequency = 1/167 * hmclk frequencyBhmclk frequency = 1/168 * hmclk frequencyBhmclk frequency = 1/169 * hmclk frequencyBhmclk frequency = 1/170 * hmclk frequencyBhmclk frequency = 1/171 * hmclk frequencyBhmclk frequency = 1/172 * hmclk frequencyBhmclk frequency = 1/173 * hmclk frequencyBhmclk frequency = 1/174 * hmclk frequencyBhmclk frequency = 1/175 * hmclk frequencyBhmclk frequency = 1/176 * hmclk frequencyBhmclk frequency = 1/177 * hmclk frequencyBhmclk frequency = 1/178 * hmclk frequencyBhmclk frequency = 1/179 * hmclk frequencyBhmclk frequency = 1/180 * hmclk frequencyBhmclk frequency = 1/181 * hmclk frequencyBhmclk frequency = 1/182 * hmclk frequencyBhmclk frequency = 1/183 * hmclk frequencyBhmclk frequency = 1/184 * hmclk frequencyBhmclk frequency = 1/185 * hmclk frequencyBhmclk frequency = 1/186 * hmclk frequencyBhmclk frequency = 1/187 * hmclk frequencyBhmclk frequency = 1/188 * hmclk frequencyBhmclk frequency = 1/189 * hmclk frequencyBhmclk frequency = 1/190 * hmclk frequencyBhmclk frequency = 1/191 * hmclk frequencyBhmclk frequency = 1/192 * hmclk frequencyBhmclk frequency = 1/193 * hmclk frequencyBhmclk frequency = 1/194 * hmclk frequencyBhmclk frequency = 1/195 * hmclk frequencyBhmclk frequency = 1/196 * hmclk frequencyBhmclk frequency = 1/197 * hmclk frequencyBhmclk frequency = 1/198 * hmclk frequencyBhmclk frequency = 1/199 * hmclk frequencyBhmclk frequency = 1/200 * hmclk frequencyBhmclk frequency = 1/201 * hmclk frequencyBhmclk frequency = 1/202 * hmclk frequencyBhmclk frequency = 1/203 * hmclk frequencyBhmclk frequency = 1/204 * hmclk frequencyBhmclk frequency = 1/205 * hmclk frequencyBhmclk frequency = 1/206 * hmclk frequencyBhmclk frequency = 1/207 * hmclk frequencyBhmclk frequency = 1/208 * hmclk frequencyBhmclk frequency = 1/209 * hmclk frequencyBhmclk frequency = 1/210 * hmclk frequencyBhmclk frequency = 1/211 * hmclk frequencyBhmclk frequency = 1/212 * hmclk frequencyBhmclk frequency = 1/213 * hmclk frequencyBhmclk frequency = 1/214 * hmclk frequencyBhmclk frequency = 1/215 * hmclk frequencyBhmclk frequency = 1/216 * hmclk frequencyBhmclk frequency = 1/217 * hmclk frequencyBhmclk frequency = 1/218 * hmclk frequencyBhmclk frequency = 1/219 * hmclk frequencyBhmclk frequency = 1/220 * hmclk frequencyBhmclk frequency = 1/221 * hmclk frequencyBhmclk frequency = 1/222 * hmclk frequencyBhmclk frequency = 1/223 * hmclk frequencyBhmclk frequency = 1/224 * hmclk frequencyBhmclk frequency = 1/225 * hmclk frequencyBhmclk frequency = 1/226 * hmclk frequencyBhmclk frequency = 1/227 * hmclk frequencyBhmclk frequency = 1/228 * hmclk frequencyBhmclk frequency = 1/229 * hmclk frequencyBhmclk frequency = 1/230 * hmclk frequencyBhmclk frequency = 1/231 * hmclk frequencyBhmclk frequency = 1/232 * hmclk frequencyBhmclk frequency = 1/233 * hmclk frequencyBhmclk frequency = 1/234 * hmclk frequencyBhmclk frequency = 1/235 * hmclk frequencyBhmclk frequency = 1/236 * hmclk frequencyBhmclk frequency = 1/237 * hmclk frequencyBhmclk frequency = 1/238 * hmclk frequencyBhmclk frequency = 1/239 * hmclk frequencyBhmclk frequency = 1/240 * hmclk frequencyBhmclk frequency = 1/241 * hmclk frequencyBhmclk frequency = 1/242 * hmclk frequencyBhmclk frequency = 1/243 * hmclk frequencyBhmclk frequency = 1/244 * hmclk frequencyBhmclk frequency = 1/245 * hmclk frequencyBhmclk frequency = 1/246 * hmclk frequencyBhmclk frequency = 1/247 * hmclk frequencyBhmclk frequency = 1/248 * hmclk frequencyBhmclk frequency = 1/249 * hmclk frequencyBhmclk frequency = 1/250 * hmclk frequencyBhmclk frequency = 1/251 * hmclk frequencyBhmclk frequency = 1/252 * hmclk frequencyBhmclk frequency = 1/253 * hmclk frequencyBhmclk frequency = 1/254 * hmclk frequencyBhmclk frequency = 1/255 * hmclk frequencyBhmclk frequency = 1/256 * hmclk frequencyBhThis field controls the PLL loop divider000DgThis field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>\xe2\x80\xa600000000000CmThis field controls the PLL loop divider. Valid range for \xe2\x80\xa60000000CfControls the frequency of the ethernet reference clock000jDLL Status0n0 - DMA0_DMA160n1 - DMA1_DMA170n2 - DMA2_DMA180n3 - DMA3_DMA190n4 - DMA4_DMA200n5 - DMA5_DMA210n6 - DMA6_DMA220n7 - DMA7_DMA230n8 - DMA8_DMA240n9 - DMA9_DMA250CkDefault is data launched at negative edge of DOTCLK and \xe2\x80\xa6000dR0/20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000dR0/30000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000dR0/40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000dR0/50000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000dR0/60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000dR0/70000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B`Error Detection Interrupt EnableAfEdge Filter is enabledAgEdge Filter is disabledAeEdge Counter A EnableAeEdge Counter B EnableAeEdge Counter X EnableC`Disable asynchronous DMA request for channel 10.BoEnable asynchronous DMA request for channel 10.C`Disable asynchronous DMA request for channel 11.BoEnable asynchronous DMA request for channel 11.C`Disable asynchronous DMA request for channel 12.BoEnable asynchronous DMA request for channel 12.C`Disable asynchronous DMA request for channel 13.BoEnable asynchronous DMA request for channel 13.C`Disable asynchronous DMA request for channel 14.BoEnable asynchronous DMA request for channel 14.C`Disable asynchronous DMA request for channel 15.BoEnable asynchronous DMA request for channel 15.BoDisable asynchronous DMA request for channel 16BnEnable asynchronous DMA request for channel 16BoDisable asynchronous DMA request for channel 17BnEnable asynchronous DMA request for channel 17BoDisable asynchronous DMA request for channel 18BnEnable asynchronous DMA request for channel 18BoDisable asynchronous DMA request for channel 19BnEnable asynchronous DMA request for channel 19BoDisable asynchronous DMA request for channel 20BnEnable asynchronous DMA request for channel 20BoDisable asynchronous DMA request for channel 21BnEnable asynchronous DMA request for channel 21BoDisable asynchronous DMA request for channel 22BnEnable asynchronous DMA request for channel 22BoDisable asynchronous DMA request for channel 23BnEnable asynchronous DMA request for channel 23BoDisable asynchronous DMA request for channel 24BnEnable asynchronous DMA request for channel 24BoDisable asynchronous DMA request for channel 25BnEnable asynchronous DMA request for channel 25BoDisable asynchronous DMA request for channel 26BnEnable asynchronous DMA request for channel 26BoDisable asynchronous DMA request for channel 27BnEnable asynchronous DMA request for channel 27BoDisable asynchronous DMA request for channel 28BnEnable asynchronous DMA request for channel 28BoDisable asynchronous DMA request for channel 29BnEnable asynchronous DMA request for channel 29BoDisable asynchronous DMA request for channel 30BnEnable asynchronous DMA request for channel 30BoDisable asynchronous DMA request for channel 31BnEnable asynchronous DMA request for channel 31CkDefault 0 active low during valid data transfer on each \xe2\x80\xa6000AaEndpoint Control00nEndpoint Flush0AcEndpoint NAK Enable0nEndpoint Prime0CgEnd-of-Frame Interrupt Enable. This bit enables and \xe2\x80\xa6BeEnhanced Rx FIFO Overflow is disabledBdEnhanced Rx FIFO Overflow is enabledC`Enhanced Rx FIFO Underflow interrupt is disabledBoEnhanced Rx FIFO Underflow interrupt is enabledC`Enhanced Rx FIFO Watermark Interrupt is disabledBoEnhanced Rx FIFO Watermark Interrupt is enabledCnIndicates the additional error codes for some of the error \xe2\x80\xa60000000CjIndicates additional error codes for some of the error \xe2\x80\xa60000000AmNot Tuned or Tuning CompletednExecute TuningAaFAB ConfigurationClIf set, increases the gate drive on power gating FETs to \xe2\x80\xa6000BeForce Event Auto Command 12 CRC ErrorBgForce Event Auto Command 12 Index ErrorBhForce Event Auto Command 12 Not ExecutedCjSet this bit to clear all the data in the latency FIFO \xe2\x80\xa6000AcFilter Sample CountCcDisable fractional cycle length for the PWM period.CbEnable fractional cycle length for the PWM period.CiFrame Count Reset. Resets the Frame Counter. (Cleared \xe2\x80\xa6o72 - GPIO1_INT00o73 - GPIO1_INT10o74 - GPIO1_INT20o75 - GPIO1_INT30o76 - GPIO1_INT40o77 - GPIO1_INT50o78 - GPIO1_INT60o79 - GPIO1_INT70AmGeneral Purpose Timer #0 Load0AmGeneral Purpose Timer #1 Load0iNo ActionlLoad the HACBaHost Controller Interface Version0CmHost Controller Interface Version Number Default value is \xe2\x80\xa6BdInterrupt n is high-level sensitive.0000000000000000000000000000000Am1 internal module clock cycleAn2 internal module clock cyclesAn3 internal module clock cyclesAn8 internal module clock cyclesCmHP Calibration Value Defines signed calibration value for \xe2\x80\xa6AcHPCONTROL0 register0BfUser mode for the corresponding masterBlSupervisor mode for the corresponding masterC`Indicates the privilege/user mode for the USDHC1C`Indicates the privilege/user mode for the USDHC2AgWrite access is allowedAkWrite access is not allowed10CmThe hprot1 input signal value is routed to the csu_hprot1 \xe2\x80\xa6CnThe HP register bit is routed to the csu_hprot1 output for \xe2\x80\xa610Bcpclk counter within one hscan state00000000000AiNegative hysteresis value000CaFrames Received with CRC Error Statistic Register0CjFrames Transmitted after Deferral Delay Statistic Register0AkReserved Statistic Register0AmTRIGGER initial delay counter0000000BiLocal sync (PWM_X) causes initialization.CnMaster reload from submodule 0 causes initialization. This \xe2\x80\xa6ClMaster sync from submodule 0 causes initialization. This \xe2\x80\xa6AoEXT_SYNC causes initialization.BjRaw PWM_A input signal selected as source.CkOutput of edge counter/compare selected as source. Note \xe2\x80\xa6BjRaw PWM_B input signal selected as source.1BjRaw PWM_X input signal selected as source.2ClInterlaced output: data for field 0 is written to OUTBUF \xe2\x80\xa6000AbINTG_OPT for TRNG.BlThe end-of-major loop interrupt is disabled.BkThe end-of-major loop interrupt is enabled.AiInterrupt Enable Register0AgInterrupt Signal Enable0AiInterrupt Status Register000AaIntterrupt Status0A`Interrupt Status0CjCSI_D[7:0] data lines are directly applied to internal \xe2\x80\xa6ChCSI_D[7:0] data lines are inverted before applied to \xe2\x80\xa6CdCSI_PIXCLK is directly applied to internal circuitryCkCSI_PIXCLK is inverted before applied to internal circuitryjIOMUXC_GPRCkIP triggered Command Sequences Error Detected interrupt \xe2\x80\xa6BaIP command error interrupt enableCfIndicates the sequence Index when IP command error \xe2\x80\xa6kdivide by 1kdivide by 2kdivide by 3kdivide by 4CmThis status bit is set to one when when any of the analog \xe2\x80\xa60000000CnThis status bit is set to one when when any of the digital \xe2\x80\xa60000000A`Interrupt enable000AaISO CAN FD EnableClHIGH - Z JTAG reset. Indicates whether the reset was the \xe2\x80\xa6AcKey selection fieldCiL1 power gate control. Used as software override. Not \xe2\x80\xa6000CiL2 power gate control. Used as software override. Not \xe2\x80\xa6000AmPost-divider for LCDIF clock.CjPre-divider for lcdif clock. Divider should be updated \xe2\x80\xa6CmRead only view of the signals that indicates LCD LFIFO is \xe2\x80\xa6AlLock NIDEN field for changesAdNormal power bandgap000AaLow power bandgap000CmLP Calibration Value Defines signed calibration value for \xe2\x80\xa6ClDivider for LPSPI. Divider should be updated when output \xe2\x80\xa6BkLP Security Violation Interrupt is DisabledBjLP Security Violation Interrupt is EnabledBaLP security violation is disabledBnLP security violation is a non-fatal violationBjLP security violation is a fatal violationCmLP Security Violation A security volation was detected in \xe2\x80\xa6CgLP Software Reset Disable When set, disables the LP \xe2\x80\xa6ChSetting this bit will bypass the LUT memory resource \xe2\x80\xa6CkNo lock-the adjacent (next lower) bit can be written by \xe2\x80\xa600ClLock-the adjacent (next lower) bit can\xe2\x80\x99t be written by \xe2\x80\xa600111000ChEnable channel-to-channel linking on major loop completeBkMessage Buffer Time Stamp base is CAN_TIMERCkMessage Buffer Time Stamp base is lower 16-bits of high \xe2\x80\xa6CkMessage Buffer Time Stamp base is upper 16-bits of high \xe2\x80\xa6iAS OR nPSinAS OR PSBgThe MIB block is updating MIB counters.CiThe MIB block is not currently updating any MIB counters.CfMII or RMII mode, as indicated by the RMII_MODE field.BdValue of OTP Bank5 Word5 (Misc Conf)0BdValue of OTP Bank5 Word6 (Misc Conf)0AbMQS software resetAnNOR/PSRAM Address bit 24 (A24)iSDRAM CS1iSDRAM CS2iSDRAM CS3hNAND CE#gNOR CE#iPSRAM CE#gDBI CSXAnNOR/PSRAM Address bit 25 (A25)7654321AnNOR/PSRAM Address bit 26 (A26)8765432AnNOR/PSRAM Address bit 27 (A27)9876543CjThis bit enable/disable the NDNOPEND interrupt generation.jNo pendinggPendingjNIBBLE_POSiAS NOR PSBbThe USB plug has not made contact.0AmNo Interrupt Request Pending.0000000000000000000CaSecure access for the corresponding type-1 masterCeNon-secure access for the corresponding type-1 masterBfNon-secure access policy indicator bit0CbOCRAM2_CTL[3] - write address pipeline control bitCkFree running mode is selected. If both capture circuits \xe2\x80\xa6CkOne shot mode is selected. If both capture circuits are \xe2\x80\xa61010BcColumn strobe output is open drain.CiStatus bit that signals that the output of the 24-MHz \xe2\x80\xa600000000000CaOne Time Programmable Master Key is Equal to ZeroCcControl bits to adjust the regulator output voltage00000000000BdAlpha Surface Lower Right Coordinate0BcAlpha Surface Upper Left Coordinate0BhProcessed Surface Lower Right Coordinate0BgProcessed Surface Upper Left Coordinate0CjPack from LSB first. For image data, 0x11, 0x22, 0x33, \xe2\x80\xa6CjPack from MSB first. For image data, 0x11, 0x22, 0x33, \xe2\x80\xa6B`FlexRAM PDRAM0 Power Gate EnableCkSystem Power Fail Detector (PFD) Observability Flop The \xe2\x80\xa6BiPanel Interface Signal Generator Register00000000000000000000000000000000000000000000000000000000000Chbit 10 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Chbit 11 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Chbit 12 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Chbit 13 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Chbit 14 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Chbit 15 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Bj528MHz System PLL Spread Spectrum Register0ClPower On Reset (POR) Observability Flop The asynchronous \xe2\x80\xa6BlThis bit powers down the temperature sensor.BbPower down the temperature sensor.101010AiAHB Read Prefetch Enable.CfAHB Read Prefetch Enable for current AHB RX Buffer \xe2\x80\xa6000kDivide by 10l256*16 cyclekDivide by 20AaPRESCALE*16 cyclekDivide by 401kDivide by 802lDivide by 1603lDivide by 3204lDivide by 6405mDivide by 1280666mPresent State0iNo ActionBkActivate hardware key programming mechanismdPull0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A`106 - PWM1_FAULT0AcPWM23 Initial ValueA`141 - PWM2_FAULT0A`146 - PWM3_FAULT0AcPWM45 Initial ValueA`151 - PWM4_FAULT0CjControl bit to power-down the analog bandgap reference \xe2\x80\xa600000000000B`value of CCM_REF_EN_B is \xe2\x80\x980\xe2\x80\x99B`value of CCM_REF_EN_B is \xe2\x80\x981\xe2\x80\x99mNo adjustment000e0.25%000e0.50%000e0.75%000e1.00%000e1.25%000e1.50%000e1.75%0006666555577776666555544443333222211110000666655557777666655554444333322221111000066665555jRELAX_PROGjRELAX_READAdReload Source SelectCiWait cycle (in AHB clock cycle) for idle state before \xe2\x80\xa6CjIndicates that the host is sending a wake-up after suspend000Ae100-Mbit/s operation.Ad10-Mbit/s operation.CnRx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic \xe2\x80\xa60BeRx 64-Byte Packets Statistic Register0BeTx Collision Count Statistic Register0CnTx Packets Greater Than MAX_FL bytes and Bad CRC Statistic \xe2\x80\xa60BeTx 64-Byte Packets Statistic Register0AdROMC Status Register0BdValue of OTP Bank6 Word0 (ROM Patch)0BdValue of OTP Bank6 Word1 (ROM Patch)0BdValue of OTP Bank6 Word2 (ROM Patch)0BdValue of OTP Bank6 Word3 (ROM Patch)0BdValue of OTP Bank6 Word4 (ROM Patch)0BdValue of OTP Bank6 Word5 (ROM Patch)0BdValue of OTP Bank6 Word6 (ROM Patch)0BdValue of OTP Bank6 Word7 (ROM Patch)0AoA read-only register of type T.B`A read-write register of type T.Ahno description availableCiDummy Read strobe generated by FlexSPI Controller and \xe2\x80\xa60CaFlash provided Read strobe and input from DQS padBaProcessor receive SPDIF data leftCmRxFIFO Full Interrupt Enable. This bit enables the RxFIFO \xe2\x80\xa6AcRxFIFO is not full.oRxFIFO is full.AaRxFIFO Full LevelAiReceive FIFO Buffer DepthAhRx FIFO underrun/overrun09CgSPDIF receive Q channel register, contains next 3 Q \xe2\x80\xa6CgSPDIF receive U channel register, contains next 3 U \xe2\x80\xa6AlReceive buffer size in bytesCcSECONFIG[1] shows the state of the SECONFIG[1] fuseBeSequence execution timeout interrupt.AfShifter State Register0CfA logic 0 is supplied to the deadtime generator of \xe2\x80\xa6CfA logic 1 is supplied to the deadtime generator of \xe2\x80\xa610ChGenerated SM0PWM23 signal is used by the deadtime logic.CnInverted generated SM0PWM23 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM0OUT23] is used by the deadtime logic.BoPWM0_EXTA signal is used by the deadtime logic.ChGenerated SM0PWM45 signal is used by the deadtime logic.CnInverted generated SM0PWM45 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM0OUT45] is used by the deadtime logic.BoPWM0_EXTB signal is used by the deadtime logic.9898ChGenerated SM1PWM23 signal is used by the deadtime logic.CnInverted generated SM1PWM23 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM1OUT23] is used by the deadtime logic.BoPWM1_EXTA signal is used by the deadtime logic.ChGenerated SM1PWM45 signal is used by the deadtime logic.CnInverted generated SM1PWM45 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM1OUT45] is used by the deadtime logic.BoPWM1_EXTB signal is used by the deadtime logic.CfA logic 0 is supplied to the deadtime generator of \xe2\x80\xa6CfA logic 1 is supplied to the deadtime generator of \xe2\x80\xa610ChGenerated SM2PWM23 signal is used by the deadtime logic.CnInverted generated SM2PWM23 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM2OUT23] is used by the deadtime logic.BoPWM2_EXTA signal is used by the deadtime logic.ChGenerated SM2PWM45 signal is used by the deadtime logic.CnInverted generated SM2PWM45 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM2OUT45] is used by the deadtime logic.BoPWM2_EXTB signal is used by the deadtime logic.9898ChGenerated SM3PWM23 signal is used by the deadtime logic.CnInverted generated SM3PWM23 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM3OUT23] is used by the deadtime logic.BoPWM3_EXTA signal is used by the deadtime logic.ChGenerated SM3PWM45 signal is used by the deadtime logic.CnInverted generated SM3PWM45 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM3OUT45] is used by the deadtime logic.BoPWM3_EXTB signal is used by the deadtime logic.AnCapture Value 0 Cycle Register0AnCapture Value 1 Cycle Register0AnCapture Value 2 Cycle Register0AnCapture Value 3 Cycle Register0AnCapture Value 4 Cycle Register0AnCapture Value 5 Cycle Register0AkFractional Value Register 10AkFractional Value Register 20AkFractional Value Register 30AkFractional Value Register 40AkFractional Value Register 50CjWhen write 1 to this bit, it will cause SPDIF software \xe2\x80\xa6BeValue of OTP Bank5 Word7 (SRK Revoke)0AjSRTC rollover is disabled.AiSRTC rollover is enabled.AlSRTC is disabled or invalid.AjSRTC is enabled and valid.ClSSM Secure to Trusted State Transition Disable When set, \xe2\x80\xa6Cmstate_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any \xe2\x80\xa600000000000AnSTATFIFO Full Interrupt StatusCj1 millisecond timer Interrupt Status - Read/Write to ClearAjStandby counter definitionAmTempsensor Control Register 00AmTempsensor Control Register 10AmTempsensor Control Register 20o64 - TEMP_PANIC0ChThese bits hold the number of quadrature advances to \xe2\x80\xa6CkFree-Running Counter Time stamp. This 16-bit field is a \xe2\x80\xa6000000000000000000000000000000000000000000000000000000000000000000000000BiColumn strobe output is totem pole drive.CkDivider for trace clock. Divider should be updated when \xe2\x80\xa6AjETC_TRIG0 Control Register0AjETC_TRIG1 Control Register0AjETC_TRIG2 Control Register0AjETC_TRIG3 Control Register0AjETC_TRIG4 Control Register0AjETC_TRIG5 Control Register0AjETC_TRIG6 Control Register0AjETC_TRIG7 Control Register0CmTRIG chain length to the ADC. 0: Trig length is 1; \xe2\x80\xa6 7: \xe2\x80\xa60000000Cn1\xe2\x80\x99b1: TSC is bypassed to ADC2. 1\xe2\x80\x99b0: TSC not bypassed. \xe2\x80\xa6ClDelay in between the end of transmit to the beginning of \xe2\x80\xa6000Ahno description availableAcdivider factor is 1Acdivider factor is 2AkCTS input is the CTS_B pin.C`CTS input is the inverted Receiver Match result.CkSPDIF transmit left channel data. It is write-only, and \xe2\x80\xa6AlClock stretching is disabledAkClock stretching is enabledAjTransmit FIFO Buffer DepthAd0 = Normal operation000AnTransmitter RTS is active low.AoTransmitter RTS is active high.jUNIQUE_KEYjUSB AnalogAeNo embedded U channelBlU channel from SPDIF receive block (CD mode)BbU channel from on chip transmitterAfVBus valid for USB OTG0AjVendor Specific 2 Register0Bcline counter within one vscan state00000000000CmThis bit must be set to 1 in the VSYNC mode of operation, \xe2\x80\xa6BfIndicates that there is a wakeup event000AbWDOG1 Timeout MaskAbWDOG2 Timeout MaskAjIC Watchdog Time-out resetB`OTG1 Wake-up on ID change enableAlOTG1 Software Wake-up EnableB`A write-only register of type T.jXTALOSC24MC`Set to 1 when performing YCbCr conversion to RGBClZeroizable Master Key Error Correcting Code Check Enable \xe2\x80\xa6AdThe ZMK is not zero.A`The ZMK is zero.b6400000000000000000000000BhModify a RWRegister or UnsafeRWRegister.AkNormal Signal (Active high)00000000000Ahno description available0000000ClAHB triggered Command Sequences Error Detected interrupt \xe2\x80\xa6CmIndicates the sequence index when an AHB command error is \xe2\x80\xa6CmThis bit field contains the temperature count (raw sensor \xe2\x80\xa6000CfTriggered by AHB read command (triggered by AHB read).ChTriggered by AHB write command (triggered by AHB Write).CnTriggered by IP command (triggered by setting register bit \xe2\x80\xa6BiTriggered by suspended command (resumed).lAWRWAIT unitAnAXI bus error interrupt enableBbAXI command error interrupt enablei511 Bytesi512 BytesAfBus Off Done InterruptAkBus Off Done Interrupt MaskkNormal bootA`Alternative bootCiBT_FUSE_SEL (connected to gpio bt_fuse_sel) shows the \xe2\x80\xa6AbNo such occurrenceCcThe corresponding MB has successfully completed \xe2\x80\xa6ClBy default, when the LCDIF is in the bus master mode, it \xe2\x80\xa6000CgCacheable attribute is off for read/write transactions.CfCacheable attribute is on for read/write transactions.AkStatus indication of CAMP2.BbSelector for CAN clock multiplexerAiDCP capability 0 register0AiDCP capability 1 register0AlProgressive mode is selectedAjInterlace mode is selectedAnDCP channel 0 options register00000AmDCP channel 0 status register00000AnDCP channel 1 options register00000AmDCP channel 1 status register00000AnDCP channel 2 options register00000AmDCP channel 2 status register00000AnDCP channel 3 options register00000AmDCP channel 3 status register00000AlDCP channel control register0AdUSB OTG charge VBUS.0000000AmCheck the contact of USB plug0000000CcReflects whether the cipher block must load the \xe2\x80\xa6CeCipher mode selection field. Reflects the mode of \xe2\x80\xa6kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8AmUSB1 PLL clock (divided by 2)AlSYS PLL clock (divided by 2)AnVIDEO PLL clock (divided by 2)msemc_clk_root;:987654ousdhc1_clk_rootnlpi2c_clk_rootCiCCM_CLKO1 output to reflect CCM_CLKO1 or CCM_CLKO2 clocksCkClear the instruction pointer which is internally saved \xe2\x80\xa6kCMD_BYTE_ENAeCommand Transfer Type0hNo errorjNot IssuedAido not assert core0 resetAbassert core0 resetCkCPU power gate control. Used as software override. Test \xe2\x80\xa6000ClCyclic Redundancy Check Error in the CRC field of CAN FD \xe2\x80\xa6AaCRC Check DisableAkCSI Statistic FIFO Register0BaSelector for csi_mclk multiplexerCeIndicates whether the reset was the result of the \xe2\x80\xa6B`Clock enable input, low inactiveBbCurrent (active) channel (encoded)000AkData byte 3 of Rx/Tx frame.00000000000000000AkData byte 2 of Rx/Tx frame.00000000000000000AkData byte 1 of Rx/Tx frame.00000000000000000AkData byte 0 of Rx/Tx frame.0000000000000000033333333333333333322222222222222222211111111111111111100000000000000000033333333332222222222CgSelect 128-bit dcp key from 256-bit key from snvs/ocotpAhno description available0CmNormal function: 0x1fff ipg clock cycles; Low power mode: \xe2\x80\xa6ClNormal function: 0xfff ipg clock cycles; Low power mode: \xe2\x80\xa6CfNormal function: 0x7ff ipg clock cycles; Low power \xe2\x80\xa6CmNormal function: 0x3 ipg clock cycles; Low power mode:0x3 \xe2\x80\xa6Cldis_ref_osc - in run mode, software can manually control \xe2\x80\xa6A`10 - DMA10_DMA260A`11 - DMA11_DMA270A`12 - DMA12_DMA280A`13 - DMA13_DMA290A`14 - DMA14_DMA300A`15 - DMA15_DMA310BfETC DONE0 and DONE1 IRQ State Register0CmSet this bit to 1 to make the hardware go into the DOTCLK \xe2\x80\xa6000lSDCLK x 2^14lSDCLK x 2^15lSDCLK x 2^16lSDCLK x 2^17lSDCLK x 2^18lSDCLK x 2^19lSDCLK x 2^20lSDCLK x 2^21BaAutomatic Error Correction EnableCfReflects whether the DCP must perform a blit operationCjReflects whether the selected hashing function must be \xe2\x80\xa6BhEnables interrupt for the wakeup events.000CiDelay increment of the rise of squelch: 00 = Delay is \xe2\x80\xa6000BbEnables the clk to the UTMI block.0000000CeEnable the deglitching circuit of the USB PLL output.0000000BjPowers the 9-phase PLL outputs for USBPHYn000Cc0: 8-phase PLL outputs for USBPHY1 are powered down000ClError Interrupt for errors detected in the Data Phase of \xe2\x80\xa6CnError Interrupt Mask for errors detected in the Data Phase \xe2\x80\xa6ClThis bit indicates that the hardware detected an invalid \xe2\x80\xa6000000000000000AcInternal VSYNC modeAcExternal VSYNC modeBjFeedback clock comes from the loopback CLKBnFeedback clock comes from the ipp_card_clk_outAfFrame Buffer ParameterBiForce Event Auto Command 12 End Bit ErrorBjForce Event Auto Command 12 Time Out ErrorkForce Event0CmThe local force signal, CTRL2[FORCE], from this submodule \xe2\x80\xa6CmThe master force signal from submodule 0 is used to force \xe2\x80\xa6CjThe local reload signal from this submodule is used to \xe2\x80\xa6CmThe master reload signal from submodule0 is used to force \xe2\x80\xa6CnThe local sync signal from this submodule is used to force \xe2\x80\xa6CkThe master sync signal from submodule0 is used to force \xe2\x80\xa6CnThe external force signal, EXT_FORCE, from outside the PWM \xe2\x80\xa6ClThe external sync signal, EXT_SYNC, from outside the PWM \xe2\x80\xa6BmDisable fractional cycle placement for PWM_A.BlEnable fractional cycle placement for PWM_A.BmDisable fractional cycle placement for PWM_B.BlEnable fractional cycle placement for PWM_B.kframe cycle00000000000CnForm Error in the Data Phase of CAN FD frames with the BRS \xe2\x80\xa6AoRead only: Frequency Count FailBhSame behavior as bit 0 of this register.0CnNon-gated clock mode. All incoming pixel clocks are valid. \xe2\x80\xa6CkGated clock mode. Pixel clock signal is valid only when \xe2\x80\xa6Aa157 - GPIO6_7_8_90CnGPU power gate control. Used as software mask. Set to zero \xe2\x80\xa6000iNo ActionmClear the HACCmHigh Assurance Counter When the HAC_EN bit is set and the \xe2\x80\xa6CnWhen the hashing is enabled, this bit controls whether the \xe2\x80\xa6AdHash Selection FieldAmHP Timer calibration disabledAlHP Timer calibration enabledBfUser mode for the corresponding masterBlSupervisor mode for the corresponding master10CmThe hprot1 input signal value is routed to the csu_hprot1 \xe2\x80\xa6CnThe HP register bit is routed to the csu_hprot1 output for \xe2\x80\xa610CbSet bit 3 to 1 to pull down 15-KOhm on USB_DP line000AcHSYNC is active lowAdHSYNC is active highBoFrames not Counted Correctly Statistic Register0CkFrames Transmitted with Single Collision Statistic Register0AkReserved Statistic RegisterCiFrames Transmitted with Late Collision Statistic Register0CiFrames Transmitted with Multiple Collisions Statistic \xe2\x80\xa60kImage WidthB`Interrupt Status Enable Register0kIOMUXC_SNVSCeIP triggered Command Sequences Execution finished \xe2\x80\xa6B`IP command done interrupt enableBiTime out wait cycle for IP command grant.CmIndicates whether reset was the result of ipp_reset_b pin \xe2\x80\xa6CmThis status bit is set to one when the temperature sensor \xe2\x80\xa60000000AcJTAG software resetCiRead only view of the current count in Latency buffer \xe2\x80\xa6CmRead only view of the signals that indicates LCD LFIFO is \xe2\x80\xa6AmLock DBG_EN field for changesAnXTAL OSC (LP) Control Register0BbSRTC Time calibration is disabled.BaSRTC Time calibration is enabled.AhWrite access is allowed.AlWrite access is not allowed.AgWrite access is allowedAkWrite access is not allowedBhSNVS_LP General Purpose Registers 0 .. 3043214321ChAdjust hysteretic value in low power from 12.5mV to 25mVAnMajor Loop Link Channel NumberCkThese bits used to choose the method to mask the CSI input.AmMessage Buffer 11 CS Register0AmMessage Buffer 11 ID Register011001100AmMessage Buffer 13 CS Register0AmMessage Buffer 13 ID Register011001100AmMessage Buffer 15 CS Register0AmMessage Buffer 15 ID Register01100AmMessage Buffer 17 CS Register0AmMessage Buffer 17 ID Register0CkMonotonic Counter Era Bits These bits are inputs to the \xe2\x80\xa6BlPGC Mega Pull Down Sequence Control Register0BkPGC Mega Power Up Sequence Control Register0oSee note above.BgAll statistics counters are reset to 0.CmDisplay power gate control. Used as software mask. Set to \xe2\x80\xa6000ChMonotonic Counter most-significant 16 Bits The MC is \xe2\x80\xa6CmMonotonic Counter bits The MC is incremented by one when: \xe2\x80\xa6CmDivider ratio control for mclk from hmclk. mclk frequency \xe2\x80\xa6iNOR clockjSRAM clock10CkThis bit enable/disable the NDPAGEEND interrupt generation.CaSecure access for the corresponding type-1 masterCeNon-secure access for the corresponding type-1 master10AlOCRAM TrustZone (TZ) enable.AbOPEN ConfigurationBaXTAL OSC Configuration 0 Register0BaXTAL OSC Configuration 1 Register0BaXTAL OSC Configuration 2 Register0BbValue of OTP Bank4 Word5 (CRC Key)0AfOutput Trigger EnablesCcWhen set, it indicates the payload contains the keyAhDivider for perclk podf.CkThis read-only bitfield is for DIAGNOSTIC PURPOSES ONLY \xe2\x80\xa60000000000000000000000000000000Ch480MHz Clock (PLL3) Phase Fractional Divider Control \xe2\x80\xa600000Ch528MHz Clock (PLL2) Phase Fractional Divider Control \xe2\x80\xa600000BcLCDIF Pigeon Mode Control0 Register0BcLCDIF Pigeon Mode Control1 Register0BcLCDIF Pigeon Mode Control2 Register0BiPanel Interface Signal Generator Register00000000000Ai8-bit data for each pixelAj10-bit data for each pixelCmPMIC On Request Override The value written to PK_OVERRIDE \xe2\x80\xa6AoAnalog ARM PLL control Register00000BbAnalog System PLL Control Register0CjNumerator of 528MHz System PLL Fractional Loop Divider \xe2\x80\xa601111kDivide by 1kDivide by 2CfIndicates whether the SHA1/SHA2 functions are present.000BiPre-divider for trig delay and interval .ChAll data written in progressive format to the OUTBUF \xe2\x80\xa6000AjCSI to PrP bus is disabledAiCSI to PrP bus is enabledBgProcessed Surface (PS) Control Register00000CkPower down internal osc. Only set this bit, when 24 MHz \xe2\x80\xa6dFast000kMedium Fast000kMedium Slow000dSlow000BfUse XTAL OSC to source the 24MHz clock000jUse RC OSC000AfRC osc. tuning values.000CkRead Burst Length Due to system restriction, the actual \xe2\x80\xa6CmAHB Read Address option bit. This option bit is intend to \xe2\x80\xa6BfSelect the 24MHz oscillator as source.000000000000000000000000000e0.75%000e1.00%000e1.25%000e1.50%000e1.75%000e2.00%000oPower gated off000AlTarget core voltage = 0.725V000AlTarget core voltage = 0.750V000AlTarget core voltage = 0.775V00099998888777766665555444433332222111100009999888877776666555544443333222211110000Ahno description available0AnAddress lower limit of region111AnAddress upper limit of region1AfRegulator 1P1 Register00000AfRegulator 2P5 Register00000AfRegulator 3P0 Register00000Ccselect the feedback point of the internal regulatorChResynchronization during received data word is supportedCgResynchronization during received data word is disabledClRxFIFO Overrun Interrupt Enable. This bit enables the RX \xe2\x80\xa6AjRXFIFO has not overflowed.AfRXFIFO has overflowed.BeInterrupt n is rising-edge sensitive.0000000000000000000000000000000AlMAC configured for MII mode.BbMAC configured for RMII operation.CgRx Packets Less Than 64 Bytes and Bad CRC Statistic \xe2\x80\xa60AkReserved Statistic RegisterCgTx Packets Less Than 64 Bytes and Bad CRC Statistic \xe2\x80\xa60AiROMC Enable Register HighAhROMC Enable Register Low0BbProcessor receive SPDIF data rightnRx FIFO resync0Ahno description availableCmPointer to the beginning of the receive buffer descriptor \xe2\x80\xa6Cfuse Von Neumann data into both Entropy shifter and \xe2\x80\xa6Cjuse raw data into both Entropy shifter and Statistical \xe2\x80\xa6Ckuse Von Neumann data into Entropy shifter. Use raw data \xe2\x80\xa6Acundefined/reserved.CnB_SCLK pad can be used as A_SCLK differential clock output \xe2\x80\xa6CkSCK is stopped during command sequence because Async RX \xe2\x80\xa6CkSCK is stopped during command sequence because Async TX \xe2\x80\xa6kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8lDivided by 1lDivided by 2lDivided by 3lDivided by 4lDivided by 5lDivided by 6lDivided by 7lDivided by 8ClSTAT FIFO Overrun Interrupt Enable. This bit enables the \xe2\x80\xa6AlSTATFIFO has not overflowed.AhSTATFIFO has overflowed.BjShifter Buffer N Bit Byte Swapped Register0lShift BufferBeShifter Buffer N Bit Swapped Register01BfShifter Buffer N Byte Swapped Register02BkShifter Buffer N Half Word Swapped Register03BmShifter Buffer N Nibble Byte Swapped Register04BhShifter Buffer N Nibble Swapped Register05B`Use another signal as tick eventCkSelect another signal for logic operation or as mask or \xe2\x80\xa61010101010101010101010AjCapture Compare A Register0AjCapture Compare B Register0AjCapture Compare X Register0AjCapture Control A Register0AjCapture Control B Register0AjCapture Control X Register0AcSample Clock SelectkSMP_CLK_SELAeSOF interrupt disableAdSOF interrupt enableCmIf this bit is 1, in the case of a security violation the \xe2\x80\xa6dInitiHard FailiSoft FailCnInit Intermediate (transition state between Init and Check \xe2\x80\xa6eCheckkStart SenseCnStuffing Error in the Data Phase of CAN FD frames with the \xe2\x80\xa6kSTROBE_PROGkSTROBE_READA`Disable swappingoEnable swappingkSW_GP2_LOCKono clock signalAcdivider factor is 2kTAP_SEL_OUTkTAP_SEL_PRECkThese bits hold the period of quadrature phase in IPBus \xe2\x80\xa6AkNo PAUSE frame transmitted.CgThe MAC stops transmission of data frames after the \xe2\x80\xa6CkThe Free Running Timer is clocked by the CAN bit clock, \xe2\x80\xa6CiThe Free Running Timer is clocked by an external time \xe2\x80\xa6AoTRIG0 done0 interrupt detectionAoTRIG0 done1 interrupt detectionAoTRIG0 done2 interrupt detectionAoTRIG1 done0 interrupt detectionAoTRIG1 done1 interrupt detectionAoTRIG1 done2 interrupt detectionAoTRIG2 done0 interrupt detectionAoTRIG2 done1 interrupt detectionAoTRIG2 done2 interrupt detectionAoTRIG3 done0 interrupt detectionAoTRIG3 done1 interrupt detectionAoTRIG3 done2 interrupt detectionAoTRIG4 done0 interrupt detectionAoTRIG4 done1 interrupt detectionAoTRIG4 done2 interrupt detectionAoTRIG5 done0 interrupt detectionAoTRIG5 done1 interrupt detectionAoTRIG5 done2 interrupt detectionAoTRIG6 done0 interrupt detectionAoTRIG6 done1 interrupt detectionAoTRIG6 done2 interrupt detectionAoTRIG7 done0 interrupt detectionAoTRIG7 done1 interrupt detectionAoTRIG7 done2 interrupt detectionAdTRIG enable registerCbThe high resolution time stamp capture is disabledClThe high resolution time stamp is captured in the end of \xe2\x80\xa6CnThe high resolution time stamp is captured in the start of \xe2\x80\xa60AgTuning Control Register0kTUNING_STEPClSPDIF transmit right channel data. It is write-only, and \xe2\x80\xa6AdFIFO Burst ThresholdAhno description availableCnRead only view of the signals that indicates LCD TXFIFO is \xe2\x80\xa6AhScheduler Health CounterAlUpdate Mask Bits ImmediatelyClDivider for usdhc1 clock podf. Divider should be updated \xe2\x80\xa6ClDivider for usdhc2 clock. Divider should be updated when \xe2\x80\xa6kNon-CD dataAgCD user channel subcodeCbLCDIF VSYNC Mode and Dotclk Mode Control Register000000Aedivide by 1 (Default)0000000kdivide by 20000000kdivide by 10000000kdivide by 40000000BdSelecting Pad: WAKEUP for Mode: ALT7AkIC Watchdog3 Time-out resetAbInput data format.000ClWrite Burst Length Due to system restriction, the actual \xe2\x80\xa6C`set to 1 to switch internal ring osc to xtal 24MCnPointer to the beginning of the transmit buffer descriptor \xe2\x80\xa6c12800000000000000000000000c25600000000000000000000000Ae4-Wire Detection ModeAe5-Wire Detection Modec51200000000000000000000000Ab118 - ADC_ETC_IRQ00Ab119 - ADC_ETC_IRQ10Ab120 - ADC_ETC_IRQ20Ahno description available0AnSigned offset for BEE region 011AnSigned offset for BEE region 1BiTimeout wait cycle for AHB command grant.BbAHB RX Buffer 0 Control Register 00BbAHB RX Buffer 1 Control Register 00BbAHB RX Buffer 2 Control Register 00BbAHB RX Buffer 3 Control Register 00CjSetting this bit to logic 0 will not alter the alpha valueCjIndicates that alpha component in output buffer pixels \xe2\x80\xa6000AeOverlay Color Key Low0lAuto MeasurelAUTO_SABG_ENClAuto Tuning Enable (Only used for SD3.0, SDR104 mode and \xe2\x80\xa6CbIndicates the AXI ID of the failing bus operation.000CcBEE data decryption of memory region-n (n = 3 to 0)kDisable BEEjEnable BEECnBit0 Error in the Data Phase of CAN FD frames with the BRS \xe2\x80\xa6CnBit1 Error in the Data Phase of CAN FD frames with the BRS \xe2\x80\xa6l65535 blocksj2048 Bytesj4096 BytesCnThis bit is set to indicate that an interrupt is requested \xe2\x80\xa6000lBOOT_BLK_CNTCnEnable AHB bus bufferable write access support. This field \xe2\x80\xa6CiBURST length enable for INCR, INCR4 / INCR8 / INCR16, \xe2\x80\xa6CiWhen this bit is 0, it means that LCDIF will stop the \xe2\x80\xa6000CiDisabled. When there is AHB bus cachable read access, \xe2\x80\xa6ChEnabled. When there is AHB bus cachable read access, \xe2\x80\xa6CgCacheable attribute is off for read/write transactions.CfCacheable attribute is on for read/write transactions.AkDivider for CAN clock podf.AbInput Capture Mode000CmThis bit allows disabling the clock gate (always ungated) \xe2\x80\xa600000000000Ablcdif_pix_clk_rootlahb_clk_rootlipg_clk_rootkperclk_rootAbckil_sync_clk_rootmpll4_main_clklcsi_clk_rootgosc_clkousdhc2_clk_rootmsai1_clk_rootmsai2_clk_rootCfsai3_clk_root (shared with ADC1 and ADC2 alt_clk root)Bican_clk_root (FlexCAN, shared with CANFD)A`flexspi_clk_rootmuart_clk_rootospdif0_clk_rootAhClock Prescaler Register0Cgif (DPLL Locked) SPDIF_RxClk else REF_CLK_32K (XTALOSC)Cjif (DPLL Locked) SPDIF_RxClk else tx_clk (SPDIF0_CLK_ROOT)Boif (DPLL Locked) SPDIF_RxClk else SPDIF_EXT_CLKAeREF_CLK_32K (XTALOSC)Ahtx_clk (SPDIF0_CLK_ROOT)mSPDIF_EXT_CLKChThis bit determines whether AHB RX Buffer and AHB TX \xe2\x80\xa6AkAsynchronous STATFIFO ClearAiCOF interrupt is disabledAhCOF interrupt is enabledAbComparison Value 1000AbComparison Value 2000AiTRNG_CONFIG_OPT for TRNG.ClIn run mode, software can manually control powering down \xe2\x80\xa6Baon board oscillator is not ready.Ckinterrupt is not generated due to on board oscillator readyAmon board oscillator is ready.Cdinterrupt generated due to on board oscillator readyCfThe target count used to tune the 1MHz clock frequency000B`The current tuning value in use.000CbThe target count used to tune the RC OSC frequency000CbCSI DMA Start Address Register - for Frame Buffer10CbCSI DMA Transfer Size Register - for Frame Buffer20BcCSI Frame Buffer Parameter Register0AlCSI Image Parameter Register0AkData byte 1 of Rx/Tx frame.000000000AkData byte 0 of Rx/Tx frame.000000000AkData byte 3 of Rx/Tx frame.000000000AkData byte 2 of Rx/Tx frame.00000000033333333332222222222111111100000003333333222222211111110000000333333322222221111111100000000333333332222222211111111000000003333333322222222111000333222111000333222111000333222111000333222111000333222111000333222111000333222111000333222CiSet high to improve the transition from heavy load to \xe2\x80\xa6BoDisable stepping for the output VDD_SOC of DCDCCi1\xe2\x80\x99b0: Trig DMA_REQ with latched signal, REQ will be \xe2\x80\xa6lDrop MeasurelSDCLK x 2^28lSDCLK x 2^29CnNo interrupt is generated when error is detected. Only the \xe2\x80\xa6BnInterrupt is generated when error is detected.BgEdge counter disabled and held in resetAdEdge counter enabled1010CbEnable the PLL providing the ENET2 reference clock000CkEnables the feature to wakeup USB if ID is toggled when \xe2\x80\xa6000CnSet this bit to allow a countdown to transition in between \xe2\x80\xa6000ClEnables UTMI+ Level2. This should be enabled if needs to \xe2\x80\xa6000AdEnables UTMI+ Level3000AjEOF interrupt is disabled.CjEOF interrupt is generated when RX count value is reached.CmThis bit indicates that a bus error occurred when reading \xe2\x80\xa6000000000000000Amethernet ref clock (ENET_PLL)00000000000BfInterrupt n is falling-edge sensitive.0000000000000000000000000000000lFIELD_RETURNCjFilter is disabled. If SE = 1, then COUT is a logic 0. \xe2\x80\xa6CjOne sample must agree. The comparator output is simply \xe2\x80\xa6Ba2 consecutive samples must agree.Ba3 consecutive samples must agree.Ba4 consecutive samples must agree.Ba5 consecutive samples must agree.Ba6 consecutive samples must agree.Ba7 consecutive samples must agree.AoDivider for flexspi clock root.lFlow Control0AiForce RAM Clock Always OnlFRC_SDCLK_ONlDo not resetAoReset frame counter immediatelyCiEnables the feature to reset the FSDLL lock detection \xe2\x80\xa6000BcThe USB plug has made good contact.0BcGeneral Purpose Timer #0 Controller0BcGeneral Purpose Timer #1 Controller0Bm+0 counts per each 32768 ticks of the counterBm+1 counts per each 32768 ticks of the counterBm+2 counts per each 32768 ticks of the counterBfUser mode for the corresponding masterBlSupervisor mode for the corresponding master10CjHresponse Error Enable. This bit enables the hresponse \xe2\x80\xa6Bapclk cycle within one hscan state00000000000CnTotal number of DISPLAY CLOCK (pix_clk) cycles between two \xe2\x80\xa6CgFrames Received with Alignment Error Statistic Register0CeFlow Control Pause Frames Received Statistic Register0CiFrames Transmitted with Carrier Sense Error Statistic \xe2\x80\xa60CjFrames Transmitted with Excessive Collisions Statistic \xe2\x80\xa60ChFlow Control Pause Frames Transmitted Statistic Register0CnImage Height. Indicates how many pixels in a column of the \xe2\x80\xa6BgDTCM enable initialization out of resetBgITCM enable initialization out of resetAbIntermediate StateCkError signalled because the control packet specifies an \xe2\x80\xa6000CnError is signalled because the control packet specifies an \xe2\x80\xa600000000000ClIndicates the Error Code when IP command Error detected. \xe2\x80\xa6CmThis status bit is set to one when the temperature sensor \xe2\x80\xa60000000CcFlexCAN operates using the non-ISO CAN FD protocol.CgFlexCAN operates using the ISO CAN FD protocol (ISO \xe2\x80\xa6C`Reset is not a result of HIGH-Z reset from JTAG.BlReset is a result of HIGH-Z reset from JTAG.CgReflects whether the DCP engine swaps the key bytes \xe2\x80\xa6CgReflects whether the DCP engine swaps the key words \xe2\x80\xa6kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 876543210AcField is not lockedBbField is locked (read access only)Cc+0 counts per each 32768 ticks of the counter clockCc+1 counts per each 32768 ticks of the counter clockCc+2 counts per each 32768 ticks of the counter clock<;:98765AlLP software reset is enabledAmLP software reset is disabledBkThe channel-to-channel linking is disabled.BjThe channel-to-channel linking is enabled.Cjselect global counters as mask condition, use together \xe2\x80\xa600000000000Blmask interrupt generation due to lrf of PLLsCkThis bits determines how many RTC clocks to wait before \xe2\x80\xa6000AnStarts the measurement process000AnMEGA domain power down requestAlMEGA domain power up requestBgoveride clock enable signal from USDHC.AkExit software reset for MQSAmEnable software reset for MQSgDisablefEnableCaPrevent the logic from ever gating off the clock.00000000000CaSecure access for the corresponding type-1 masterCeNon-secure access for the corresponding type-1 master10CcEncoded value indicating the number of channels \xe2\x80\xa6AmOCRAM2 TrustZone (TZ) enable.ChThis field shows the OCRAM pipeline settings status, \xe2\x80\xa6CmOnce OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to \xe2\x80\xa6000BnIndicates the results of ID pin on MiniAB plugCfAlmost same as OTGID_STATUS in USBPHYx_STATUS Register000AfThe OTPMK is not zero.AbThe OTPMK is zero.f2.625V000e2.10V000d0.8V000AnOutput Buffer Control Register00000CnThis bit is set to indicate that an interrupt is requested \xe2\x80\xa6000BbDisable OTG1 Overcurrent DetectionCjOTG1 Polarity of Overcurrent The polarity of OTG1 port \xe2\x80\xa6CnFlexRAM PDRAM0 domain will keep power even if the CPU core \xe2\x80\xa6CkFlexRAM PDRAM0 domain will be powered down when the CPU \xe2\x80\xa6CkIf set to 1, the IO fractional divider clock (reference \xe2\x80\xa60000000mIO Clock Gate00000000000000000000000AdPIT stop acknowledgeAaPIT stop request.CmWhen USB is in low power suspend mode this Control bit is \xe2\x80\xa6000AhDefault value of \xe2\x80\x9c0\xe2\x80\x9d000B`Analog ENET PLL Control Register00000BgAnalog USB1 480MHz PLL Control Register00000BgAnalog USB2 480MHz PLL Control Register00000BgState of the USB plug contact detector.0nPrescaler bitsA`PS Color Key Low0fKeeper0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ClStatus bit that signals the analog bandgap voltage is up \xe2\x80\xa600000000000AlTarget core voltage = 1.100V000AlTarget core voltage = 1.450V000BjPower FET switched full on. No regulation.000222211110000222211110000AoDigital Regulator Core Register00000Cjcontrol the load resistor of the internal regulator of \xe2\x80\xa6CdThe local RELOAD signal is used to reload registers.CjThe master RELOAD signal (from submodule 0) is used to \xe2\x80\xa6AeROMC Control Register0AeRx FIFO auto sync offAcRxFIFO auto sync onClSPDIF receive C channel register, contains first 24 bits \xe2\x80\xa6CnSPDIF receive C channel register, contains next 24 bits of \xe2\x80\xa6AmRxFIFO full interrupt disableAlRxFIFO full interrupt enablen4 Double wordsn8 Double wordso16 Double wordso24 Double wordso32 Double wordso48 Double wordso64 Double wordso96 Double wordsBgReceive FIFO/Buffer depth = 1 dataword.BhReceive FIFO/Buffer depth = 4 datawords.BhReceive FIFO/Buffer depth = 8 datawords.BiReceive FIFO/Buffer depth = 16 datawords.BiReceive FIFO/Buffer depth = 32 datawords.BiReceive FIFO/Buffer depth = 64 datawords.BjReceive FIFO/Buffer depth = 128 datawords.BjReceive FIFO/Buffer depth = 256 datawords.A`Normal operationBdReset register to 1 sample remainingBcSelector for sai1 clock multiplexerBcSelector for sai2 clock multiplexerBcSelector for sai3 clock multiplexerClAll external devices are same devices (both in types and \xe2\x80\xa6CkThis bit is used to force SCLK output free-running. For \xe2\x80\xa6CkSecurity error response enable for all security gaskets \xe2\x80\xa6AhSEMC clock source selectCeSequence execution timeout interrupt enable.Refer \xe2\x80\xa6BmThe delay target for slave delay line is: \xe2\x80\xa60CmSSM Soft Fail to Non-Secure State Transition Disable When \xe2\x80\xa6jNon-SecuregTrustedfSecureBmSecure to Trusted State transition is enabledBnSecure to Trusted State transition is disabledoStart as active00000000000CmSTATFIFO Full Interrupt Enable. This bit enables the STAT \xe2\x80\xa6AeSTATFIFO is not full.AaSTATFIFO is full.AcSTATFIFO Full LevelCgCCM will wait (1*pmic_delay_scaler)+1 ckil clock cyclesCgCCM will wait (3*pmic_delay_scaler)+1 ckil clock cyclesCgCCM will wait (7*pmic_delay_scaler)+1 ckil clock cyclesChCCM will wait (15*pmic_delay_scaler)+1 ckil clock cycleslSW_GP2_RLOCKlTAP_SEL_POSTCjTCD Last Destination Address Adjustment/Scatter Gather \xe2\x80\xa60AiTCM Read Wait Mode EnableAjTCM Write Wait Mode Enablekdivide by 1kdivide by 2kdivide by 3kdivide by 4BbWhen TRIG0 done enable DMA requestBbWhen TRIG1 done enable DMA requestBbWhen TRIG2 done enable DMA requestBbWhen TRIG3 done enable DMA requestBbWhen TRIG4 done enable DMA requestBbWhen TRIG5 done enable DMA requestBbWhen TRIG6 done enable DMA requestBbWhen TRIG7 done enable DMA requestAeTx FIFO auto sync offAdTx FIFO auto sync onAedivider factor is 128Ahno description availableBhTransmit FIFO/Buffer depth = 1 dataword.BiTransmit FIFO/Buffer depth = 4 datawords.BiTransmit FIFO/Buffer depth = 8 datawords.BjTransmit FIFO/Buffer depth = 16 datawords.BjTransmit FIFO/Buffer depth = 32 datawords.BjTransmit FIFO/Buffer depth = 64 datawords.BkTransmit FIFO/Buffer depth = 128 datawords.BjTransmit FIFO/Buffer depth = 256 datawordsCnRead only view of the signals that indicates LCD TXFIFO is \xe2\x80\xa6AcTX FIFO Fill Tuning0BgSelector for the UART clock multiplexorAaUSB Exposure modeBoIndicating whether OTG1 UTMI PHY clock is validAcValid Signal EnableBaline cycle within one vscan state00000000000CnTotal number of units between two positive or two negative \xe2\x80\xa6AnWDOG1 Timeout behaves normallyAgWDOG1 Timeout is maskedAnWDOG2 Timeout behaves normallyAgWDOG2 Timeout is maskedCeReset is not a result of the watchdog time-out event.CaReset is a result of the watchdog time-out event.AmWake-up on DPDM change enablegDisablefEnable10BbOTG1 wake-up on VBUS change enableAhXNUR Wire Pull Up SwitchAhXPUL Wire Pull Up SwitchClThis field powers down the 24M crystal oscillator if set \xe2\x80\xa600000000000AhYNLR Wire Pull Up SwitchAhYPLL Wire Pull Up SwitchAiDummy Zero Packing EnableAjZMK ECC check is disabled.AiZMK ECC check is enabled.CmZeroizable Master Key Error Correcting Code Check Failure \xe2\x80\xa6CmZeroizable Master Key Syndrome The ZMK syndrome indicates \xe2\x80\xa6AcADMA System Address0CjAHB Bus timeout interrupt.Refer Interrupts chapter for \xe2\x80\xa6CmIndicates the Error Code when AHB command Error detected. \xe2\x80\xa6AlBusy indicator for ahb_podf.CeuSDHC block cacheable attribute value of AXI read \xe2\x80\xa6AlBusy indicator for arm_podf.AdNext Asynch. Address0AfOverlay Color Key High0BaLSB of Post-divider for Audio PLL0000000BaMSB of Post-divider for Audio PLL0000000CfuSDHC block cacheable attribute value of AXI write \xe2\x80\xa6BeThe AWRWAIT unit is 2 ahb clock cycleBeThe AWRWAIT unit is 8 ahb clock cycleBfThe AWRWAIT unit is 32 ahb clock cycleBgThe AWRWAIT unit is 128 ahb clock cycleBgThe AWRWAIT unit is 512 ahb clock cycleBhThe AWRWAIT unit is 2048 ahb clock cycleBhThe AWRWAIT unit is 8192 ahb clock cycleBiThe AWRWAIT unit is 32768 ahb clock cycleBcThis bit shows the status of axbs_lAhno description available0B`Bus Master Error Status Register0AcNo such occurrence.BmFlexCAN module has completed Bus Off process.B`Bus Off Done interrupt disabled.AoBus Off Done interrupt enabled.AcCAMP2 is not ready.oCAMP2 is ready.AfCAN1 stop acknowledge.AbCAN1 stop request.AfCAN2 stop acknowledge.AbCAN2 stop request.Caderive clock from pll3_sw_clk divided clock (60M)Aoderive clock from osc_clk (24M)Caderive clock from pll3_sw_clk divided clock (80M)AeDisable FlexCAN clockCgState of charger detection. This bit is a read only \xe2\x80\xa60AfCipher selection fieldCjThis field specifies the delay between powering up the \xe2\x80\xa600000000000CkFlag indicates that the count_1m count wasn\xe2\x80\x99t reached \xe2\x80\xa6000BgCCM_CLKO1 output drives CCM_CLKO1 clockBgCCM_CLKO1 output drives CCM_CLKO2 clockAdCLOSED ConfigurationCmThe sampling clock phase selection will be reset to phase \xe2\x80\xa6AmDTCM total size configurationAmITCM total size configurationgDisablefEnableCeThis bit is to support Flash Octal mode access by \xe2\x80\xa6CkWhen this bit is set (MEMCOPY and BLIT modes only), the \xe2\x80\xa6C`Error signalled because an error is reported \xe2\x80\xa6000CiError is signalled because an error was reported when \xe2\x80\xa6000CjError is signalled because an error was reported while \xe2\x80\xa60000000BcSoftware reset for core0 debug onlyAcNo such occurrence.CfA CRC error occurred since last read of this register.CmCheck CRC16 for every read data packet and check CRC bits \xe2\x80\xa6ClIgnore CRC16 check for every read data packet and ignore \xe2\x80\xa6Aoderive clock from osc_clk (24M)Akderive clock from PLL2 PFD2Akderive clock from pll3_120MAkderive clock from PLL3 PFD1BoReset is not a result of the csu_reset_b event.BkReset is a result of the csu_reset_b event.BhThis bit is CS0/CS1 valid select signals000AlSoft reset input, low activeAhno description available000000000000000CnSet the threshold of current detector, if the peak current \xe2\x80\xa6mDATA_END_ADDRCkEnables the LRADC to monitor USB_DP and USB_DM. This is \xe2\x80\xa6000AnDCDC output over current alertAnDCDC output over voltage alertBmSelect [127:0] from snvs/ocotp key as dcp keyBoSelect [255:128] from snvs/ocotp key as dcp keymDDR50 supportAlUTMI Debug Status Register 00AgDetect Interrupt EnableAdDetect Signal EnableBfIndicates that the device is connected000Clexternal high frequency oscillator will be enabled, i.e. \xe2\x80\xa6Cmexternal high frequency oscillator will be disabled, i.e. \xe2\x80\xa6BjETC DONE_2 and DONE_ERR IRQ State Register0BbAuto Error correction is disabled.BaAuto Error correction is enabled.CgEDMA stop acknowledge. This is a status (read-only) bitAbEDMA stop request.CiReflects whether the selected cipher function must be \xe2\x80\xa6ClControl bit to enable the current-limit circuitry in the \xe2\x80\xa600000000000BkControl bit to enable the regulator output.000CkControl bit to enable the regulator output to be set by \xe2\x80\xa60001111AaEndpoint Complete0BbENET1 reference clock mode select.BbENET2 reference clock mode select.AfENET stop acknowledge.AbENET stop request.ChSet bit 5 to 1 to override the control of the USB_DP \xe2\x80\xa6000CfEnables circuit to detect resistance of MiniAB ID pin.000AlPLL outputs for USBPHYn off.000AkPLL outputs for USBPHYn on.000AcNo such occurrence.CkIndicates setting of any Error Bit detected in the Data \xe2\x80\xa6BeERRINT_FAST Error interrupt disabled.BdERRINT_FAST Error interrupt enabled.CiForce Event Command Not Executed By Auto Command 12 ErrorB`Divider for flexspi2 clock root.5CgA Form Error occurred since last read of this register.BkNo hardware nor self test frequency errors.BhSame behavior as bit 0 of this register.0BmThe frequency counter has detected a failure.11BkSelecting Pad: GPIO_AD_B1_15 for Mode: ALT2mGPIO_EDGE_SELCeThis bit indicates that a hashing check operation \xe2\x80\xa6000ChThis bit indicates that a hashing check operation is \xe2\x80\xa600000000000AlHost Controller Capabilities0Bn+15 counts per each 32768 ticks of the counterBn-16 counts per each 32768 ticks of the counterBn-15 counts per each 32768 ticks of the counterBm-2 counts per each 32768 ticks of the counterBm-1 counts per each 32768 ticks of the counterB`Hresponse Error Interrupt StatusAjHigh Resolution Time Stamp0BaSwap bytes within each half-word.0000000BnReceive FIFO Overflow Count Statistic Register0CkFrames Transmitted with Tx FIFO Underrun Statistic Register0AgInterrupt Signal Enable0AgInterrupt Status Enable0BiReset is not a result of ipp_reset_b pin.BeReset is a result of ipp_reset_b pin.CmThis status bit is set to one when the temperature sensor \xe2\x80\xa60000000BlReset is not a result of the mentioned case.0CnEndian swap control for the 16 bytes input and output data \xe2\x80\xa6AcField is not lockedBbField is locked (read access only)CgRatio of integral control parameter to proportional \xe2\x80\xa6CfMagnitude of proportional control parameter in the \xe2\x80\xa6Cd+15 counts per each 32768 ticks of the counter clockCd-16 counts per each 32768 ticks of the counter clockCd-15 counts per each 32768 ticks of the counter clockCc-2 counts per each 32768 ticks of the counter clockCc-1 counts per each 32768 ticks of the counter clockBhSelector for the LPI2C clock multiplexorBdSelector for lpspi clock multiplexerCfThis field selects the clk to be routed to anaclk1/1b.000CmThis field selects the clk to be routed to anaclk1/1b.Not \xe2\x80\xa6000CmThis field selects the clk to be routed to anaclk2/2b.Not \xe2\x80\xa6000CaThis enables the LVDS input buffer for anaclk1/1b0000000CbThis enables the LVDS output buffer for anaclk1/1b0000000CaThis enables the LVDS input buffer for anaclk2/2b000CbThis enables the LVDS output buffer for anaclk2/2b000CmWriting to memory from first completely frame, when using \xe2\x80\xa6BgWriting to memory when CSI_ENABLE is 1.CnWriting to memory from second completely frame, when using \xe2\x80\xa6ChWriting to memory when data comes in, not matter the \xe2\x80\xa6CnMask SCU IDLE for entering low power mode Assertion of all \xe2\x80\xa6AfMask wdog_rst_b sourceBbMessage Buffer 0 WORD_16B Register000BbMessage Buffer 0 WORD_32B Register000BbMessage Buffer 0 WORD_64B Register000BbMessage Buffer 10 WORD_8B Register000BbMessage Buffer 11 WORD_8B Register000BbMessage Buffer 12 WORD_8B Register000BbMessage Buffer 13 WORD_8B Register000BbMessage Buffer 14 WORD_8B Register000BbMessage Buffer 1 WORD_32B Register000BbMessage Buffer 1 WORD_64B Register0000000BbMessage Buffer 2 WORD_64B Register000BbMessage Buffer 63 WORD_8B Register000ClOveride clock enable signal from GPT - clock will not be \xe2\x80\xa6ClOveride clock enable signal from PIT - clock will not be \xe2\x80\xa6AeNAND Extended AddressgDisablefEnableCiThis field shows the OCRAM2 pipeline settings status, \xe2\x80\xa6BbOCRAM TrustZone (TZ) start addressClThe TrustZone feature is disabled. Entire OCRAM space is \xe2\x80\xa6CnThe TrustZone feature is enabled. Access to address in the \xe2\x80\xa6CmThis bit enables the detector that signals when the 24MHz \xe2\x80\xa600000000000CkWhen set, it indicates that the OTP key is shifted from \xe2\x80\xa6000f3.000V000d1.1V000e2.50V000f3.400V000f2.875V000CmPWM_OUT_TRIGx will not set when the counter value matches \xe2\x80\xa6CmPWM_OUT_TRIGx will set when the counter value matches the \xe2\x80\xa6ClWhen input is parallel rgb888/yuv444 24bit, this bit can \xe2\x80\xa6C`Error signalled because an error is reported \xe2\x80\xa6000CiError is signalled because an error was reported when \xe2\x80\xa6000CjError is signalled because an error was reported while \xe2\x80\xa60000000BaAnalog Audio PLL control Register0CgNumerator of Audio PLL Fractional Loop Divider Register01111ClDenominator of 528MHz System PLL Fractional Loop Divider \xe2\x80\xa60BaAnalog Video PLL control Register0CgNumerator of Video PLL Fractional Loop Divider Register01111AaPOR_B pad controlAcPS Background Color0AaPS Color Key High0CkPower Glitch Enable By default the detection of a power \xe2\x80\xa6CnThere is AHB read burst start address alignment limitation \xe2\x80\xa6CfThere is no AHB read burst start address alignment \xe2\x80\xa6CcNot related to CCM. See Power Management Unit (PMU)000Ahno description available000AjNot related to oscillator.000CnIndicates that the host is sending a wake-up after suspend \xe2\x80\xa6mRetuning ModeBdRxFIFO overrun interrupt is disabledBcRxFIFO overrun interrupt is enabledBgRx Broadcast Packets Statistic Register0BgRx Multicast Packets Statistic Register0AlRx Octets Statistic Register0BgTx Broadcast Packets Statistic Register0BgTx Multicast Packets Statistic Register0AlTx Octets Statistic Register0BcReceive Error Counter for fast bitsA`Normal operationBfAlways read zero from Rx data register>CiHigh-Speed Comparator (CMP), Voltage Reference (VREF) \xe2\x80\xa6AkAnalog-to-Digital ConvertergADC_ETCAhAIPSTZ Control RegistersAdAND/OR/INVERT moduleAeBus Encryption EnginegFLEXCANcCANcCCMjCCM_ANALOGcCSImCSU registersdDCDCAlDCP register reference indexcDMACiCluster TCD%s, containing TCD*_SADDR, TCD*_SOFF, TCD*_\xe2\x80\xa6fDMAMUXAbQuadrature DecoderAeEthernet MAC-NET CorecEWMfFLEXIOgFLEXRAMgFlexSPIcGPCdGPIOcGPTfIOMUXCjIOMUXC_GPRkIOMUXC_SNVS2mKPP RegistersAnLCDIF Register Reference IndexeLPI2CeLPSPIfLPUARTeOCOTPcPGCcPITAhno description availablecPMUcPWMCgCluster SM%s, containing SM?CNT, SM?INIT, SM?CTRL2, \xe2\x80\xa6BaPXP v2.0 Register Reference IndexdROMCdWDOGcI2SdSEMCdSNVSeSPDIFcSRCAcTemperature MonitorjQuad TimerdTRNGAgTouch Screen ControllercUSBjUSB Analog1AoUSBPHY Register Reference IndexeuSDHC=oCrossbar Switch0jXTALOSC24Mms0 alpha modems0 color modems1 alpha modems1 color modeChDivider for sai1 clock podf. The input clock to this \xe2\x80\xa6AlDivider for sai1 clock pred.Bbsai1.MCLK signal direction controlAeSAI1 stop acknowledgeAbSAI1 stop request.ChDivider for sai2 clock podf. The input clock to this \xe2\x80\xa6CnDivider for sai2 clock pred.Divider should be updated when \xe2\x80\xa6Bbsai2.MCLK signal direction controlAeSAI2 stop acknowledgeAbSAI2 stop request.ChDivider for sai3 clock podf. The input clock to this \xe2\x80\xa6AlDivider for sai3 clock pred.Bbsai3.MCLK signal direction controlAeSAI3 stop acknowledgeAbSAI3 stop request.CjB_SCLK pad is used as port B SCLK clock output. Port B \xe2\x80\xa6CkB_SCLK pad is used as port A SCLK inverted clock output \xe2\x80\xa6CkSCK is stopped during command sequence because Async RX \xe2\x80\xa6CkSCK is stopped during command sequence because Async TX \xe2\x80\xa6mSDR50 supportAeSEMC stop acknowledgeAbSEMC stop request.BfSTATFIFO overrun interrupt is disabledBeSTATFIFO overrun interrupt is enabledBbFixed clock is used to sample dataBhFixed clock is used to sample data / cmdBbTuned clock is used to sample dataBhTuned clock is used to sample data / cmdBoThe instance number for a peripheral singleton.ClRunning count of the squelch reset instead of normal end \xe2\x80\xa6CcSRTC stays valid in the case of security violation.CfSRTC is invalidated in the case of security violation.mStart MeasureAcStay at idle statusChStart sense detection and (if auto_measure set to 1) \xe2\x80\xa6mState MachinemSTD_TUNING_ENAcNo such occurrence.CkA Stuffing Error occurred since last read of this register.Aedivider factor is 512Ab63 - TEMP_LOW_HIGH0CmThis bit is used to test the channel semaphore transition \xe2\x80\xa6BdSelector for Trace clock multiplexerAjETC_TRIG0 Counter Register0AjETC_TRIG1 Counter Register0AjETC_TRIG2 Counter Register0AjETC_TRIG3 Counter Register0AjETC_TRIG4 Counter Register0AjETC_TRIG5 Counter Register0AjETC_TRIG6 Counter Register0AjETC_TRIG7 Counter Register0CfExternal trigger priority, 7 is highest, 0 is lowest .0000000AeTRNG stop acknowledgeAbTRNG stop request.mTUNING_CMD_ENmTUNING_WINDOWBdTransmit Error Counter for fast bitsBaSend out digital zero on SPDIF TxAcTx Normal operationAkReset to 1 sample remainingCiSpdif transfer clock enable. When data is going to be \xe2\x80\xa6AlDivider for uart clock podf.CnThis bit is set to indicate that an interrupt is requested \xe2\x80\xa6000CiNormal operation. MASK* bits within the corresponding \xe2\x80\xa6ClImmediate operation. MASK* bits within the corresponding \xe2\x80\xa6AjUSB Loopback Test Register0AaUSB Misc Register0000011000000AiUSB OTG1 Control Register0AgUtilize VBUS OTG1 power000AgUtilize VBUS OTG2 power000kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 876543210C`Used by the PHY to indicate a powered-down state000CfReset is not a result of the watchdog3 time-out event.CbReset is a result of the watchdog3 time-out event.AiWiper Wire Pull Up SwitchAc116 - XBAR1_IRQ_0_10Ac117 - XBAR1_IRQ_2_30CjZeroizable Master Key Error Correcting Code Value This \xe2\x80\xa6nADC Coco ClearAdADC Conversion ValueAdDisable Auto MeasurelAuto MeasureAcDisable auto tuningAbEnable auto tuningCnIndicates PXP encountered an AXI read error and processing \xe2\x80\xa6000AcNo such occurrence.CkAt least one bit sent as dominant is received as recessive.1CkAt least one bit sent as recessive is received as dominant.nBLOCK_DTCP_KEYnBLOCK_ROM_PARTCnThis field configures the button press time out values for \xe2\x80\xa6ClDisabled. For all AHB write access (no matter bufferable \xe2\x80\xa6CjEnabled. For AHB bufferable write access, FlexSPI will \xe2\x80\xa6B`Burst length is enabled for INCRAlDetermines the bypass source000AmDetermines the bypass source.00000000000000000000000CnBypass low power mode handshake. This bit should always be \xe2\x80\xa60AgCANFD stop acknowledge.AcCANFD stop request.AlCapture function is disabled000ChLoad capture register on rising edge (when IPS=0) or \xe2\x80\xa6000CiLoad capture register on falling edge (when IPS=0) or \xe2\x80\xa6000BlLoad capture register on both edges of input000CmIndicates that the interrupt for channel 0 must be merged \xe2\x80\xa6000ChWhen the cipher block is enabled, this bit indicates \xe2\x80\xa6CkAHB RX/TX Buffer will not be cleaned automatically when \xe2\x80\xa6CgAHB RX/TX Buffer will be cleaned automatically when \xe2\x80\xa6CeOn chip oscillator will not be powered down, i.e. \xe2\x80\xa6CnOn chip oscillator will be powered down, i.e. cosc_pwrdown \xe2\x80\xa6A`CS interval unitCgUse this bit to determine the direction of shift of \xe2\x80\xa6000CkDo not assert debug resets after power gating event of corenDCDC status OKCfReflects whether the channel\xe2\x80\x99s semaphore must be \xe2\x80\xa6CnThis bit is used to select the output method When input is \xe2\x80\xa6AgUSB OTG discharge VBUS.0000000nDLL_CTRL_RESETAmDMA Request Enable for RxFIFOAoDMA Request Enable for STATFIFOCiThis bitfield selects the amount of time by which the \xe2\x80\xa6AkDo not drop measure for nowCeDrop the measure and controller return to idle statusCgSetting a bit in this field enables the DMA channel \xe2\x80\xa6000ClReflects whether the selected hashing function should be \xe2\x80\xa6CmSetting this bit to 1 will make the hardware generate the \xe2\x80\xa6000CnEnables the feature to wakeup USB if DP/DM is toggled when \xe2\x80\xa6000AeEndpoint Setup Status0AeSetup Endpoint StatusAgENET2 stop acknowledge.AcENET2 stop request.CnEnables interrupt for the detection of connectivity to the \xe2\x80\xa6000CeSet bit to allow squelch to reset high-speed receive.000CmEnables the feature to wakeup USB if VBUS is toggled when \xe2\x80\xa6000nExecute TuningCdIn interlace mode, fileld 0 means interrupt enabled.kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8CkCLK active or inactive is fully controlled by the hardware.AaForce CLK active.CnHigh Assurance Counter Initial Value This register is used \xe2\x80\xa6CkWhen this bit is 0, the first field (VSYNC period) will \xe2\x80\xa6000BaDisable hresponse error interruptB`Enable hresponse error interruptAnIdle Software Interrupt EnableAkIdle Software Signal EnableA`DTCM is disabledoDTCM is enabledA`ITCM is disabledoITCM is enabledClReflects whether the DCP engine byteswaps the input data \xe2\x80\xa6ClReflects whether the DCP engine wordswaps the input data \xe2\x80\xa6AaNot in intermediajIntermediaiNo error.CkIP command with JMP_ON_CS instruction used in the sequence.CdThere is unknown instruction opcode in the sequence.CjInstruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence.CjInstruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence.CmFlash access start address exceed the whole flash address \xe2\x80\xa6AeAES key region selectAfLock bit for key_validCmTwo\xe2\x80\x99s complement feed forward step in duty cycle in the \xe2\x80\xa6CkDivider for lpi2c clock podf. Divider should be updated \xe2\x80\xa6CnMask WFI of core0 for entering low power mode Assertion of \xe2\x80\xa6BjMask L2CC IDLE for entering low power modeCndon\xe2\x80\x99t mask interrupt due to lrf of PLLs - interrupt will \xe2\x80\xa6Bamask interrupt due to lrf of PLLsAgMask wdog3_rst_b sourceCkMaster Key Select These bits select the SNVS Master Key \xe2\x80\xa6BbMessage Buffer 0 WORD_64B Register000BcMessage Buffer 10 WORD_16B Register000BcMessage Buffer 10 WORD_32B Register0000000BcMessage Buffer 10 WORD_64B Register00000000000BcMessage Buffer 11 WORD_16B Register000BcMessage Buffer 11 WORD_32B Register0000000BcMessage Buffer 11 WORD_64B Register0000000BcMessage Buffer 12 WORD_16B Register000BcMessage Buffer 12 WORD_32B Register0000000BcMessage Buffer 12 WORD_64B Register00000000000BcMessage Buffer 13 WORD_16B Register000BcMessage Buffer 13 WORD_32B Register0000000BcMessage Buffer 13 WORD_64B Register0000000BcMessage Buffer 14 WORD_16B Register000BcMessage Buffer 14 WORD_32B Register0000000BcMessage Buffer 15 WORD_16B Register000BcMessage Buffer 15 WORD_32B Register0000000BcMessage Buffer 16 WORD_16B Register000BcMessage Buffer 16 WORD_32B Register0000000BcMessage Buffer 17 WORD_32B Register0000000BbMessage Buffer 1 WORD_64B Register0000000mMeasure Value0AhMeasure Interrupt EnableAeMeasure Signal EnablejNo RequestAkRequest power down sequence1AiRequest power up sequenceBeOveride clock enable signal from TRNGBedon\xe2\x80\x99t override module enable signalAmoverride module enable signalCkUsed to control the PWM oversampling rate compared with \xe2\x80\xa6CeNumber available in the NVIC for configuring priorityBcOCRAM2 TrustZone (TZ) start addressCmThe TrustZone feature is disabled. Entire OCRAM2 space is \xe2\x80\xa6CnThe TrustZone feature is enabled. Access to address in the \xe2\x80\xa6CjOTG ID change interrupt. Indicates the value of ID pin \xe2\x80\xa6000CnOne Time Programmable Master Key Syndrome In the case of a \xe2\x80\xa6AmEnables overcurrent detectionAnDisables overcurrent detectionCnHigh active (high on this signal represents an overcurrent \xe2\x80\xa6ClLow active (low on this signal represents an overcurrent \xe2\x80\xa6Abdebug for part dllBiSelector for the perclk clock multiplexorBbSelector for peripheral main clockAgPigeon mode data enable000BdPIT stop acknowledge is not assertedB`PIT stop acknowledge is assertedA`stop request offostop request onCmPLL3 is being used by peripherals and is enabled when SoC \xe2\x80\xa6000CmPLL3 can be disabled when the SoC is not in any low power \xe2\x80\xa6000kDivide by 1kDivide by 2nDivide by 4096ClIndicates whether the crypto (cipher/hash) functions are \xe2\x80\xa6000Bbpower down output range comparatorChIndicates which channels are ready to proceed with a \xe2\x80\xa6000BaOTP Controller Read Data Register0CfThis field indicates the recovery time for the channel000000000000000CkThis field defines the brown out voltage offset for the \xe2\x80\xa60000000CjReg0 brownout status bit.Not related to CCM. See Power \xe2\x80\xa6000AiReg0 brownout status bit.000CjEnables the brownout detection.Not related to CCM. See \xe2\x80\xa6000AoEnables the brownout detection.000CmNumber of clock periods (24MHz clock).Not related to CCM. \xe2\x80\xa6000BfNumber of clock periods (24MHz clock).00066666666CkReg1 brownout status bit. Not related to CCM. See Power \xe2\x80\xa6000AiReg1 brownout status bit.000555544443333222288888888CjReg2 brownout status bit.Not related to CCM. See Power \xe2\x80\xa6000AiReg2 brownout status bit.0007777666655554444nRELOAD_SHADOWS000BbRx Packet Count Statistic Register0AkReserved Statistic RegisterBbTx Packet Count Statistic Register0Ahno description availableBoValue Of The Receive FIFO Almost Full ThresholdnRx_Err_CounterAkderive clock from PLL3 PFD2Agderive from pll3_sw_clkAfderive clock from PLL4AhSAI1 MCLK1 source selectAhSAI1 MCLK2 source selectAhSAI1 MCLK3 source select5Afderive clock from PLL54AhSAI2 MCLK3 source select765AhSAI3 MCLK3 source selectAgIn Individual mode, \xe2\x80\xa6CkFLSHA1CR0/FLSHA1CR1/FLSHA1CR2 register settings will be \xe2\x80\xa6hDisable.gEnable.nSDR104 supportmOKEY responseAbSLVError (default)CaPeriph_clk output will be used as SEMC clock rootCfSEMC alternative clock will be used as SEMC clock rootAmBusy indicator for semc_podf.CjThe data to be transmitted is shifted left or right by \xe2\x80\xa6000BeSelector for spdif0 clock multiplexerCcSoft Fail to Non-Secure State transition is enabledCdSoft Fail to Non-Secure State transition is disabledAoSTATFIFO full interrupt disableAnSTATFIFO full interrupt enablen4 Double wordsn8 Double wordso12 Double wordso16 Double wordso24 Double wordso32 Double wordso48 Double wordso64 Double wordsClTCM read fast mode: Read RAM accesses are expected to be \xe2\x80\xa6ClTCM read wait mode: Read RAM accesses are expected to be \xe2\x80\xa6CnTCM write fast mode: Write RAM accesses are expected to be \xe2\x80\xa6CnTCM write wait mode: Write RAM accesses are expected to be \xe2\x80\xa6AmTempsensor Control Register 000000AmTempsensor Control Register 100000AmTempsensor Control Register 200000CgLCDIF Horizontal and Vertical Valid Data Count Register0nTUNING_1bit_ENnTUNING_8bit_ENnTUNING_COUNTERAmXTALOSC input (XTALOSC clock)Bmtx_clk input (from SPDIF0_CLK_ROOT. See CCM.)Actx_clk1 (from SAI1)B`tx_clk2 SPDIF_EXT_CLK, from padsActx_clk3 (from SAI2)Baipg_clk input (frequency divided)Actx_clk4 (from SAI3)C`Value Of The Transmit FIFO Almost Full ThresholdnTx_Err_CounterAjderive clock from pll3_80mAiderive clock from osc_clkAjExposure mode is disabled.AiExposure mode is enabled.BeSelector for usdhc1 clock multiplexerBeSelector for usdhc2 clock multiplexergInvalideValidAmSetting this bit can enable 10000000AdDisable valid signalAcEnable valid signalBoPredivider for the source clock of the PLL\xe2\x80\x99s.000CgPredivider for the source clock of the PLL\xe2\x80\x99s. Not \xe2\x80\xa6000CnThis bit is set to indicate that an interrupt is requested \xe2\x80\xa6000ChDPDM changes wake-up to be disabled only when VBUS is 0.Ck(Default) DPDM changes wake-up to be enabled, it is for \xe2\x80\xa6gDisablefEnableAjXNUR Wire Pull Down SwitchA`Close the switchAbOpen up the switchAjXPUL Wire Pull Down Switch21Ck1\xe2\x80\x99b1: Disable xtalok detection circuit 1\xe2\x80\x99b0: Enable \xe2\x80\xa6AjYNLR Wire Pull Down Switch43AjYPLL Wire Pull Down Switch5oOpen the switchAeZero packing disabledAdZero packing enabledBaZMK ECC Failure was not detected.AmZMK ECC Failure was detected.BdArgument2 register enable for ACMD23AdLock bit for ac_protAjADMA Error Status Register0CjAHB Bus timeout interrupt.Refer Interrupts chapter for \xe2\x80\xa6iNo error.ClAHB Write command with JMP_ON_CS instruction used in the \xe2\x80\xa6CdThere is unknown instruction opcode in the sequence.CjInstruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence.CjInstruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence.Ckdivider is not busy and its value represents the actual \xe2\x80\xa6Ckdivider is busy with handshake process with module. The \xe2\x80\xa6CmCCM interrupt request 1 generated due to frequency change \xe2\x80\xa6ClAllow the logic to automatically gate the clock when the \xe2\x80\xa600000000000CaCacheable attribute is off for read transactions.C`Cacheable attribute is on for read transactions.543Chmask interrupt generation due to frequency change of \xe2\x80\xa6Aedivide by 1 (Default)0000000kdivide by 200000001111111100000000CbCacheable attribute is off for write transactions.CaCacheable attribute is on for write transactions.Adaxbs_l is not haltedAjaxbs_l is in halted statusAfRequest to halt axbs_lCdIndicates PXP encountered an AXI write error and \xe2\x80\xa6000AgLock bit for bee_enableBiBig Endian swap (swap bytes 0,3 and 1,2).0000000CkThis bit is set to enable bus master error interrupt in \xe2\x80\xa6000BeCAN1 stop acknowledge is not assertedBaCAN1 stop acknowledge is assertedA`stop request offostop request onBeCAN2 stop acknowledge is not assertedBaCAN2 stop acknowledge is asserted32AlDCP channel control register00000ClA charger (either a dedicated charger or a host charger) \xe2\x80\xa60e0.5ms00000000000e1.0ms00000000000e2.0ms00000000000e3.0ms00000000000e4.0ms00000000000e5.0ms00000000000e6.0ms00000000000e7.0ms00000000000n0 KB (No DTCM)d4 KBd8 KBe16 KBe32 KBe64 KBf128 KBf256 KBn0 KB (No ITCM)7654321hDisable.gEnable.AfConflict check enable.Aodo not assert core0 debug resetAhassert core0 debug resetoDATA_START_ADDRAkDCDC_IN low voltage detect.AhDisable detect interruptAgEnable detect interruptAeDisable detect signalAdEnable detect signalBdWrite to 1 to disable the decryptionCfDisplay logic power gate control. Used as software \xe2\x80\xa6000oDLL_CTRL_ENABLEoDLL_STS_REF_SELoDLL_STS_SLV_SELCiWhen DMA field 0 is complete, this bit will be set to \xe2\x80\xa60BaReflash DMA Controller for RxFIFOBcReflash DMA Controller for STATFIFOBbDTCM Access Error Interrupt EnableAhDTCM Access Error StatusBeEDMA stop acknowledge is not assertedCiEDMA stop acknowledge is asserted (EDMA is in STOP mode).A`stop request offostop request onCmIndicates that colorkey functionality is enabled for this \xe2\x80\xa6ChControl bit to enable the pull-down circuitry in the \xe2\x80\xa60000000CnENET1 TX reference clock driven by ref_enetpll. This clock \xe2\x80\xa6ClGets ENET1 TX reference clock from the ENET1_TX_CLK pin. \xe2\x80\xa6CnENET2 TX reference clock driven by ref_enetpll. This clock \xe2\x80\xa6ClGets ENET2 TX reference clock from the ENET2_TX_CLK pin. \xe2\x80\xa6Ae115 - ENET_1588_TIMER0CdEnable the PLL providing ENET 25 MHz reference clock000BfENET1 stop acknowledge is not assertedBbENET1 stop acknowledge is asserted;:CnEnables interrupt for detection of disconnection to Device \xe2\x80\xa6000CgThis bit indicates that a page fault occurred while \xe2\x80\xa6000000000000000BfSelector for flexio1 clock multiplexerBfSelector for flexio2 clock multiplexerkdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8BfSelector for flexspi clock multiplexerBhSelecting Pad: GPIO_B0_00 for Mode: ALT3BhSelecting Pad: GPIO_B0_01 for Mode: ALT3BhSelecting Pad: GPIO_B0_01 for Mode: ALT8BhSelecting Pad: GPIO_B0_02 for Mode: ALT3BhSelecting Pad: GPIO_B0_03 for Mode: ALT1BhSelecting Pad: GPIO_B0_03 for Mode: ALT2BhSelecting Pad: GPIO_B0_03 for Mode: ALT3BhSelecting Pad: GPIO_B0_03 for Mode: ALT8BhSelecting Pad: GPIO_B0_04 for Mode: ALT1BhSelecting Pad: GPIO_B0_04 for Mode: ALT2BhSelecting Pad: GPIO_B0_05 for Mode: ALT1BhSelecting Pad: GPIO_B0_05 for Mode: ALT2BhSelecting Pad: GPIO_B0_06 for Mode: ALT1BhSelecting Pad: GPIO_B0_06 for Mode: ALT2BhSelecting Pad: GPIO_B0_07 for Mode: ALT1BhSelecting Pad: GPIO_B0_07 for Mode: ALT2BhSelecting Pad: GPIO_B0_08 for Mode: ALT1BhSelecting Pad: GPIO_B0_08 for Mode: ALT2BhSelecting Pad: GPIO_B0_08 for Mode: ALT3BhSelecting Pad: GPIO_B0_09 for Mode: ALT2BhSelecting Pad: GPIO_B0_09 for Mode: ALT3BhSelecting Pad: GPIO_B0_10 for Mode: ALT2BhSelecting Pad: GPIO_B0_10 for Mode: ALT3BhSelecting Pad: GPIO_B0_11 for Mode: ALT2BhSelecting Pad: GPIO_B0_11 for Mode: ALT3BhSelecting Pad: GPIO_B0_12 for Mode: ALT3BhSelecting Pad: GPIO_B0_13 for Mode: ALT3BhSelecting Pad: GPIO_B0_14 for Mode: ALT3BhSelecting Pad: GPIO_B0_15 for Mode: ALT3BhSelecting Pad: GPIO_B0_15 for Mode: ALT8BhSelecting Pad: GPIO_B0_15 for Mode: ALT9BgSelecting Pad:GPIO_B1_00 for Mode: ALT1BhSelecting Pad: GPIO_B1_00 for Mode: ALT2BhSelecting Pad: GPIO_B1_00 for Mode: ALT3BhSelecting Pad: GPIO_B1_00 for Mode: ALT6BhSelecting Pad: GPIO_B1_00 for Mode: ALT8BhSelecting Pad: GPIO_B1_01 for Mode: ALT1BhSelecting Pad: GPIO_B1_01 for Mode: ALT2BhSelecting Pad: GPIO_B1_01 for Mode: ALT6BhSelecting Pad: GPIO_B1_01 for Mode: ALT8BhSelecting Pad: GPIO_B1_02 for Mode: ALT1BhSelecting Pad: GPIO_B1_02 for Mode: ALT3BhSelecting Pad: GPIO_B1_02 for Mode: ALT6BhSelecting Pad: GPIO_B1_02 for Mode: ALT8BhSelecting Pad: GPIO_B1_03 for Mode: ALT1BhSelecting Pad: GPIO_B1_03 for Mode: ALT3BhSelecting Pad: GPIO_B1_03 for Mode: ALT6BhSelecting Pad: GPIO_B1_03 for Mode: ALT8BgSelecting Pad:GPIO_B1_04 for Mode: ALT1BhSelecting Pad: GPIO_B1_04 for Mode: ALT3BhSelecting Pad: GPIO_B1_04 for Mode: ALT8BhSelecting Pad: GPIO_B1_05 for Mode: ALT1BhSelecting Pad: GPIO_B1_05 for Mode: ALT3BhSelecting Pad: GPIO_B1_05 for Mode: ALT8BhSelecting Pad: GPIO_B1_06 for Mode: ALT1BhSelecting Pad: GPIO_B1_06 for Mode: ALT3BhSelecting Pad: GPIO_B1_06 for Mode: ALT8BhSelecting Pad: GPIO_B1_07 for Mode: ALT1BhSelecting Pad: GPIO_B1_09 for Mode: ALT1BhSelecting Pad: GPIO_B1_09 for Mode: ALT6BhSelecting Pad: GPIO_B1_10 for Mode: ALT1BhSelecting Pad: GPIO_B1_10 for Mode: ALT3BhSelecting Pad: GPIO_B1_10 for Mode: ALT6BhSelecting Pad: GPIO_B1_11 for Mode: ALT3BhSelecting Pad: GPIO_B1_12 for Mode: ALT1BhSelecting Pad: GPIO_B1_12 for Mode: ALT2BhSelecting Pad: GPIO_B1_12 for Mode: ALT3BhSelecting Pad: GPIO_B1_12 for Mode: ALT6BhSelecting Pad: GPIO_B1_13 for Mode: ALT1BhSelecting Pad: GPIO_B1_13 for Mode: ALT2BhSelecting Pad: GPIO_B1_13 for Mode: ALT6BhSelecting Pad: GPIO_B1_13 for Mode: ALT8BhSelecting Pad: GPIO_B1_14 for Mode: ALT1BhSelecting Pad: GPIO_B1_14 for Mode: ALT2BhSelecting Pad: GPIO_B1_14 for Mode: ALT3BhSelecting Pad: GPIO_B1_15 for Mode: ALT0BhSelecting Pad: GPIO_B1_15 for Mode: ALT1BhSelecting Pad: GPIO_B1_15 for Mode: ALT3BjGPT2 input capture channel 1 source selectBjGPT2 input capture channel 2 source selectCgOne-hot field indicating which hashing features are \xe2\x80\xa6AcNo hresponse error.AlHresponse error is detected.BeFrames Received OK Statistic Register0BhFrames Transmitted OK Statistic Register0CiControl for the Deep Sleep signal to the ARM Platform \xe2\x80\xa6fIOMUXCAkSequence execution timeout.AgFlash boundary crossed.BbITCM Access Error Interrupt EnableAhITCM Access Error StatusCkThe input and output data of the AES core is swapped as \xe2\x80\xa6CeThe input and output data of AES core is not swapped.AnXTAL OSC (LP) Control Register00000CkThis bit field contains the temperature count that will \xe2\x80\xa6000AdLPI2C1 ipg_doze modeAgLPI2C1 stop acknowledgeAcLPI2C1 stop requestAdLPI2C2 ipg_doze modeAgLPI2C2 stop acknowledgeAcLPI2C2 stop requestAdLPI2C3 ipg_doze modeAgLPI2C3 stop acknowledgeAcLPI2C3 stop requestAdLPI2C4 ipg_doze modeAgLPI2C4 stop acknowledgeAcLPI2C4 stop requestAjderive clock from pll3_60mAiderive clock from osc_clkAdLPSPI1 ipg_doze modeAgLPSPI1 stop acknowledgeAcLPSPI1 stop requestAdLPSPI2 ipg_doze modeAgLPSPI2 stop acknowledgeAcLPSPI2 stop requestAdLPSPI3 ipg_doze modeAgLPSPI3 stop acknowledgeAcLPSPI3 stop requestAdLPSPI4 ipg_doze modeAgLPSPI4 stop acknowledgeAcLPSPI4 stop requestAoderive clock from PLL3 PFD1 clkAkderive clock from PLL3 PFD0Afderive clock from PLL2Akderive clock from PLL2 PFD2Ckset the current bias of low power comparator 0x0: 50 nA \xe2\x80\xa6Cjmask interrupt generation due to on board oscillator readyAfSCU IDLE is not maskedAbSCU IDLE is maskedAdwdog_rst_b is maskedBcMessage Buffer 10 WORD_64B Register000BcMessage Buffer 11 WORD_64B Register0000000BcMessage Buffer 12 WORD_64B Register000BcMessage Buffer 13 WORD_64B Register0000000Bedon\xe2\x80\x99t override module enable signalAmoverride module enable signal10CfError signalled because the next pointer is 0x00000000000CjError is signalled because the next pointer is 0x00000000.00000000000AmNext command interrupt enable000BaXTAL OSC Configuration 0 Register00000BaXTAL OSC Configuration 1 Register00000BaXTAL OSC Configuration 2 Register00000CmReflects whether the DCP engine byteswaps the output data \xe2\x80\xa6CmReflects whether the DCP engine wordswaps the output data \xe2\x80\xa6CjThis bit is set to enable an overflow interrupt in the \xe2\x80\xa6000BnSelector for peripheral clk2 clock multiplexerClHolds argument of entry function for core0 for waking-up \xe2\x80\xa6BcLCDIF Pigeon Mode Control0 Register00000BcLCDIF Pigeon Mode Control1 Register00000BcLCDIF Pigeon Mode Control2 Register00000BaPigeon mode dot clock gate enable000CkSelects source to generate pll3_sw_clk. This bit should \xe2\x80\xa6CiDenominator of Audio PLL Fractional Loop Divider Register0CiDenominator of Video PLL Fractional Loop Divider Register0ClThese bits implement a divider after the PLL, but before \xe2\x80\xa60000000lDivide by 16Ahno description available0CkBefore detection, the top screen needs some time before \xe2\x80\xa6BnThe power down signal of the current detector.Bkpower down overcurrent detection comparatorB`The current tuning value in use.000oRD_DONE_NO_8CLKkNominal VBG00000000000iVBG+0.78%00000000000iVBG+1.56%00000000000iVBG+2.34%00000000000iVBG-0.78%00000000000iVBG-1.56%00000000000iVBG-2.34%00000000000iVBG-3.12%00000000000ChSet to 1 will make RESUME_IRQ bit a sticky bit until \xe2\x80\xa6000fMode 1fMode 2fMode 3CiRx Packets Greater Than MAX_FL and Good CRC Statistic \xe2\x80\xa60BmRx 65- to 127-Byte Packets Statistic Register0CjTx Packets GT MAX_FL bytes and Good CRC Statistic Register0BmTx 65- to 127-byte Packets Statistic Register0ClThis field indicates which chip source is being used for \xe2\x80\xa600000000000AcSPDIF Rx FIFO is onCiSPDIF Rx FIFO is off. Does not accept data from interfaceC`Value Of The Receive FIFO Almost Empty ThresholdBlValue Of Receive FIFO Section Full Thresholdos0 global alphaos1 global alphakdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8Aisai1.MCLK is input signalAjsai1.MCLK is output signalBeSAI1 stop acknowledge is not assertedBaSAI1 stop acknowledge is assertedA`stop request offostop request on=<;:9876Aisai2.MCLK is input signalAjsai2.MCLK is output signalBeSAI2 stop acknowledge is not assertedBaSAI2 stop acknowledge is asserted54kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8Aisai3.MCLK is input signalAjsai3.MCLK is output signalBeSAI3 stop acknowledge is not assertedBaSAI3 stop acknowledge is assertedA`stop request offostop request onBaTRIGGER sampling interval counter0000000CnSecurity Configuration This field reflects the settings of \xe2\x80\xa6BeSEMC stop acknowledge is not assertedBaSEMC stop acknowledge is asserted54Ad46 - SNVS_HP_WRAPPER0Ad48 - SNVS_LP_WRAPPER0ClDivider for spdif0 clock podf. Divider should be updated \xe2\x80\xa6ClDivider for spdif0 clock pred. Divider should be updated \xe2\x80\xa6oSRK_REVOKE_LOCKAlDo not start measure for nowBfStart measure the X/Y coordinate valuedIdlejPre-chargefDetectiX-measureiY-measure32CkSet this field to 1 if the LCD controller requires that \xe2\x80\xa6AhSystem memory DS controlCbTCD Minor Byte Count (Minor Loop Mapping Disabled)0AlTemper Sensor software resetAfderive clock from PLL2Akderive clock from PLL2 PFD2Akderive clock from PLL2 PFD0Akderive clock from PLL2 PFD1AkETC_TRIG Chain 0/1 Register0AkETC_TRIG Chain 2/3 Register0AkETC_TRIG Chain 4/5 Register0AkETC_TRIG Chain 6/7 Register033221100332211003322110033221100332211003322110033221100BeTRNG stop acknowledge is not assertedBaTRNG stop acknowledge is assertedA`stop request offostop request onC`Auto tuning circuit does not check the CMD line.BhAuto tuning circuit checks the CMD line.AeTwo 8-bit Sensor ModeAhno description availableAgdisable transfer clock.Afenable transfer clock.BmValue of Transmit FIFO Almost Empty ThresholdAkWiper Wire Pull Down SwitchA`Close the switchAbOpen up the switchAaNo ADC COCO clearAbSet ADC COCO clearAkSequence execution timeout.BfCANFD stop acknowledge is not assertedBbCANFD stop acknowledge is assertedA`stop request offostop request onAmCard Interrupt Detection TestCkReflects whether the next packet\xe2\x80\x99s address is located \xe2\x80\xa6AjKeep active until mask off00000000000000000000000f512 KB0CmThis field specifies how to swap the bytes after the data \xe2\x80\xa6000BlThe CS interval unit is 1 serial clock cycleBnThe CS interval unit is 256 serial clock cycleAcAES mode of region0AcAES mode of region1AhLock bit for ctrl_clk_enCgdo not mask core debug resets (debug resets will be \xe2\x80\xa6Clmask core debug resets (debug resets won\xe2\x80\x99t be asserted \xe2\x80\xa6AdDeinterlace disabledAcDeinterlace enabledA`Detect Five WireA`Detect Four WireCnIndicates that the device has been connected on the USB_DP \xe2\x80\xa6A`Disable Time OutCkThis bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.00000000000A`DLL_STS_REF_LOCKA`DLL_STS_SLV_LOCKA`DLY_CELL_SET_OUTA`DLY_CELL_SET_PREAgDisable the dma requestAfEnable the dma request10BbDMA Transfer Done in Frame Buffer1BbDMA Transfer Done in Frame Buffer2AoDMA Transfer Done from StatFIFOAnDMA Transfer Size for STATFIFOAoDTCM Access Error Status EnableCgEnables the feature to auto-enable the POWER bit of \xe2\x80\xa6000BcENET1_TX_CLK data direction controlAf153 - ENET2_1588_TIMER0CdControls the frequency of the ENET2 reference clock.000BfENET2 stop acknowledge is not assertedBbENET2 stop acknowledge is assertedA`stop request offostop request onBcENET2_TX_CLK data direction controlAfEnable OTG_ID_CHG_IRQ.000CkTSC0 TRIG enable register. 1\xe2\x80\x99b1: enable external TSC0 \xe2\x80\xa6CkTSC1 TRIG enable register. 1\xe2\x80\x99b1: enable external TSC1 \xe2\x80\xa6AbInterrupt disabledAaInterrupt enabledCmDivider for flexio1 clock podf. Divider should be updated \xe2\x80\xa6CmDivider for flexio1 clock pred. Divider should be updated \xe2\x80\xa6AeFLEXIO1 ipg_doze modeAhFLEXIO1 stop acknowledgeAeFlexIO1 stop request.CmDivider for flexio2 clock. Divider should be updated when \xe2\x80\xa6AjDivider for flexio2 clock.AeFLEXIO2 ipg_doze modeAhFLEXIO2 stop acknowledgeAeFlexIO2 stop request.AeFLEXIO3 ipg_doze modeBdOn-platform FLEXIO3 stop acknowledgeBaOn-platform flexio3 stop request.AiFlexRAM bank config valueBgSelector for flexspi2 clock multiplexerAhFLEXSPI stop acknowledgeAeFlexSPI stop request.AkMax cycles of frame counter000AgPeriod of frame counter000BiSelecting Pad: GPIO_EMC_00 for Mode: ALT1BiSelecting Pad: GPIO_EMC_00 for Mode: ALT2BiSelecting Pad: GPIO_EMC_00 for Mode: ALT3BiSelecting Pad: GPIO_EMC_01 for Mode: ALT2BiSelecting Pad: GPIO_EMC_01 for Mode: ALT3BiSelecting Pad: GPIO_EMC_02 for Mode: ALT1BiSelecting Pad: GPIO_EMC_02 for Mode: ALT2BiSelecting Pad: GPIO_EMC_02 for Mode: ALT3BiSelecting Pad: GPIO_EMC_03 for Mode: ALT2BiSelecting Pad: GPIO_EMC_03 for Mode: ALT3BiSelecting Pad: GPIO_EMC_04 for Mode: ALT1BiSelecting Pad: GPIO_EMC_04 for Mode: ALT3BiSelecting Pad: GPIO_EMC_05 for Mode: ALT2BiSelecting Pad: GPIO_EMC_05 for Mode: ALT3BiSelecting Pad: GPIO_EMC_06 for Mode: ALT1BiSelecting Pad: GPIO_EMC_06 for Mode: ALT2BiSelecting Pad: GPIO_EMC_06 for Mode: ALT3BiSelecting Pad: GPIO_EMC_07 for Mode: ALT1BiSelecting Pad: GPIO_EMC_07 for Mode: ALT2BiSelecting Pad: GPIO_EMC_07 for Mode: ALT3BiSelecting Pad: GPIO_EMC_08 for Mode: ALT1BiSelecting Pad: GPIO_EMC_08 for Mode: ALT2BiSelecting Pad: GPIO_EMC_08 for Mode: ALT3BiSelecting Pad: GPIO_EMC_09 for Mode: ALT1BiSelecting Pad: GPIO_EMC_09 for Mode: ALT2BiSelecting Pad: GPIO_EMC_10 for Mode: ALT1BiSelecting Pad: GPIO_EMC_10 for Mode: ALT2BiSelecting Pad: GPIO_EMC_10 for Mode: ALT3BiSelecting Pad: GPIO_EMC_11 for Mode: ALT1BiSelecting Pad: GPIO_EMC_11 for Mode: ALT2BiSelecting Pad: GPIO_EMC_12 for Mode: ALT1BiSelecting Pad: GPIO_EMC_12 for Mode: ALT2BiSelecting Pad: GPIO_EMC_12 for Mode: ALT3BiSelecting Pad: GPIO_EMC_12 for Mode: ALT4BiSelecting Pad: GPIO_EMC_12 for Mode: ALT8BiSelecting Pad: GPIO_EMC_13 for Mode: ALT1BiSelecting Pad: GPIO_EMC_13 for Mode: ALT2BiSelecting Pad: GPIO_EMC_13 for Mode: ALT4BiSelecting Pad: GPIO_EMC_13 for Mode: ALT8BiSelecting Pad: GPIO_EMC_14 for Mode: ALT1BiSelecting Pad: GPIO_EMC_14 for Mode: ALT2BiSelecting Pad: GPIO_EMC_14 for Mode: ALT8BiSelecting Pad: GPIO_EMC_15 for Mode: ALT1BiSelecting Pad: GPIO_EMC_15 for Mode: ALT2BiSelecting Pad: GPIO_EMC_15 for Mode: ALT4BiSelecting Pad: GPIO_EMC_15 for Mode: ALT8BiSelecting Pad: GPIO_EMC_16 for Mode: ALT1BiSelecting Pad: GPIO_EMC_16 for Mode: ALT3BiSelecting Pad: GPIO_EMC_16 for Mode: ALT4BiSelecting Pad: GPIO_EMC_16 for Mode: ALT8BiSelecting Pad: GPIO_EMC_17 for Mode: ALT1BiSelecting Pad: GPIO_EMC_17 for Mode: ALT4BiSelecting Pad: GPIO_EMC_18 for Mode: ALT3BiSelecting Pad: GPIO_EMC_18 for Mode: ALT4BiSelecting Pad: GPIO_EMC_19 for Mode: ALT1BiSelecting Pad: GPIO_EMC_19 for Mode: ALT2BiSelecting Pad: GPIO_EMC_19 for Mode: ALT3BiSelecting Pad: GPIO_EMC_19 for Mode: ALT4BiSelecting Pad: GPIO_EMC_20 for Mode: ALT1BiSelecting Pad: GPIO_EMC_20 for Mode: ALT2BiSelecting Pad: GPIO_EMC_20 for Mode: ALT3BiSelecting Pad: GPIO_EMC_20 for Mode: ALT4BiSelecting Pad: GPIO_EMC_21 for Mode: ALT2BiSelecting Pad: GPIO_EMC_21 for Mode: ALT4BiSelecting Pad: GPIO_EMC_22 for Mode: ALT2BiSelecting Pad: GPIO_EMC_22 for Mode: ALT4BiSelecting Pad: GPIO_EMC_23 for Mode: ALT1BiSelecting Pad: GPIO_EMC_23 for Mode: ALT2BiSelecting Pad: GPIO_EMC_23 for Mode: ALT3BiSelecting Pad: GPIO_EMC_23 for Mode: ALT4BiSelecting Pad: GPIO_EMC_23 for Mode: ALT8BiSelecting Pad: GPIO_EMC_24 for Mode: ALT1BiSelecting Pad: GPIO_EMC_24 for Mode: ALT2BiSelecting Pad: GPIO_EMC_24 for Mode: ALT4BiSelecting Pad: GPIO_EMC_25 for Mode: ALT1BiSelecting Pad: GPIO_EMC_25 for Mode: ALT2BiSelecting Pad: GPIO_EMC_25 for Mode: ALT3BiSelecting Pad: GPIO_EMC_25 for Mode: ALT4BiSelecting Pad: GPIO_EMC_25 for Mode: ALT8BiSelecting Pad: GPIO_EMC_26 for Mode: ALT1BiSelecting Pad: GPIO_EMC_26 for Mode: ALT2BiSelecting Pad: GPIO_EMC_26 for Mode: ALT3BiSelecting Pad: GPIO_EMC_26 for Mode: ALT8BiSelecting Pad: GPIO_EMC_27 for Mode: ALT1BiSelecting Pad: GPIO_EMC_27 for Mode: ALT3BiSelecting Pad: GPIO_EMC_27 for Mode: ALT8BiSelecting Pad: GPIO_EMC_28 for Mode: ALT1BiSelecting Pad: GPIO_EMC_28 for Mode: ALT3BiSelecting Pad: GPIO_EMC_28 for Mode: ALT8BiSelecting Pad: GPIO_EMC_29 for Mode: ALT3BiSelecting Pad: GPIO_EMC_29 for Mode: ALT8BiSelecting Pad: GPIO_EMC_30 for Mode: ALT3BhSelecting Pad:GPIO_EMC_31 for Mode: ALT2BiSelecting Pad: GPIO_EMC_32 for Mode: ALT2BiSelecting Pad: GPIO_EMC_32 for Mode: ALT3BiSelecting Pad: GPIO_EMC_33 for Mode: ALT3BiSelecting Pad: GPIO_EMC_33 for Mode: ALT8BiSelecting Pad: GPIO_EMC_33 for Mode: ALT9BiSelecting Pad: GPIO_EMC_34 for Mode: ALT3BiSelecting Pad: GPIO_EMC_34 for Mode: ALT8BiSelecting Pad: GPIO_EMC_35 for Mode: ALT1BiSelecting Pad: GPIO_EMC_35 for Mode: ALT3BiSelecting Pad: GPIO_EMC_35 for Mode: ALT6BiSelecting Pad: GPIO_EMC_35 for Mode: ALT8BiSelecting Pad: GPIO_EMC_36 for Mode: ALT1BhSelecting Pad: GPIO_EMC_36for Mode: ALT6BiSelecting Pad: GPIO_EMC_36 for Mode: ALT8BiSelecting Pad: GPIO_EMC_37 for Mode: ALT1BiSelecting Pad: GPIO_EMC_37 for Mode: ALT3BiSelecting Pad: GPIO_EMC_37 for Mode: ALT6BiSelecting Pad: GPIO_EMC_37 for Mode: ALT8BiSelecting Pad: GPIO_EMC_37 for Mode: ALT9BiSelecting Pad: GPIO_EMC_38 for Mode: ALT1BiSelecting Pad: GPIO_EMC_38 for Mode: ALT2BiSelecting Pad: GPIO_EMC_38 for Mode: ALT3BiSelecting Pad: GPIO_EMC_39 for Mode: ALT1BiSelecting Pad: GPIO_EMC_39 for Mode: ALT2BiSelecting Pad: GPIO_EMC_39 for Mode: ALT3BiSelecting Pad: GPIO_EMC_39 for Mode: ALT6BiSelecting Pad: GPIO_EMC_39 for Mode: ALT8BiSelecting Pad: GPIO_EMC_39 for Mode: ALT9BiSelecting Pad: GPIO_EMC_40 for Mode: ALT1BiSelecting Pad: GPIO_EMC_40 for Mode: ALT3BiSelecting Pad: GPIO_EMC_41 for Mode: ALT1BiSelecting Pad: GPIO_EMC_41 for Mode: ALT4AoDisable idle software interruptAnEnable idle software interruptAlDisable idle software signalAkEnable idle software signalCkOctet Count for Frames Received without Error Statistic \xe2\x80\xa60CjOctet Count for Frames Transmitted w/o Error Statistic \xe2\x80\xa60CgSet this bit if it is required that the LCDIF block \xe2\x80\xa6000CeIndicates whether the reset was the result of the \xe2\x80\xa6AoITCM Access Error Status EnableAhLoad AES key for region0AhLoad AES key for region1Cfcontrol how memory enter Deep Sleep mode (shutdown \xe2\x80\xa6BhChoosing the last DMA request condition.BbLock OCRAM_TZ_EN field for changesChEnable hysteresis in switching converter common mode \xe2\x80\xa6AhSet to enable LPSR mode.AeLPUART1 ipg_doze modeAhLPUART1 stop acknowledgeAdLPUART1 stop requestAeLPUART2 ipg_doze mode21AeLPUART3 ipg_doze modeAhLPUART3 stop acknowledgeAdLPUART3 stop requestAeLPUART4 ipg_doze modeAhLPUART4 stop acknowledgeAdLPUART4 stop requestAeLPUART5 ipg_doze modeAhLPUART5 stop acknowledgeAdLPUART5 stop requestAeLPUART6 ipg_doze modeAhLPUART6 stop acknowledgeAdLPUART6 stop requestAeLPUART7 ipg_doze modeAhLPUART7 stop acknowledgeAdLPUART7 stop requestAeLPUART8 ipg_doze modeAhLPUART8 stop acknowledgeAdLPUART8 stop requestBbAPC end address of memory region-0BdAPC start address of memory region-0BbAPC end address of memory region-1BdAPC start address of memory region-1BbAPC end address of memory region-2BdAPC start address of memory region-2BbAPC end address of memory region-3BdAPC start address of memory region-3AjWFI of core0 is not maskedAfWFI of core0 is maskedAgL2CC IDLE is not maskedAcL2CC IDLE is maskedAewdog3_rst_b is maskedBbwdog_rst_b is not masked (default)BhSelect one time programmable master key.CeSelect zeroizable master key when MKS_EN bit is set .CcSelect combined master key when MKS_EN bit is set .AiDisable measure interruptAhEnable measure interruptAiDecrease current by 25.0%00000000000Bedon\xe2\x80\x99t override module enable signalAmoverride module enable signalb32b64CmWhen this bit is set, the LCDIF block will internally mux \xe2\x80\xa6BhNMI_GLUE_NMI_SELECT_INPUT DAISY Register0A`NON_EXACT_BLK_RDBcOCRAM Access Error Interrupt EnableAiOCRAM Access Error StatusClThis field determines the order of the RGB components of \xe2\x80\xa6000CmThis bitfield indicates the maximum number of outstanding \xe2\x80\xa6000CkThe threshold of over current detection in run mode and \xe2\x80\xa6Anderive clock from ipg clk rootAiderive clock from osc_clkAmDivider for periph_clk2_podf.Cdderive clock selected by CCM_CBCMR[CORE_CLK_PRE_SEL]Ccderive clock selected by CCM_CBCMR[PERIPH_CLK2_SEL]BdPXP Alpha Engine A Control Register.0Cjset to \xe2\x80\x9c1\xe2\x80\x9d to power down the low voltage detection \xe2\x80\xa6CjLow power reftop ibias disable. Not related to oscillator.000AhBrownout offset = 0.100V0000000AhBrownout offset = 0.175V0000000CgBrownout, supply is below target minus brownout offset.00000002222222211111111000000002222222211111111AlLock bit for region0 AES keyAlLock bit for region1 AES keyChCounter for analog_reg_bypass signal assertion after \xe2\x80\xa6CbRx Packets with CRC/Align Error Statistic Register0BnRx 128- to 255-Byte Packets Statistic Register0BnRx 256- to 511-Byte Packets Statistic Register0CeRx Packets Greater than 2048 Bytes Statistic Register0CmRx Packets with Less Than 64 Bytes and Good CRC Statistic \xe2\x80\xa60CbTx Packets with CRC/Align Error Statistic Register0BnTx 128- to 255-byte Packets Statistic Register0BnTx 256- to 511-byte Packets Statistic Register0CeTx Packets Greater Than 2048 Bytes Statistic Register0CjTx Packets Less Than Bytes and Good CRC Statistic Register0BmSelect the low power state of the ROT memory.ClFull interrupt if at least 1 sample in Rx left and right \xe2\x80\xa6ClFull interrupt if at least 4 sample in Rx left and right \xe2\x80\xa6ClFull interrupt if at least 8 sample in Rx left and right \xe2\x80\xa6CmFull interrupt if at least 16 sample in Rx left and right \xe2\x80\xa6CaValue Of The Receive FIFO Section Empty ThresholdAaccm.ssi1_clk_rootAaccm.ssi2_clk_rootAaccm.ssi3_clk_rootAkiomux.sai1_ipg_clk_sai_mclkAkiomux.sai2_ipg_clk_sai_mclkAkiomux.sai3_ipg_clk_sai_mclk543210Acccm.spdif0_clk_rootAciomux.spdif_tx_clk2Aaspdif.spdif_srclkAdspdif.spdif_outclock32103210AmSEMC alternative clock selectCkdivider is not busy and its value represents the actual \xe2\x80\xa6Ckdivider is busy with handshake process with module. The \xe2\x80\xa6CmCCM interrupt request 1 generated due to frequency change \xe2\x80\xa6AeChip silicon revisionAfderive clock from PLL4Akderive clock from PLL3 PFD2Afderive clock from PLL5Amderive clock from pll3_sw_clkBkConfigure the analog behavior in stop mode.0000000CmConfigure the analog behavior in stop mode.Not related to \xe2\x80\xa6000BaETC_TRIG Result Data 1/0 Register0BaETC_TRIG Result Data 3/2 Register0BaETC_TRIG Result Data 5/4 Register0BaETC_TRIG Result Data 7/6 Register033221100332211003322110033221100332211003322110033221100A`TUNING_START_TAPAcSPDIF transmit Cons0CbValue Of The Transmit FIFO Section Empty ThresholdCkThis bit is set to enable an underflow interrupt in the \xe2\x80\xa6000AkUSB Charger Detect Register0AhUSB VBUS Detect Register01100Akderive clock from PLL2 PFD2Akderive clock from PLL2 PFD010AdUse Tuning for SDR50BnSet the threshold for the VBUSVALID comparator0000000kDivide by 10000000kDivide by 20000000AnGPT1 1 MHz clock source selectAnGPT2 1 MHz clock source selectA`Close the switchAbOpen up the switch101010gDisableCjArgument2 register enable for ACMD23 sharing with SDMA \xe2\x80\xa6Ag121 - ADC_ETC_ERROR_IRQ0AjLock bits for addr_offset0AjLock bits for addr_offset1Bfadjust value to poslimit_buck registerCiinterrupt is not generated due to frequency change of \xe2\x80\xa6Cginterrupt generated due to frequency change of ahb_podfCnData input to the block is in 24 bpp format, such that all \xe2\x80\xa60002Cndon\xe2\x80\x99t mask interrupt due to frequency change of arm_podf \xe2\x80\xa6Cginterrupt generated due to frequency change of arm_podfCbmask interrupt due to frequency change of arm_podfAaaxbs_l normal runAfrequest to halt axbs_lChOne-hot field indicating which cipher algorithms are \xe2\x80\xa6BaARM CM7 platform AHB clock enableCnThis read/write register is the comparator 1 preload value \xe2\x80\xa6000CnThis read/write register is the comparator 2 preload value \xe2\x80\xa6000AfConflict check disableAeConflict check enableBmCSI DMA Start Address Register - for STATFIFO0BmCSI DMA Transfer Size Register - for STATFIFO0AaDLY_CELL_SET_POSTmNo reflashingBcReflash the embedded DMA controller10fMaskedgEnabledBaDTCM access error does not happenAjDTCM access error happens.CnEnables the feature to auto-clear the CLKGATE bit if there \xe2\x80\xa6000CnEnables the feature to auto-clear the PWD register bits in \xe2\x80\xa6000CkFor device mode, enables 200-KOhm pullups for detecting \xe2\x80\xa6000BeENET input timer event3 source selectBlENET and ENET2 ipg_clk_s clock gating enableCkEnables interrupt for detection of a non-J state on the \xe2\x80\xa6000ClThis field determines the order of the RGB components of \xe2\x80\xa6000AaFIELD_RETURN_LOCKBdderive clock from PLL4 divided clockBaderive clock from PLL3 PFD2 clockA`derive from PLL2Amderive clock from pll3_sw_clk32Alderive clock from PLL5 clock1AiFLEXSPI2 stop acknowledgeAfFlexSPI2 stop request.Afderive clock from PLL24Akderive clock from PLL2 PFD2Akderive clock from PLL3 PFD0Aisource from GPT2_CAPTURE1Cksource from ENET_1588_EVENT3_OUT (chnnal 3 of IEEE 1588 \xe2\x80\xa6Aisource from GPT2_CAPTURE2Clsource from ENET2_1588_EVENT3_OUT (chnnal 3 of IEEE 1588 \xe2\x80\xa6CkForces the next FS packet that is transmitted to have a \xe2\x80\xa6000BnChoose to trigger the host resume SE0 with \xe2\x80\xa6000ClNumber of DISPLAY CLOCK (pix_clk) cycles for which HSYNC \xe2\x80\xa6CnUse external resistor to generate the current bias for the \xe2\x80\xa60000000BgCommand Mode MIPI image data select bit000C`Determines how the PXP writes it\xe2\x80\x99s output data000CgDisable the clock to the ARM platform memories when \xe2\x80\xa6CmKeep the clocks to the ARM platform memories enabled only \xe2\x80\xa6fMaskedgEnabledBaITCM access error does not happenAjITCM access error happens.BmSelector for lcdif root clock pre-multiplexerAlLCD Data bus transfer width.000BcLock OCRAM2_TZ_EN field for changesBcLock SEC_ERR_RESP field for changesA`not in doze modelin doze modeB`stop acknowledge is not assertedCistop acknowledge is asserted (the module is in Stop mode)A`stop request offostop request on543Alstop acknowledge is asserted21654021654021654021654021654021654021Cjthe threshold of the counting number of charging times \xe2\x80\xa6BaAccess control of memory region-0BaAccess control of memory region-1BaAccess control of memory region-2BaAccess control of memory region-3Cmdon\xe2\x80\x99t mask interrupt due to on board oscillator ready - \xe2\x80\xa6Bomask interrupt due to on board oscillator readyAiwdog3_rst_b is not maskedCdSet DCDC clock to half freqeuncy for continuous modeBbAjust delay to reduce ground noiseB`OCRAM Access Error Status EnableCkThis bit field contains the temperature count that will \xe2\x80\xa6000Amderive clock from pll3_sw_clkAiderive clock from osc_clkBaderive clock from pll2_bypass_clkCiHolds entry function for core0 for waking-up from low \xe2\x80\xa6mpll3_main_clkAapll3 bypass clockCnDefines clock dividion of clock for stby_count (pmic delay \xe2\x80\xa6lDivide by 4.0000000lDivide by 2.0000000lDivide by 1.0000000Aapoter_duff enableBkpower down overvoltage detection comparatorAgFor debug purposes only000BeLock bit for region1 address boundaryBoRx 512- to 1023-Byte Packets Statistic Register0BoTx 512- to 1023-byte Packets Statistic Register0AhInternal ring oscillator00000000000hRTC_XTAL00000000000Ads0 to s1 factor modeAds1 to s0 factor modeCgSecurity level of the allowed access for memory region0CgSecurity level of the allowed access for memory region1jlow(50MHz)000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CmDelay in between the detection of squelch to the reset of \xe2\x80\xa6000AmDisable memory DS mode alwaysClEnable memory (outside ARM platform) DS mode when system \xe2\x80\xa6Clenable memory (outside ARM platform) DS mode when system \xe2\x80\xa6ClTCD Beginning Minor Loop Link, Major Loop Count (Channel \xe2\x80\xa60CjTCD Current Minor Loop Link, Major Loop Count (Channel \xe2\x80\xa60ClReset is not a result of software reset from Temperature \xe2\x80\xa6ChReset is a result of software reset from Temperature \xe2\x80\xa6AmOnly one sensor is connected.CkTwo 8-bit sensors are connected or one 16-bit sensor is \xe2\x80\xa6ClData to be transmitted is shifted LEFT by SHIFT_NUM_BITS \xe2\x80\xa6000CfEmpty interrupt if 0 sample in Tx left and right FIFOsClEmpty interrupt if at most 4 sample in Tx left and right \xe2\x80\xa6ClEmpty interrupt if at most 8 sample in Tx left and right \xe2\x80\xa6CmEmpty interrupt if at most 12 sample in Tx left and right \xe2\x80\xa6AjUSB Loopback Test Register00000000000ChIn the VSYNC interface mode, wait for this number of \xe2\x80\xa6CiThis bit is set to enable an interrupt every time the \xe2\x80\xa6000CkDefault 0 for counting VSYNC_PERIOD in terms of DISPLAY \xe2\x80\xa6000C`Number of units for which VSYNC signal is active000A`Close the switchAbOpen up the switchAmXNUR Wire 200K Pull Up SwitchAmXPUL Wire 200K Pull Up SwitchAmYNLR Wire 200K Pull Up SwitchAmYPLL Wire 200K Pull Up SwitchAbAC12_WR_CHKBUSY_ENClACMP stop mode selection. Cannot change when ipg_stop is \xe2\x80\xa6CgDefine if ARM clocks (arm_clk, soc_mxclk, soc_pclk, \xe2\x80\xa6CjWhen this bit is enabled, CSI DMA will switch the base \xe2\x80\xa6CaCheck the card interrupt only when DATA3 is high.CiCheck the card interrupt by ignoring the status of DATA3.cECBcCTR10AhLock bit for ctrl_sftrstCnThis bit is set to indicate that an interrupt is requested \xe2\x80\xa6000AgData Buffer Access Port0CkWhen this bit is 1 and WORD_LENGTH = 0, it implies that \xe2\x80\xa6000BlUsed only when WORD_LENGTH = 2, i.e. 18-bit.000BaUsed only when WORD_LENGTH = 3, i000CgDEINTERLACE_STRIDE is only used in the deinterlace modeA`No detect signalBkYes, there is a detect on the touch screen.10CiFor device mode, if this bit is cleared to 0, then it \xe2\x80\xa6000CmSet to \xe2\x80\x9c0\xe2\x80\x9d : stop charging if the duty cycle is lower \xe2\x80\xa6oEnable time outA`Disable time outCaWrite to a 1 to disable the per-device unique keyAbTurn on the switch00000000000AcTurn off the switch00000000000CmBurst Type of DMA Transfer from RxFIFO. Selects the burst \xe2\x80\xa6CiBurst Type of DMA Transfer from STATFIFO. Selects the \xe2\x80\xa6CfWhen in interlace mode, field 1 done interrupt enable.BbDMA Start Address in Frame Buffer1BbDMA Start Address in Frame Buffer2AnDMA Start Address for STATFIFOAnDMA transfer is not completed.AjDMA transfer is completed.1010fMaskedgEnabledAnEnables the weak 1p1 regulator000AnEnables the weak 2p5 regulator000BfENET1_TX_CLK output driver is disabledBeENET1_TX_CLK output driver is enablede25MHz000e50MHz000Ak100MHz (not 50% duty cycle)000f125MHz000BfENET2 input timer event3 source selectBfENET2_TX_CLK output driver is disabledBeENET2_TX_CLK output driver is enabledCeFor host mode, enables high-speed disconnect detector000Chenable the overload detection in power save mode, if \xe2\x80\xa6CkExternal TSC0 trigger priority, 7 is Highest, 0 is lowest .CkExternal TSC1 trigger priority, 7 is Highest, 0 is lowest .C`Frame Buffer1 DMA Transfer Done Interrupt EnableC`Frame Buffer2 DMA Transfer Done Interrupt Enablekdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8AkFLEXIO1 is not in doze modeAgFLEXIO1 is in doze modeBhFLEXIO1 stop acknowledge is not assertedBdFLEXIO1 stop acknowledge is assertedA`stop request offostop request on=<;:9876AkFLEXIO2 is not in doze modeAgFLEXIO2 is in doze modeBhFLEXIO2 stop acknowledge is not assertedClFLEXIO2 stop acknowledge is asserted (FLEXIO2 is in STOP \xe2\x80\xa654AkFLEXIO3 is not in doze modeAgFLEXIO3 is in doze modeBhFLEXIO3 stop acknowledge is not assertedBdFLEXIO3 stop acknowledge is asserted98Akderive clock from PLL2 PFD2Akderive clock from PLL3 PFD0Akderive clock from PLL3 PFD1Bfderive clock from PLL2 (pll2_main_clk)BhFLEXSPI stop acknowledge is not assertedBdFLEXSPI stop acknowledge is asserted?>BkSelecting Pad: GPIO_AD_B0_00 for Mode: ALT0BkSelecting Pad: GPIO_AD_B0_00 for Mode: ALT1BkSelecting Pad: GPIO_AD_B0_00 for Mode: ALT3BkSelecting Pad: GPIO_AD_B0_00 for Mode: ALT7BkSelecting Pad: GPIO_AD_B0_01 for Mode: ALT0BkSelecting Pad: GPIO_AD_B0_01 for Mode: ALT1BkSelecting Pad: GPIO_AD_B0_01 for Mode: ALT3BkSelecting Pad: GPIO_AD_B0_01 for Mode: ALT7BkSelecting Pad: GPIO_AD_B0_02 for Mode: ALT1BkSelecting Pad: GPIO_AD_B0_02 for Mode: ALT2BkSelecting Pad: GPIO_AD_B0_02 for Mode: ALT7BkSelecting Pad: GPIO_AD_B0_03 for Mode: ALT0BkSelecting Pad: GPIO_AD_B0_03 for Mode: ALT1BkSelecting Pad: GPIO_AD_B0_03 for Mode: ALT2BkSelecting Pad: GPIO_AD_B0_03 for Mode: ALT3BkSelecting Pad: GPIO_AD_B0_03 for Mode: ALT7BkSelecting Pad: GPIO_AD_B0_04 for Mode: ALT3BkSelecting Pad: GPIO_AD_B0_04 for Mode: ALT4BkSelecting Pad: GPIO_AD_B0_05 for Mode: ALT3BkSelecting Pad: GPIO_AD_B0_05 for Mode: ALT4BkSelecting Pad: GPIO_AD_B0_05 for Mode: ALT6BkSelecting Pad: GPIO_AD_B0_06 for Mode: ALT3BkSelecting Pad: GPIO_AD_B0_06 for Mode: ALT4BkSelecting Pad: GPIO_AD_B0_06 for Mode: ALT6BkSelecting Pad: GPIO_AD_B0_07 for Mode: ALT3BkSelecting Pad: GPIO_AD_B0_07 for Mode: ALT4BkSelecting Pad: GPIO_AD_B0_07 for Mode: ALT6BkSelecting Pad: GPIO_AD_B0_08 for Mode: ALT3BkSelecting Pad: GPIO_AD_B0_08 for Mode: ALT4BkSelecting Pad: GPIO_AD_B0_08 for Mode: ALT6BkSelecting Pad: GPIO_AD_B0_09 for Mode: ALT1BkSelecting Pad: GPIO_AD_B0_09 for Mode: ALT4BkSelecting Pad: GPIO_AD_B0_09 for Mode: ALT6BkSelecting Pad: GPIO_AD_B0_09 for Mode: ALT7BkSelecting Pad: GPIO_AD_B0_09 for Mode: ALT9BkSelecting Pad: GPIO_AD_B0_10 for Mode: ALT1BkSelecting Pad: GPIO_AD_B0_10 for Mode: ALT3BkSelecting Pad: GPIO_AD_B0_10 for Mode: ALT4BkSelecting Pad: GPIO_AD_B0_10 for Mode: ALT6BkSelecting Pad: GPIO_AD_B0_11 for Mode: ALT1BkSelecting Pad: GPIO_AD_B0_11 for Mode: ALT4BkSelecting Pad: GPIO_AD_B0_11 for Mode: ALT6BkSelecting Pad: GPIO_AD_B0_11 for Mode: ALT7BkSelecting Pad: GPIO_AD_B0_11 for Mode: ALT8BkSelecting Pad: GPIO_AD_B0_12 for Mode: ALT0BkSelecting Pad: GPIO_AD_B0_12 for Mode: ALT1BkSelecting Pad: GPIO_AD_B0_12 for Mode: ALT7BkSelecting Pad: GPIO_AD_B0_13 for Mode: ALT0BkSelecting Pad: GPIO_AD_B0_13 for Mode: ALT1BkSelecting Pad: GPIO_AD_B0_14 for Mode: ALT0BkSelecting Pad: GPIO_AD_B0_14 for Mode: ALT1BkSelecting Pad: GPIO_AD_B0_14 for Mode: ALT4BkSelecting Pad: GPIO_AD_B0_15 for Mode: ALT1BkSelecting Pad: GPIO_AD_B0_15 for Mode: ALT3BkSelecting Pad: GPIO_AD_B0_15 for Mode: ALT4BkSelecting Pad: GPIO_AD_B0_15 for Mode: ALT6BkSelecting Pad: GPIO_AD_B0_15 for Mode: ALT8BkSelecting Pad: GPIO_AD_B1_00 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_00 for Mode: ALT1BkSelecting Pad: GPIO_AD_B1_00 for Mode: ALT3BjSelecting Pad:GPIO_AD_B1_00 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_01 for Mode: ALT1BkSelecting Pad: GPIO_AD_B1_01 for Mode: ALT3BkSelecting Pad: GPIO_AD_B1_01 for Mode: ALT4BkSelecting Pad: GPIO_AD_B1_01 for Mode: ALT8BkSelecting Pad: GPIO_AD_B1_02 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_02 for Mode: ALT1BkSelecting Pad: GPIO_AD_B1_02 for Mode: ALT2BkSelecting Pad: GPIO_AD_B1_02 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_02 for Mode: ALT8BkSelecting Pad: GPIO_AD_B1_03 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_03 for Mode: ALT1BkSelecting Pad: GPIO_AD_B1_03 for Mode: ALT2BkSelecting Pad: GPIO_AD_B1_03 for Mode: ALT3BjSelecting Pad:GPIO_AD_B1_03 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_03 for Mode: ALT8BkSelecting Pad: GPIO_AD_B1_04 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_04 for Mode: ALT2BkSelecting Pad: GPIO_AD_B1_04 for Mode: ALT4BjSelecting Pad:GPIO_AD_B1_04 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_04 for Mode: ALT8BkSelecting Pad: GPIO_AD_B1_05 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_05 for Mode: ALT1BkSelecting Pad: GPIO_AD_B1_05 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_06 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_06 for Mode: ALT1BkSelecting Pad: GPIO_AD_B1_06 for Mode: ALT2BkSelecting Pad: GPIO_AD_B1_06 for Mode: ALT4BkSelecting Pad: GPIO_AD_B1_06 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_07 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_07 for Mode: ALT1BkSelecting Pad: GPIO_AD_B1_07 for Mode: ALT2BkSelecting Pad: GPIO_AD_B1_07 for Mode: ALT4BkSelecting Pad: GPIO_AD_B1_07 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_08 for Mode: ALT1BkSelecting Pad: GPIO_AD_B1_08 for Mode: ALT3BkSelecting Pad: GPIO_AD_B1_08 for Mode: ALT4BkSelecting Pad: GPIO_AD_B1_08 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_09 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_09 for Mode: ALT1BkSelecting Pad: GPIO_AD_B1_09 for Mode: ALT2BkSelecting Pad: GPIO_AD_B1_09 for Mode: ALT3BkSelecting Pad: GPIO_AD_B1_09 for Mode: ALT4BkSelecting Pad: GPIO_AD_B1_09 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_10 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_10 for Mode: ALT2BkSelecting Pad: GPIO_AD_B1_10 for Mode: ALT3BkSelecting Pad: GPIO_AD_B1_10 for Mode: ALT4BkSelecting Pad: GPIO_AD_B1_10 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_11 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_11 for Mode: ALT2BkSelecting Pad: GPIO_AD_B1_11 for Mode: ALT3BkSelecting Pad: GPIO_AD_B1_11 for Mode: ALT4BkSelecting Pad: GPIO_AD_B1_12 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_12 for Mode: ALT2BkSelecting Pad: GPIO_AD_B1_12 for Mode: ALT3BkSelecting Pad: GPIO_AD_B1_12 for Mode: ALT4BkSelecting Pad: GPIO_AD_B1_12 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_13 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_13 for Mode: ALT2BkSelecting Pad: GPIO_AD_B1_13 for Mode: ALT4BkSelecting Pad: GPIO_AD_B1_13 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_14 for Mode: ALT0BkSelecting Pad: GPIO_AD_B1_14 for Mode: ALT2BkSelecting Pad: GPIO_AD_B1_14 for Mode: ALT3BkSelecting Pad: GPIO_AD_B1_14 for Mode: ALT4BkSelecting Pad: GPIO_AD_B1_14 for Mode: ALT6BkSelecting Pad: GPIO_AD_B1_15 for Mode: ALT3BkSelecting Pad: GPIO_AD_B1_15 for Mode: ALT4BkSelecting Pad: GPIO_AD_B1_15 for Mode: ALT6CiGPIO1 and GPIO6 share same IO MUX function, GPIO_MUX1 \xe2\x80\xa6CiGPIO2 and GPIO7 share same IO MUX function, GPIO_MUX2 \xe2\x80\xa6CiGPIO3 and GPIO8 share same IO MUX function, GPIO_MUX3 \xe2\x80\xa6CiGPIO4 and GPIO9 share same IO MUX function, GPIO_MUX4 \xe2\x80\xa6BkSelecting Pad: GPIO_SD_B0_00 for Mode: ALT1BkSelecting Pad: GPIO_SD_B0_00 for Mode: ALT2BkSelecting Pad: GPIO_SD_B0_00 for Mode: ALT3BkSelecting Pad: GPIO_SD_B0_00 for Mode: ALT4BkSelecting Pad: GPIO_SD_B0_00 for Mode: ALT9BkSelecting Pad: GPIO_SD_B0_01 for Mode: ALT1BkSelecting Pad: GPIO_SD_B0_01 for Mode: ALT2BkSelecting Pad: GPIO_SD_B0_01 for Mode: ALT3BkSelecting Pad: GPIO_SD_B0_01 for Mode: ALT4BkSelecting Pad: GPIO_SD_B0_01 for Mode: ALT8BkSelecting Pad: GPIO_SD_B0_01 for Mode: ALT9BkSelecting Pad: GPIO_SD_B0_02 for Mode: ALT1BkSelecting Pad: GPIO_SD_B0_02 for Mode: ALT3BkSelecting Pad: GPIO_SD_B0_02 for Mode: ALT4BkSelecting Pad: GPIO_SD_B0_02 for Mode: ALT8BkSelecting Pad: GPIO_SD_B0_03 for Mode: ALT1BkSelecting Pad: GPIO_SD_B0_03 for Mode: ALT3BkSelecting Pad: GPIO_AD_B0_03 for Mode: ALT4BkSelecting Pad: GPIO_SD_B0_03 for Mode: ALT8BkSelecting Pad: GPIO_SD_B0_04 for Mode: ALT1BkSelecting Pad: GPIO_SD_B0_04 for Mode: ALT2BkSelecting Pad: GPIO_SD_B0_04 for Mode: ALT3BkSelecting Pad: GPIO_SD_B0_04 for Mode: ALT8BkSelecting Pad: GPIO_SD_B0_05 for Mode: ALT1BkSelecting Pad: GPIO_SD_B0_05 for Mode: ALT2BkSelecting Pad: GPIO_SD_B0_05 for Mode: ALT3BkSelecting Pad: GPIO_SD_B0_05 for Mode: ALT8BkSelecting Pad: GPIO_SD_B1_00 for Mode: ALT0BkSelecting Pad: GPIO_SD_B1_00 for Mode: ALT1BkSelecting Pad: GPIO_SD_B1_00 for Mode: ALT2BkSelecting Pad: GPIO_SD_B1_00 for Mode: ALT3BkSelecting Pad: GPIO_SD_B1_00 for Mode: ALT4BkSelecting Pad: GPIO_SD_B1_00 for Mode: ALT8BkSelecting Pad: GPIO_SD_B1_01 for Mode: ALT0BkSelecting Pad: GPIO_SD_B1_01 for Mode: ALT1BkSelecting Pad: GPIO_SD_B1_01 for Mode: ALT2BkSelecting Pad: GPIO_SD_B1_01 for Mode: ALT3BkSelecting Pad: GPIO_SD_B1_01 for Mode: ALT4BkSelecting Pad: GPIO_SD_B1_02 for Mode: ALT0BkSelecting Pad: GPIO_SD_B1_02 for Mode: ALT1BkSelecting Pad: GPIO_SD_B1_02 for Mode: ALT2BkSelecting Pad: GPIO_SD_B1_02 for Mode: ALT3BkSelecting Pad: GPIO_SD_B1_02 for Mode: ALT8BkSelecting Pad: GPIO_SD_B1_03 for Mode: ALT0BkSelecting Pad: GPIO_SD_B1_03 for Mode: ALT1BkSelecting Pad: GPIO_SD_B1_03 for Mode: ALT2BkSelecting Pad: GPIO_SD_B1_03 for Mode: ALT3BkSelecting Pad: GPIO_SD_B1_03 for Mode: ALT4BkSelecting Pad: GPIO_SD_B1_03 for Mode: ALT6BkSelecting Pad: GPIO_SD_B1_03 for Mode: ALT8BkSelecting Pad: GPIO_SD_B1_04 for Mode: ALT0BkSelecting Pad: GPIO_SD_B1_04 for Mode: ALT2BkSelecting Pad: GPIO_SD_B1_04 for Mode: ALT3BkSelecting Pad: GPIO_SD_B1_04 for Mode: ALT8BkSelecting Pad: GPIO_SD_B1_05 for Mode: ALT0BkSelecting Pad: GPIO_SD_B1_05 for Mode: ALT1BkSelecting Pad: GPIO_SD_B1_05 for Mode: ALT2BkSelecting Pad: GPIO_SD_B1_05 for Mode: ALT3BkSelecting Pad: GPIO_SD_B1_05 for Mode: ALT8BkSelecting Pad: GPIO_SD_B1_06 for Mode: ALT3BkSelecting Pad: GPIO_SD_B1_06 for Mode: ALT4BkSelecting Pad: GPIO_SD_B1_06 for Mode: ALT8BkSelecting Pad: GPIO_SD_B1_07 for Mode: ALT1BkSelecting Pad: GPIO_SD_B1_07 for Mode: ALT4BkSelecting Pad: GPIO_SD_B1_08 for Mode: ALT0BkSelecting Pad: GPIO_SD_B1_08 for Mode: ALT1BkSelecting Pad: GPIO_SD_B1_08 for Mode: ALT2BkSelecting Pad: GPIO_SD_B1_08 for Mode: ALT3BkSelecting Pad: GPIO_SD_B1_08 for Mode: ALT4BkSelecting Pad: GPIO_SD_B1_09 for Mode: ALT0BkSelecting Pad: GPIO_SD_B1_09 for Mode: ALT1BkSelecting Pad: GPIO_SD_B1_09 for Mode: ALT2BkSelecting Pad: GPIO_SD_B1_09 for Mode: ALT3BkSelecting Pad: GPIO_SD_B1_09 for Mode: ALT4BkSelecting Pad: GPIO_SD_B1_10 for Mode: ALT0BkSelecting Pad: GPIO_SD_B1_10 for Mode: ALT1BkSelecting Pad: GPIO_SD_B1_10 for Mode: ALT2BkSelecting Pad: GPIO_SD_B1_10 for Mode: ALT3BkSelecting Pad: GPIO_SD_B1_11 for Mode: ALT0BkSelecting Pad: GPIO_SD_B1_11 for Mode: ALT1BkSelecting Pad: GPIO_SD_B1_11 for Mode: ALT2BkSelecting Pad: GPIO_SD_B1_11 for Mode: ALT3CmThis field specifies how to swap the bytes fetched by the \xe2\x80\xa6000CnReset is not a result of the ipp_user_reset_b qualified as \xe2\x80\xa6CjReset is a result of the ipp_user_reset_b qualified as \xe2\x80\xa6fMaskedgEnabledAbJTAG_BLOCK_RELEASEClno force sleep control supported, memory deep sleep mode \xe2\x80\xa6Baforce memory into deep sleep modeofifo_full_levelmhburst_lengthAjLock bit for little_endianC`Indicates a reset has been caused by CPU lockup.BdLock OCRAM_TZ_ADDR field for changesAcField is not lockedBbField is locked (read access only)CeInvert the sign of the hysteresis in DC-DC analog \xe2\x80\xa6A`not in doze modelin doze modeB`stop acknowledge is not assertedAlstop acknowledge is assertedA`stop request offostop request on543210543210543210543210543210543210543Cistop acknowledge is asserted (the module is in Stop mode)21AbMeasure Delay TimeAiDecrease current by 12.5%00000000000AiDecrease current by 37.5%00000000000CmOveride clock enable signal from CAN1 - clock will not be \xe2\x80\xa6CmOveride clock enable signal from CAN2 - clock will not be \xe2\x80\xa6CmThe block read is exact block read. Host driver doesn\xe2\x80\x99t \xe2\x80\xa6CmThe block read is non-exact block read. Host driver needs \xe2\x80\xa6fMaskedgEnabledBbOCRAM access error does not happenAkOCRAM access error happens.kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8BiSelector for pre_periph clock multiplexerCnControl bit to disable the self-bias circuit in the analog \xe2\x80\xa600000000000hno delayAi1 CKIL clock period delayAhOutput is 32-bit format.C`Rx 1024- to 2047-Byte Packets Statistic Register0C`Tx 1024- to 2047-byte Packets Statistic Register0ClSelects the source for the reference voltage of the weak \xe2\x80\xa6000ClPLL2 PFD2 will be selected as alternative clock for SEMC \xe2\x80\xa6ClPLL3 PFD1 will be selected as alternative clock for SEMC \xe2\x80\xa6Ciinterrupt is not generated due to frequency change of \xe2\x80\xa6Chinterrupt generated due to frequency change of semc_podfBkSTATFIFO DMA Transfer Done Interrupt EnableAg47 - SNVS_HP_WRAPPER_TZ0jlow(50MHz)000000000000000000000kmax(200MHz)000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CkDuration of RESET in terms of the number of 480-MHz cycles.000BfRX Status FIFO Section Empty ThresholdCjAll analog except RTC powered down on stop mode assertion.000mSUSPEND (DSM)000CnAll analog except rtc powered down on stop mode assertion. \xe2\x80\xa6000CjBeside RTC, analog bandgap, 1p1 and 2p5 regulators are \xe2\x80\xa6000ClCertain analog functions such as certain regulators left \xe2\x80\xa6000CmBeside RTC, 1p1 and 2p5 regulators are also on, low-power \xe2\x80\xa6000AbSTOP (lower power)000BmXtalOsc=off, RCOsc=on, Old BG=on, New BG=off.000CjBeside RTC, low-power bandgap is selected and the rest \xe2\x80\xa6000AgSTOP (very lower power)000BmXtalOsc=off, RCOsc=on, Old BG=off, New BG=on.000CmData to be transmitted is shifted RIGHT by SHIFT_NUM_BITS \xe2\x80\xa6000CmControls the edge-rate of the current sensing transistors \xe2\x80\xa6000AkSDR does not require tuningAeSDR50 requires tuningBjGPT1 ipg_clk_highfreq driven by IPG_PERCLKCbGPT1 ipg_clk_highfreq driven by anatop 1 MHz clockBjGPT2 ipg_clk_highfreq driven by IPG_PERCLKCbGPT2 ipg_clk_highfreq driven by anatop 1 MHz clockAnWiper Wire 200K Pull Up SwitchBdStatus of the 24MHz xtal oscillator.000CjCSI 2 base addresses switching method. When using this \xe2\x80\xa6CnThis bitfield is used to show which data bytes in a 32-bit \xe2\x80\xa6000AdDisable CANFD filterBkThe USB port is not connected to a charger.0B`AHB clock is not running (gated)AnAHB clock is running (enabled)Ajreset current alert signalBlevent3 source input from ENET_1588_EVENT3_INBjevent3 source input from GPT2.GPT_COMPARE1Bnipg_clk_s is gated when there is no IPS accessAfipg_clk_s is always onBiFLEXSPI2 stop acknowledge is not assertedBeFLEXSPI2 stop acknowledge is assertedA`stop request offostop request onAh80 - GPIO1_COMBINED_0_150Ah82 - GPIO2_COMBINED_0_150Ah84 - GPIO3_COMBINED_0_150Ah86 - GPIO4_COMBINED_0_150Ah88 - GPIO5_COMBINED_0_150BlSelecting Pad: GPIO_SPI_B0_01 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B0_02 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B0_03 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B0_04 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B0_06 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B0_07 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B0_08 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B0_09 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B0_10 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B0_11 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B0_12 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B1_00 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B1_01 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B1_02 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B1_03 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B1_04 for Mode: ALT0BlSelecting Pad: GPIO_SPI_B1_05 for Mode: ALT0CkIn the DOTCLK mode, wait for this number of clocks from \xe2\x80\xa6AkLock bit for key_region_selAfderive clock from PLL2Akderive clock from PLL3 PFD3Afderive clock from PLL5Akderive clock from PLL2 PFD0Akderive clock from PLL2 PFD1Akderive clock from PLL3 PFD1BeLock OCRAM2_TZ_ADDR field for changesAcField is not lockedBbField is locked (read access only)10CnEnable analog circuit of DC-DC converter to respond faster \xe2\x80\xa6Ckincrease the threshold detection for common mode analog \xe2\x80\xa6CjData input to the block is in 18 bpp format, such that \xe2\x80\xa6000CaSNVS_LP General Purpose Register 0 (legacy alias)0AdNo access protectionAkM7 debug protection enabledAiFlexSPI access protectionBnBoth M7 debug and FlexSPI access are protected321032103210ClOveride clock enable signal from FlexCAN3(CANFD) - clock \xe2\x80\xa6fMaskedgEnabledBnBusy indicator for periph_clk_sel mux control.ChThis enables a feature that will clkgate (reset) all \xe2\x80\xa6000000000000000Adclock is not dividedAcclock is divided /8Ak63 CKIL clock periods delaykmax(200MHz)000000000000000000000AiTime Counter for Retuning????B`OTG1 UTMI PHY Control 0 Register0A`Close the switchAbOpen up the switch10CkSpecifies the time delay between when the 24MHz xtal is \xe2\x80\xa60002121ChDo not check busy after auto CMD12 for write data packetCaCheck busy after auto CMD12 for write data packetAmACMP1 sample_lv source selectAmACMP2 sample_lv source selectAmACMP3 sample_lv source selectAmACMP4 sample_lv source selectB`ACMP is functional in Stop mode.CnWhen this bit is equal to 1\xe2\x80\x99b1 and ipg_stop is asserted, \xe2\x80\xa6AoARM clock enabled on wait mode.BbARM clock disabled on wait mode. .AgAuto CMD12 Error Status0AmCLK Tuning Control and Status0AjDCDC captured status clearCjUse holding registers to assist in timing for external \xe2\x80\xa6000AdDLL_CTRL_GATE_UPDATEeINCR8eINCR4fINCR16210AbInterrupt disabledAaInterrupt enabledBdEnable handshake with LCD controller000CmIf this bit is set and LCDIF_MASTER bit is set, the LCDIF \xe2\x80\xa6000Bmevent3 source input from ENET2_1588_EVENT3_INBjevent3 source input from GPT2.GPT_COMPARE2CaFrame Buffer1 DMA Transfer Done interrupt disableC`Frame Buffer1 DMA Transfer Done interrupt enableCaFrame Buffer2 DMA Transfer Done interrupt disableC`Frame Buffer2 DMA Transfer Done interrupt enableBaFlexRAM bank config source selectAi81 - GPIO1_COMBINED_16_310Ai83 - GPIO2_COMBINED_16_310Ai85 - GPIO3_COMBINED_16_310Ai87 - GPIO4_COMBINED_16_310Ai89 - GPIO5_COMBINED_16_310ClIndicates that the device has disconnected in high-speed \xe2\x80\xa6000AcField is not lockedBbField is locked (read access only)CgRunning count of the failed pseudo-random generator \xe2\x80\xa6CnLPI2C1 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6CnLPI2C2 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6CnLPI2C3 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6CnLPI2C4 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6CnLPSPI1 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6CnLPSPI2 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6CnLPSPI3 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6CnLPSPI4 stop mode selection, cannot change when ipg_stop is \xe2\x80\xa6Ckthe period of counting the charging times in power save \xe2\x80\xa6Chmask interrupt generation due to frequency change of \xe2\x80\xa6Bddon\xe2\x80\x99t overide module enable signalAloveride module enable signalBedon\xe2\x80\x99t override module enable signalAmoverride module enable signalBoBusy indicator for periph2_clk_sel mux control.Afderive clock from PLL2Akderive clock from PLL3 PFD3Akderive clock from PLL2 PFD3Afderive clock from PLL6ClSet this bit to enable the LCDIF block to recover in the \xe2\x80\xa6000BeUses coarse bias currents for startup00000000000CfUses bandgap-based bias currents for best performance.00000000000Ad{8\xe2\x80\x99h0, data[23:0]}Ad{data[23:0], 8\xe2\x80\x99h0}Ads0 global alpha modeAds1 global alpha modeCcWeak-linreg output tracks low-power-bandgap voltage000BlWeak-linreg output tracks VDD_SOC_IN voltage000BlSTATFIFO DMA Transfer Done interrupt disableBkSTATFIFO DMA Transfer Done interrupt enablenSlow Slew Rate0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000nFast Slew Rate0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BlSW_PAD_CTL_PAD_ONOFF SW PAD Control Register0BlSW_PAD_CTL_PAD_POR_B SW PAD Control Register0AkUSB Charger Detect Register00000AhUSB VBUS Detect Register00000111111000000BnPowers up comparators for vbus_valid detector.0000000A`Close the switchAbOpen up the switchjNot stable000AgStable and ready to use000BoSwitching base address at the edge of the vsyncCkSwitching base address at the edge of the first data of \xe2\x80\xa6Acenable CANFD filterAddisable CANFD filterBbLock bit for region0 ctrl_aes_modeBbLock bit for region1 ctrl_aes_modeCkThis bit is set to 1 enable an interrupt every time the \xe2\x80\xa6000AeDLL_CTRL_SLV_OVERRIDEClFlexIO1 stop mode selection. Cannot change when ipg_stop \xe2\x80\xa6ClFlexIO2 stop mode selection. Cannot change when ipg_stop \xe2\x80\xa6ClFlexIO3 stop mode selection. Cannot change when ipg_stop \xe2\x80\xa6ChSetting a bit in this field causes the corresponding \xe2\x80\xa6000BlIOMUXC XBAR_INOUT4 function direction selectBlIOMUXC XBAR_INOUT5 function direction selectBlIOMUXC XBAR_INOUT6 function direction selectBlIOMUXC XBAR_INOUT7 function direction selectBlIOMUXC XBAR_INOUT8 function direction selectBlIOMUXC XBAR_INOUT9 function direction selectBienable power saving features on L2 memoryBglock M7_APC_AC_R0_BOT field for changesBglock M7_APC_AC_R0_TOP field for changesBglock M7_APC_AC_R1_BOT field for changesBglock M7_APC_AC_R1_TOP field for changesBglock M7_APC_AC_R2_BOT field for changesBglock M7_APC_AC_R2_TOP field for changesBglock M7_APC_AC_R3_BOT field for changesBglock M7_APC_AC_R3_TOP field for changesAcField is not lockedBbField is locked (read access only)ClLPUART1 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6ClLPUART2 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6ClLPUART3 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6ClLPUART4 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6ClLPUART5 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6ClLPUART6 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6ClLPUART7 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6ClLPUART8 stop mode selection, cannot change when ipg_stop \xe2\x80\xa6CbIndicates that the LUT DMA transfer has completed.000Chmask interrupt generation due to frequency change of \xe2\x80\xa6Bedon\xe2\x80\x99t override module enable signalAmoverride module enable signalCgmux is not busy and its value represents the actual \xe2\x80\xa6Cmmux is busy with handshake process with module. The value \xe2\x80\xa6CfCCM interrupt request 1 generated due to update of \xe2\x80\xa6o47K Ohm Pull Up0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000o22K Ohm Pull Up0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BdSPDIF_IN_SELECT_INPUT DAISY Register0nmedium(100MHz)0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BmSW_MUX_CTL_PAD_WAKEUP SW MUX Control Register0BmSW_PAD_CTL_PAD_WAKEUP SW PAD Control Register0BbUSB Charger Detect Status Register0AoUSB VBUS Detect Status Register01100f0.25ms000e0.5ms000c1ms000c2ms000Bjreduces ACMP1 internal bias current by 30%Blincreases ACMP1 internal bias current by 30%Abselect XBAR outputAgselect synced sample_lvBjreduces ACMP2 internal bias current by 30%Blincreases ACMP2 internal bias current by 30%32Bjreduces ACMP3 internal bias current by 30%Blincreases ACMP3 internal bias current by 30%54Bjreduces ACMP4 internal bias current by 30%Blincreases ACMP4 internal bias current by 30%76AfADC COCO Clear DisableCnWhen using base address switching enable, this bit will be \xe2\x80\xa6BeCSI_HSYNC_SELECT_INPUT DAISY Register0BeCSI_VSYNC_SELECT_INPUT DAISY Register0AfDCP Key selection bit.AfDLL_CTRL_SLV_FORCE_UPDCmDefines the value of the output signal cgpr_dout[4]. Gate \xe2\x80\xa6CkThe software must set this bit to enable the caching of \xe2\x80\xa6000BeENET_MDIO_SELECT_INPUT DAISY Register0BeENET_RXEN_SELECT_INPUT DAISY Register0Ahuse fuse value to configAnuse FLEXRAM_BANK_CFG to configBdEnd address of flexspi1 and flexspi2CnThe software must set this bit to enable the ragged writes \xe2\x80\xa6000BmIOMUXC XBAR_INOUT10 function direction selectBmIOMUXC XBAR_INOUT11 function direction selectBmIOMUXC XBAR_INOUT12 function direction selectBmIOMUXC XBAR_INOUT13 function direction selectBmIOMUXC XBAR_INOUT14 function direction selectBmIOMUXC XBAR_INOUT15 function direction selectBmIOMUXC XBAR_INOUT16 function direction selectBmIOMUXC XBAR_INOUT17 function direction selectBmIOMUXC XBAR_INOUT18 function direction selectBmIOMUXC XBAR_INOUT19 function direction selectCfIncrease the threshold detection for RC scale circuit.Bethe module is functional in Stop modeClthe module is NOT functional in Stop mode, when this bit \xe2\x80\xa610101010101010Cndon\xe2\x80\x99t mask interrupt due to frequency change of ahb_podf \xe2\x80\xa6Cbmask interrupt due to frequency change of ahb_podfCgmux is not busy and its value represents the actual \xe2\x80\xa6Cmmux is busy with handshake process with module. The value \xe2\x80\xa6CmCCM interrupt request 1 generated due to frequency change \xe2\x80\xa6A`100K Ohm Pull Up0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AiQTIMER1 TMR0 input selectAiQTIMER1 TMR1 input selectAiQTIMER1 TMR2 input selectAiQTIMER1 TMR3 input selectAiQTIMER2 TMR0 input selectAiQTIMER2 TMR1 input selectAiQTIMER2 TMR2 input selectAiQTIMER2 TMR3 input selectAiQTIMER3 TMR0 input selectAiQTIMER3 TMR1 input selectAiQTIMER3 TMR2 input selectAiQTIMER3 TMR3 input selectAiQTIMER4 TMR0 input selectAiQTIMER4 TMR1 input selectAiQTIMER4 TMR2 input selectAiQTIMER4 TMR3 input selectCjAutomatically gate off RAM clock when RAM is not accessed.AoLock bits for security_level_r0AoLock bits for security_level_r1nmedium(100MHz)0000000000000000000000000000000000000000000BeUSDHC1_WP_SELECT_INPUT DAISY Register0BeUSDHC2_WP_SELECT_INPUT DAISY Register0ChDefault 0 for counting VSYNC_PULSE_WIDTH in terms of \xe2\x80\xa6000CkAXBS_P M0 master has higher priority.Do not set both M1 \xe2\x80\xa6CkAXBS_P M1 master has higher priority.Do not set both M1 \xe2\x80\xa6BfCSI_DATA02_SELECT_INPUT DAISY Register0BfCSI_DATA03_SELECT_INPUT DAISY Register0BfCSI_DATA04_SELECT_INPUT DAISY Register0BfCSI_DATA05_SELECT_INPUT DAISY Register0BfCSI_DATA06_SELECT_INPUT DAISY Register0BfCSI_DATA07_SELECT_INPUT DAISY Register0BfCSI_DATA08_SELECT_INPUT DAISY Register0BfCSI_DATA09_SELECT_INPUT DAISY Register0BfCSI_PIXCLK_SELECT_INPUT DAISY Register0AgDetect Enable Five WireAgDetect Enable Four WireClDisable automatic clock switch from internal osc to xtal \xe2\x80\xa6AgDLL_CTRL_REF_UPDATE_INTAgDLL_CTRL_SLV_UPDATE_INTCjTotal number of DISPLAY CLOCK (pix_clk) cycles on each \xe2\x80\xa6BfENET_RXERR_SELECT_INPUT DAISY Register0BfENET_TXCLK_SELECT_INPUT DAISY Register0BcFlexIO1 is functional in Stop mode.CnWhen this bit is equal to 1\xe2\x80\x99b1 and ipg_stop is asserted, \xe2\x80\xa6BcFlexIO2 is functional in Stop mode.1BcFlexIO3 is functional in Stop mode.2CgIndicates that the device has disconnected while in \xe2\x80\xa6AcXBAR_INOUT as inputAdXBAR_INOUT as output1010101010CgIf this bit is set, the LCDIF block will assert the \xe2\x80\xa6000Bnnone memory power saving features enabled, \xe2\x80\xa6Bmmemory power saving features enabled, set \xe2\x80\xa6BcRegister field [31:1] is not lockedCbRegister field [31:1] is locked (read access only)10101010101010BfLPI2C1_SCL_SELECT_INPUT DAISY Register0BfLPI2C1_SDA_SELECT_INPUT DAISY Register0BfLPI2C2_SCL_SELECT_INPUT DAISY Register0BfLPI2C2_SDA_SELECT_INPUT DAISY Register0BfLPI2C3_SCL_SELECT_INPUT DAISY Register0BfLPI2C3_SDA_SELECT_INPUT DAISY Register0BfLPI2C4_SCL_SELECT_INPUT DAISY Register0BfLPI2C4_SDA_SELECT_INPUT DAISY Register0BfLPSPI1_SCK_SELECT_INPUT DAISY Register0BfLPSPI1_SDI_SELECT_INPUT DAISY Register0BfLPSPI1_SDO_SELECT_INPUT DAISY Register0BfLPSPI2_SCK_SELECT_INPUT DAISY Register0BfLPSPI2_SDI_SELECT_INPUT DAISY Register0BfLPSPI2_SDO_SELECT_INPUT DAISY Register0BfLPSPI3_SCK_SELECT_INPUT DAISY Register0BfLPSPI3_SDI_SELECT_INPUT DAISY Register0BfLPSPI3_SDO_SELECT_INPUT DAISY Register0BfLPSPI4_SCK_SELECT_INPUT DAISY Register0BfLPSPI4_SDI_SELECT_INPUT DAISY Register0BfLPSPI4_SDO_SELECT_INPUT DAISY Register0Bethe module is functional in Stop modeClthe module is NOT functional in Stop mode, when this bit \xe2\x80\xa610BfLPUART2_RX_SELECT_INPUT DAISY Register0BfLPUART2_TX_SELECT_INPUT DAISY Register032BfLPUART3_RX_SELECT_INPUT DAISY Register0BfLPUART3_TX_SELECT_INPUT DAISY Register054BfLPUART4_RX_SELECT_INPUT DAISY Register0BfLPUART4_TX_SELECT_INPUT DAISY Register076BfLPUART5_RX_SELECT_INPUT DAISY Register0BfLPUART5_TX_SELECT_INPUT DAISY Register098BfLPUART6_RX_SELECT_INPUT DAISY Register0BfLPUART6_TX_SELECT_INPUT DAISY Register0;:BfLPUART7_RX_SELECT_INPUT DAISY Register0BfLPUART7_TX_SELECT_INPUT DAISY Register0=<BfLPUART8_RX_SELECT_INPUT DAISY Register0BfLPUART8_TX_SELECT_INPUT DAISY Register0Cedon\xe2\x80\x99t mask interrupt due to frequency change of \xe2\x80\xa6Ccmask interrupt due to frequency change of semc_podfCkinterrupt is not generated due to update of periph_clk_sel.Cdinterrupt generated due to update of periph_clk_sel.AlQTIMER1 timer counter freezeAlQTIMER2 timer counter freezeAlQTIMER3 timer counter freezeAlQTIMER4 timer counter freezeBfSAI1_MCLK2_SELECT_INPUT DAISY Register0BfSAI2_MCLK2_SELECT_INPUT DAISY Register0BfUSDHC2_CLK_SELECT_INPUT DAISY Register0BfUSDHC2_CMD_SELECT_INPUT DAISY Register0BbRunning count of the UTMI_RXERROR.BfXBAR1_IN02_SELECT_INPUT DAISY Register0BfXBAR1_IN03_SELECT_INPUT DAISY Register0BfXBAR1_IN04_SELECT_INPUT DAISY Register0BfXBAR1_IN05_SELECT_INPUT DAISY Register0BfXBAR1_IN06_SELECT_INPUT DAISY Register0BfXBAR1_IN07_SELECT_INPUT DAISY Register0BfXBAR1_IN08_SELECT_INPUT DAISY Register0BfXBAR1_IN09_SELECT_INPUT DAISY Register0BfXBAR1_IN14_SELECT_INPUT DAISY Register0BfXBAR1_IN15_SELECT_INPUT DAISY Register0BfXBAR1_IN16_SELECT_INPUT DAISY Register0BfXBAR1_IN17_SELECT_INPUT DAISY Register0BfXBAR1_IN18_SELECT_INPUT DAISY Register0BfXBAR1_IN19_SELECT_INPUT DAISY Register0BfXBAR1_IN20_SELECT_INPUT DAISY Register0BfXBAR1_IN23_SELECT_INPUT DAISY Register0BfXBAR1_IN22_SELECT_INPUT DAISY Register011BfXBAR1_IN24_SELECT_INPUT DAISY Register0BfXBAR1_IN25_SELECT_INPUT DAISY Register0ino reducegreduceskno increaseiincreases321032103210BkAllow TSC hardware generates ADC COCO clearBoPrevent TSC from generate ADC COCO clear signalCmAXBS_L DMA master has higher priority.Do not set both DMA \xe2\x80\xa6AkForce Round Robin in AXBS_LCmForce Round Robin in AXBS_P. This bit can override master \xe2\x80\xa6CbBase address change error interrupt enable signal.B`Per-channel interrupt enable bit000BeSelect key from Key MUX (SNVS/OTPMK).AoSelect key from OCOTP (SW_GP2).AhDLL_CTRL_SLV_DLY_TARGET0AhDLL_CTRL_SLV_DLY_TARGET1Clfuse programing supply voltage is gated off to the efuse \xe2\x80\xa6Afallow fuse programing.CcEnable automatic context switching for the channels000BgENET0_TIMER_SELECT_INPUT DAISY Register0BgFLEXCAN1_RX_SELECT_INPUT DAISY Register0BgFLEXCAN2_RX_SELECT_INPUT DAISY Register0BfStart address of flexspi1 and flexspi2AbHysteresis Enabled0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AcXBAR_INOUT as inputAdXBAR_INOUT as output101010101010101010BgLPSPI1_PCS0_SELECT_INPUT DAISY Register0BgLPSPI2_PCS0_SELECT_INPUT DAISY Register0BgLPSPI3_PCS0_SELECT_INPUT DAISY Register0BgLPSPI4_PCS0_SELECT_INPUT DAISY Register0AbOpen Drain Enabled0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000Ciinterrupt is not generated due to frequency change of \xe2\x80\xa6Cbinterrupt generated due to frequency change of \xe2\x80\xa6Ab100K Ohm Pull Down0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A`input from IOMUXoinput from XBAR101010101010101010101010101010Bhdisable automatically gate off RAM clockBgenable automatically gate off RAM clockAdSilicon revision 1.0AcEnable SIP_TEST_MUXC`SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register0BgUSB_OTG1_OC_SELECT_INPUT DAISY Register0BgUSB_OTG2_OC_SELECT_INPUT DAISY Register0BgUSDHC1_CD_B_SELECT_INPUT DAISY Register0BgUSDHC2_CD_B_SELECT_INPUT DAISY Register0BmAXBS_P M0 master doesn\xe2\x80\x99t have high priorityBbAXBS_P M0 master has high priorityBlAXBS_P M1 master does not have high priorityBbAXBS_P M1 master has high priorityCjDo not read five wire detect value, read default value \xe2\x80\xa6BjRead five wire detect status from analogueCjDo not read four wire detect value, read default value \xe2\x80\xa6BjRead four wire detect status from analogueAiDLL_CTRL_SLV_OVERRIDE_VALBhENET0_RXDATA_SELECT_INPUT DAISY Register0BhENET1_RXDATA_SELECT_INPUT DAISY Register0BhFLEXSPIA_DQS_SELECT_INPUT DAISY Register0BhFLEXSPIA_SCK_SELECT_INPUT DAISY Register0BgOffset address of flexspi1 and flexspi2AcHysteresis Disabled0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AcOpen Drain Disabled0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AcPull/Keeper Enabled0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000Aktimer counter work normallyAmreset counter and ouput flags101010BhSAI1_RX_BCLK_SELECT_INPUT DAISY Register0BhSAI1_RX_SYNC_SELECT_INPUT DAISY Register0BhSAI1_TX_BCLK_SELECT_INPUT DAISY Register0BhSAI1_TX_SYNC_SELECT_INPUT DAISY Register0BhSAI2_RX_BCLK_SELECT_INPUT DAISY Register0BhSAI2_RX_SYNC_SELECT_INPUT DAISY Register0BhSAI2_TX_BCLK_SELECT_INPUT DAISY Register0BhSAI2_TX_SYNC_SELECT_INPUT DAISY Register0AoBoot Pin select in SIP_TEST_MUXCaSW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register0CaSW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register0CaSW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register0BhUSDHC2_DATA0_SELECT_INPUT DAISY Register0BhUSDHC2_DATA1_SELECT_INPUT DAISY Register0BhUSDHC2_DATA2_SELECT_INPUT DAISY Register0BhUSDHC2_DATA3_SELECT_INPUT DAISY Register0BhUSDHC2_DATA4_SELECT_INPUT DAISY Register0BhUSDHC2_DATA5_SELECT_INPUT DAISY Register0BhUSDHC2_DATA6_SELECT_INPUT DAISY Register0BhUSDHC2_DATA7_SELECT_INPUT DAISY Register0CkAXBS_L AHBXL master has higher priority.Do not set both \xe2\x80\xa6BmAXBS_L DMA master does not have high priorityBcAXBS_L DMA master has high priorityCnAXBS_L masters are not arbitored in round robin, depending \xe2\x80\xa6BkAXBS_L masters are arbitored in round robinCnAXBS_P masters are not arbitored in round robin, depending \xe2\x80\xa6BkAXBS_P masters are arbitored in round robinCmData input to the block is actually RGB 18 bpp, but there \xe2\x80\xa6000BiLPUART3_CTS_B_SELECT_INPUT DAISY Register0Cjmask interrupt generation due to update of periph_clk_sel.AdPull/Keeper Disabled0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BiSAI1_RX_DATA0_SELECT_INPUT DAISY Register0BiSAI1_RX_DATA1_SELECT_INPUT DAISY Register0BiSAI1_RX_DATA2_SELECT_INPUT DAISY Register0BiSAI1_RX_DATA3_SELECT_INPUT DAISY Register0BiSAI2_RX_DATA0_SELECT_INPUT DAISY Register0AhSIP_TEST_MUX is disabledAgSIP_TEST_MUX is enabledCbSW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register0CbSW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register0CbSW_MUX_CTL_PAD_PMIC_ON_REQ SW MUX Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register0CbSW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register0CbSW_PAD_CTL_PAD_PMIC_ON_REQ SW PAD Control Register0BjCCM_PMIC_READY_SELECT_INPUT DAISY Register0BjFLEXPWM1_PWMA0_SELECT_INPUT DAISY Register0BjFLEXPWM1_PWMA1_SELECT_INPUT DAISY Register0BjFLEXPWM1_PWMA2_SELECT_INPUT DAISY Register0BjFLEXPWM1_PWMA3_SELECT_INPUT DAISY Register0BjFLEXPWM1_PWMB0_SELECT_INPUT DAISY Register0BjFLEXPWM1_PWMB1_SELECT_INPUT DAISY Register0BjFLEXPWM1_PWMB2_SELECT_INPUT DAISY Register0BjFLEXPWM1_PWMB3_SELECT_INPUT DAISY Register0BjFLEXPWM2_PWMA0_SELECT_INPUT DAISY Register0BjFLEXPWM2_PWMA1_SELECT_INPUT DAISY Register0BjFLEXPWM2_PWMA2_SELECT_INPUT DAISY Register0BjFLEXPWM2_PWMA3_SELECT_INPUT DAISY Register0BjFLEXPWM2_PWMB0_SELECT_INPUT DAISY Register0BjFLEXPWM2_PWMB1_SELECT_INPUT DAISY Register0BjFLEXPWM2_PWMB2_SELECT_INPUT DAISY Register0BjFLEXPWM2_PWMB3_SELECT_INPUT DAISY Register0BjFLEXPWM4_PWMA0_SELECT_INPUT DAISY Register0BjFLEXPWM4_PWMA1_SELECT_INPUT DAISY Register0BjFLEXPWM4_PWMA2_SELECT_INPUT DAISY Register0BjFLEXPWM4_PWMA3_SELECT_INPUT DAISY Register0BjFLEXSPIA_DATA0_SELECT_INPUT DAISY Register0BjFLEXSPIA_DATA1_SELECT_INPUT DAISY Register0BjFLEXSPIA_DATA2_SELECT_INPUT DAISY Register0BjFLEXSPIA_DATA3_SELECT_INPUT DAISY Register0BjFLEXSPIB_DATA0_SELECT_INPUT DAISY Register0BjFLEXSPIB_DATA1_SELECT_INPUT DAISY Register0BjFLEXSPIB_DATA2_SELECT_INPUT DAISY Register0BjFLEXSPIB_DATA3_SELECT_INPUT DAISY Register0BhLock DCP Key OCOTP/Key MUX selection bitCkmask interrupt generation due to update of periph2_clk_sel.BjQTIMER2_TIMER0_SELECT_INPUT DAISY Register0BjQTIMER2_TIMER1_SELECT_INPUT DAISY Register0BjQTIMER2_TIMER2_SELECT_INPUT DAISY Register0BjQTIMER2_TIMER3_SELECT_INPUT DAISY Register0BjQTIMER3_TIMER0_SELECT_INPUT DAISY Register0BjQTIMER3_TIMER1_SELECT_INPUT DAISY Register0BjQTIMER3_TIMER2_SELECT_INPUT DAISY Register0BjQTIMER3_TIMER3_SELECT_INPUT DAISY Register0BoAXBS_L AHBXL master does not have high priorityBeAXBS_P AHBXL master has high priorityCkThis byte stores the highest FIFO level achieved by CSI \xe2\x80\xa6Agoutput driver disabled;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000Cldon\xe2\x80\x99t mask interrupt due to update of periph_clk_sel - \xe2\x80\xa6Bnmask interrupt due to update of periph_clk_selCdSW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register0CdSW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register0CdSW_MUX_CTL_PAD_PMIC_STBY_REQ SW MUX Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register0CdSW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register0CdSW_PAD_CTL_PAD_PMIC_STBY_REQ SW PAD Control Register0Agoutput driver disabled;000000000000000000000000000AcField is not lockedBbField is locked (read access only)Cmdon\xe2\x80\x99t mask interrupt due to update of periph2_clk_sel - \xe2\x80\xa6Bomask interrupt due to update of periph2_clk_selCeSW_MUX_CTL_PAD_GPIO_SPI_B0_00 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_01 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_02 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_03 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_04 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_05 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_06 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_07 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_08 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_09 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_10 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_11 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_12 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B0_13 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B1_00 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B1_01 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B1_02 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B1_03 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B1_04 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B1_05 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B1_06 SW MUX Control Register0CeSW_MUX_CTL_PAD_GPIO_SPI_B1_07 SW MUX Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_00 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_01 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_02 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_03 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_04 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_05 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_06 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_07 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_08 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_09 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_10 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_11 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_12 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B0_13 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B1_00 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B1_01 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B1_02 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B1_03 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B1_04 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B1_05 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B1_06 SW PAD Control Register0CeSW_PAD_CTL_PAD_GPIO_SPI_B1_07 SW PAD Control Register0BmENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register0BnANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register0BnANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register0BnENET2_IPG_CLK_RMII_SELECT_INPUT DAISY Register0BnGPT1_IPP_IND_CLKIN_SELECT_INPUT DAISY Register0BnGPT2_IPP_IND_CLKIN_SELECT_INPUT DAISY Register0BoCANFD_IPP_IND_CANRX_SELECT_INPUT DAISY Register0BoGPT1_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register0BoGPT1_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register0BoGPT2_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register0BoGPT2_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register0BoSEMC_I_IPP_IND_DQS4_SELECT_INPUT DAISY Register0CkThe default is to grab the odd lines first and then the \xe2\x80\xa6000B`R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CcENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT DAISY Register0CcENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT DAISY Register0CcFLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT DAISY Register0CcFLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT DAISY Register0CcFLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register0CcSAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 DAISY Register0CcSAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register0CcSAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register0CcSAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register0CcSAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register0CdENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT DAISY Register0CdENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT DAISY Register0<<<<<<<<<<<<<<<<<<<<<<CeSAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register0CfENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0 DAISY Register0CgENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 DAISY Register0CgENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1 DAISY Register0CgFLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT DAISY Register0CgFLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT DAISY Register0CgFLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT DAISY Register0CgFLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT DAISY Register0CgFLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT DAISY Register0CgFLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT DAISY Register0CgFLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT DAISY Register0CgFLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT DAISY Register0CaR0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)00000")