Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct  6 16:33:15 2022
| Host         : DESKTOP-89C8E5B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             332 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | controller_inst/FSM_onehot_state[4]_i_1_n_0 | rst_IBUF         |                2 |             10 |
|  clk_IBUF_BUFG | datapath_inst/couter_i/E[0]                 | rst_IBUF         |                2 |             14 |
|  clk_IBUF_BUFG | controller_inst/E[0]                        | rst_IBUF         |                5 |             16 |
|  clk_IBUF_BUFG |                                             | rst_IBUF         |               12 |             24 |
|  clk_IBUF_BUFG | datapath_inst/couter_i/en_reg5              | rst_IBUF         |                8 |             56 |
|  clk_IBUF_BUFG | datapath_inst/couter_i/output_reg[13]_0[0]  | rst_IBUF         |                7 |             56 |
|  clk_IBUF_BUFG | controller_inst/out[2]                      | rst_IBUF         |               15 |             84 |
|  clk_IBUF_BUFG | controller_inst/output_reg[0][0]            | rst_IBUF         |                9 |             96 |
+----------------+---------------------------------------------+------------------+------------------+----------------+


