<dec f='llvm/llvm/lib/Target/X86/X86GenRegisterBankInfo.def' l='40' type='6'/>
<use f='llvm/llvm/lib/Target/X86/X86GenRegisterBankInfo.def' l='78' u='r'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='76' u='r' c='_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='88' u='r' c='_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='95' u='r' c='_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb'/>
