0th instruction: 32'b0000000_00001_00000_000_00001_0010011;  addi x1, x0, 1   (Initialize x1 = 1)
1st instruction: 32'b0000000_00001_00000_010_00001_0100011;  sd x1, 0(x0)     (Store Fib(1) = 1)
2nd instruction: 32'b0000000_00001_00010_000_00100_0110011;  add x4, x1, x2
3rd instruction: 32'b0100000_00011_01001_000_00101_0110011;  sub x5, x9, x3
4th instruction: 32'b0000000_00100_00000_010_01000_0100011;  sd x4, 8(x0)
5th instruction: 32'b0000000_00101_00000_010_10000_0100011;  sd x5, 16(x0)
6th instruction: 32'b0000000_01001_00011_000_00100_0110011;  add x4, x9, x3
7th instruction: 32'b0100000_00010_00001_000_00101_0110011;  sub x5, x1, x2
8th instruction: 32'b0000000_01000_00000_010_00100_0000011;  ld x4, 8(x0)
9th instruction: 32'b0000000_10000_00000_010_00101_0000011;  ld x5, 16(x0)
10th instruction: 32'b0000000_00101_00100_111_00110_0110011;  and x6, x4, x5
11th instruction: 32'b0000000_00101_00100_110_00111_0110011;  or x7, x4, x5
12th instruction: 32'b0000000_00101_00100_100_01000_0110011;  xor x8, x4, x5
13th instruction: 32'b0000000_01111_00000_000_01101_0010011;  addi x13, x0, 15
14th instruction: 32'b0000000_01111_00000_000_01110_0010011;  addi x14, x0, 15
15th instruction: 32'b0000000_01101_01110_000_00100_1100011;  beq x14, x13, loop (branching example)
16th instruction: 32'b0000000_01111_00000_000_01111_0010011;  addi x15, x0, 15
17th instruction: 32'b0000000_00010_00001_111_00110_0110011;  and x6, x1, x2
18th instruction: 32'b0000000_00010_00001_110_00111_0110011;  or x7, x1, x2
19th instruction: 32'b0000000_00010_00010_100_01000_0110011;  xor x8, x2, x2
20th instruction: 32'b0000000_11000_00000_010_01000_0100011;  sd x8, 24(x0)
21st instruction: 32'b0000000_11000_00000_010_01001_0000011;  ld x9, 24(x0)

