
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.054955                       # Number of seconds simulated
sim_ticks                                1054954660500                       # Number of ticks simulated
final_tick                               1054954660500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37331                       # Simulator instruction rate (inst/s)
host_op_rate                                    54537                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               78764548                       # Simulator tick rate (ticks/s)
host_mem_usage                                 827256                       # Number of bytes of host memory used
host_seconds                                 13393.78                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           99328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       208051200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          208150528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        99328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    126337024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       126337024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           406350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              406544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        246752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             246752                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              94154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          197213404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             197307558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         94154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            94154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       119755880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119755880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       119755880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             94154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         197213404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            317063438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      406544                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     246752                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3252352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1974016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              206687552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1462976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               126262592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               208150528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            126337024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  22859                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1148                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       157575                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            203842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            200991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            211991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            193154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            188895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            173930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            200848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            203349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            178909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            177806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           199848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           203586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           208541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           217078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           218758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           247967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            123376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            125551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            139147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            119976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            105986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            130779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            135331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            110089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            108936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           117281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           116272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           115752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           124488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149684                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1054902992500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3252352                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1974016                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  403326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  402975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  402971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  403399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  403394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  403388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  403531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  403508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  56251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  58094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  60805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  63093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  76737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  88776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  93872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  93976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  94581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  94777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  94773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  91771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  88881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  87040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  84416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  81325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  74877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       552492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    602.633421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   535.246957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.806416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25150      4.55%      4.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5854      1.06%      5.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3340      0.60%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22762      4.12%     10.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       364726     66.01%     76.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1139      0.21%     76.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1092      0.20%     76.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8859      1.60%     78.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119570     21.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       552492                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        93020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.641281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    108.876669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        92955     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           50      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         93020                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        93020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.208912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.856388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.824858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22503     24.19%     24.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2125      2.28%     26.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5840      6.28%     32.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4360      4.69%     37.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1990      2.14%     39.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             3460      3.72%     43.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             3117      3.35%     46.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1744      1.87%     48.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            44417     47.75%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             1221      1.31%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               89      0.10%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               55      0.06%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               54      0.06%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               61      0.07%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               65      0.07%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               82      0.09%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             1705      1.83%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               50      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                4      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                5      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40               64      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         93020                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 139363195250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            199916189000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                16147465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43153.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61903.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       195.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    197.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    119.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       7.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2908721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1741133                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1614739.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2085637680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1137996750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             12300600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             6506101440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          68904285840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         151821217125                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         499794377250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           742550216085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            703.871444                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 830342354500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35227140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  189381991750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2091201840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1141032750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             12889445400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             6277986000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          68904285840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         156845187720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         495387385500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           743536525050                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            704.806377                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 822939606000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35227140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  196784740250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2109909321                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688907                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688907                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743410                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892952                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840558                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245127                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985459                       # number of memory refs
system.cpu.num_load_insts                   225946750                       # Number of load instructions
system.cpu.num_store_insts                   70038709                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2109909321                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349070     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946750     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038709      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.replacements           1897183                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.421668                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           294082652                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1897439                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            154.989252                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        6022676500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.421668                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         593868359                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        593868359                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224620445                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224620445                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69453242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69453242                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         8965                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8965                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     294073687                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        294073687                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    294082652                       # number of overall hits
system.cpu.dcache.overall_hits::total       294082652                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1309921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1309921                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       585468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       585468                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         7419                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7419                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      1895389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1895389                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1902808                       # number of overall misses
system.cpu.dcache.overall_misses::total       1902808                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  42296700500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  42296700500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  30417981000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30417981000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  72714681500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  72714681500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  72714681500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  72714681500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985460                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005798                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005798                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008359                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008359                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.452820                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.452820                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006404                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006404                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006429                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006429                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32289.504863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32289.504863                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51954.984730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51954.984730                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38363.988342                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38363.988342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38214.408127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38214.408127                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       967583                       # number of writebacks
system.cpu.dcache.writebacks::total            967583                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1309921                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1309921                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       585468                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       585468                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2050                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2050                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1895389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1895389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1897439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1897439                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  40986779500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40986779500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  29832513000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29832513000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    252456000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    252456000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  70819292500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  70819292500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  71071748500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71071748500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005798                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.125122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.125122                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006404                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006404                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006411                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31289.504863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31289.504863                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50954.984730                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50954.984730                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 123149.268293                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 123149.268293                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37363.988342                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37363.988342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37456.671071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37456.671071                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                21                       # number of replacements
system.cpu.icache.tags.tagsinuse           142.052868                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687397668                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               195                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3525116.246154                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   142.052868                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.554894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.554894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374795921                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374795921                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687397668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687397668                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687397668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687397668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687397668                       # number of overall hits
system.cpu.icache.overall_hits::total       687397668                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          195                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           195                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          195                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            195                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          195                       # number of overall misses
system.cpu.icache.overall_misses::total           195                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     24316500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24316500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     24316500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24316500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     24316500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24316500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst       124700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       124700                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst       124700                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       124700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst       124700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       124700                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          195                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          195                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          195                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          195                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     24121500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24121500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     24121500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24121500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     24121500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24121500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst       123700                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       123700                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst       123700                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       123700                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst       123700                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       123700                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    428774                       # number of replacements
system.l2.tags.tagsinuse                  1970.461144                       # Cycle average of tags in use
system.l2.tags.total_refs                     2753152                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    430763                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.391338                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                8825407000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      958.153743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.618993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1011.688408                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.467849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.493988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962139                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1989                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1980                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.971191                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4811068                       # Number of tag accesses
system.l2.tags.data_accesses                  4811068                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       967583                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           967583                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             401020                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                401020                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1090069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1090069                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1491089                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1491090                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1491089                       # number of overall hits
system.l2.overall_hits::total                 1491090                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           184448                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              184448                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              194                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       221902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          221902                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 194                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              406350                       # number of demand (read+write) misses
system.l2.demand_misses::total                 406544                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                194                       # number of overall misses
system.l2.overall_misses::cpu.data             406350                       # number of overall misses
system.l2.overall_misses::total                406544                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  24743580500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24743580500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     23809500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23809500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  27825486000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27825486000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      23809500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   52569066500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52592876000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     23809500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  52569066500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52592876000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       967583                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       967583                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         585468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            585468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1311971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1311971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               195                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1897439                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1897634                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              195                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1897439                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1897634                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.315044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.315044                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.994872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994872                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.169136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.169136                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.994872                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.214157                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214237                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.994872                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.214157                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214237                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 134149.356458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 134149.356458                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 122729.381443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122729.381443                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 125395.381745                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125395.381745                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 122729.381443                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 129368.934416                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129365.766067                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 122729.381443                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 129368.934416                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129365.766067                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               246752                       # number of writebacks
system.l2.writebacks::total                    246752                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        25431                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         25431                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       184448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         184448                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          194                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          194                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       221902                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       221902                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         406350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            406544                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        406350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           406544                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  22899100500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22899100500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     21869500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21869500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25606466000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25606466000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     21869500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  48505566500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  48527436000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     21869500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  48505566500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  48527436000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.315044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.994872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.169136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.169136                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.994872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.214157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.994872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.214157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214237                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 124149.356458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124149.356458                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 112729.381443                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 112729.381443                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 115395.381745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115395.381745                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 112729.381443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 119368.934416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119365.766067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 112729.381443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 119368.934416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119365.766067                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             222096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       246752                       # Transaction distribution
system.membus.trans_dist::CleanEvict           157575                       # Transaction distribution
system.membus.trans_dist::ReadExReq            184448                       # Transaction distribution
system.membus.trans_dist::ReadExResp           184448                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222096                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1217415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1217415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1217415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    334487552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    334487552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               334487552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            810871                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  810871    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              810871                       # Request fanout histogram
system.membus.reqLayer2.occupancy          8706955500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13607683000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3794838                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1897204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          49878                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        49878                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1312166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1214335                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1111621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           585468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          585468                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           195                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1311971                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5692060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5692471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       110592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1466891264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1467001856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          428774                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2326408                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021440                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144847                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2276529     97.86%     97.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  49879      2.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2326408                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9638251000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1657500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16128231500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
