HASH             = cd503a36c8ebd7e713cdbb29b6f5c89c5516b478
IMPROVEMENTS     = wires cells memories
CELLS            =
WIRES            = 
PERCENT_WIRES    = 
PERCENT_CELLS    =    
PERCENT_MEMORIES = 
SIM              = icarus
TOPLEVEL_LANG    = verilog
VERILOG_SOURCES  = /code/rtl/halfband_fir.sv
TOPLEVEL         = halfband_fir
MODULE           = test_halfband_fir
PYTHONPATH       = /src