# 
# IC Compiler II write_def
# Release      : O-2018.06-SP1
# User Name    : ICer
# Date         : Sun Apr 28 19:25:18 2024
# 
# This DEF file was generated with the -include_tech_via_definitions option,
# which includes all library technology via definitions (i.e., contact codes).
# Undetermined results will occur if this file is read into any database.
# 
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN UART ;
UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
COMPONENTPIN ACCESS_DIRECTION STRING ;
END PROPERTYDEFINITIONS
DIEAREA ( 0 0 ) ( 0 55144 ) ( 56056 55144 ) ( 56056 0 ) ;
ROW unit_row_1 unit 5000 5000 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_2 unit 5000 6672 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_3 unit 5000 8344 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_4 unit 5000 10016 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_5 unit 5000 11688 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_6 unit 5000 13360 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_7 unit 5000 15032 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_8 unit 5000 16704 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_9 unit 5000 18376 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_10 unit 5000 20048 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_11 unit 5000 21720 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_12 unit 5000 23392 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_13 unit 5000 25064 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_14 unit 5000 26736 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_15 unit 5000 28408 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_16 unit 5000 30080 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_17 unit 5000 31752 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_18 unit 5000 33424 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_19 unit 5000 35096 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_20 unit 5000 36768 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_21 unit 5000 38440 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_22 unit 5000 40112 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_23 unit 5000 41784 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_24 unit 5000 43456 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_25 unit 5000 45128 FS DO 303 BY 1 STEP 152 0 ;
ROW unit_row_26 unit 5000 46800 N DO 303 BY 1 STEP 152 0 ;
ROW unit_row_27 unit 5000 48472 FS DO 303 BY 1 STEP 152 0 ;
TRACKS Y 136 DO 362 STEP 152 LAYER M1 ;
TRACKS X 136 DO 368 STEP 152 LAYER M1 ;
TRACKS Y 136 DO 362 STEP 152 LAYER M2 ;
TRACKS X 136 DO 368 STEP 152 LAYER M2 ;
TRACKS Y 136 DO 181 STEP 304 LAYER M3 ;
TRACKS X 136 DO 184 STEP 304 LAYER M3 ;
TRACKS Y 136 DO 181 STEP 304 LAYER M4 ;
TRACKS X 136 DO 184 STEP 304 LAYER M4 ;
TRACKS Y 136 DO 91 STEP 608 LAYER M5 ;
TRACKS X 136 DO 92 STEP 608 LAYER M5 ;
TRACKS Y 136 DO 91 STEP 608 LAYER M6 ;
TRACKS X 136 DO 92 STEP 608 LAYER M6 ;
TRACKS Y 136 DO 46 STEP 1216 LAYER M7 ;
TRACKS X 136 DO 46 STEP 1216 LAYER M7 ;
TRACKS Y 136 DO 46 STEP 1216 LAYER M8 ;
TRACKS X 136 DO 46 STEP 1216 LAYER M8 ;
TRACKS Y 136 DO 23 STEP 2432 LAYER M9 ;
TRACKS X 136 DO 23 STEP 2432 LAYER M9 ;
TRACKS Y 136 DO 12 STEP 4864 LAYER MRDL ;
TRACKS X 136 DO 12 STEP 4864 LAYER MRDL ;
VIAS 77 ;
 - VIA12SQ_C
   + RECT M1 ( -55 -30 ) ( 55 30 )
   + RECT VIA1 ( -25 -25 ) ( 25 25 )
   + RECT M2 ( -30 -55 ) ( 30 55 ) ;
 - VIA12BAR_C
   + RECT M1 ( -55 -55 ) ( 55 55 )
   + RECT VIA1 ( -25 -50 ) ( 25 50 )
   + RECT M2 ( -30 -80 ) ( 30 80 ) ;
 - VIA12LG_C
   + RECT M1 ( -80 -55 ) ( 80 55 )
   + RECT VIA1 ( -50 -50 ) ( 50 50 )
   + RECT M2 ( -80 -55 ) ( 80 55 ) ;
 - VIA12SQ
   + RECT M1 ( -55 -30 ) ( 55 30 )
   + RECT VIA1 ( -25 -25 ) ( 25 25 )
   + RECT M2 ( -55 -30 ) ( 55 30 ) ;
 - VIA12BAR
   + RECT M1 ( -55 -55 ) ( 55 55 )
   + RECT VIA1 ( -25 -50 ) ( 25 50 )
   + RECT M2 ( -55 -55 ) ( 55 55 ) ;
 - VIA12LG
   + RECT M1 ( -80 -55 ) ( 80 55 )
   + RECT VIA1 ( -50 -50 ) ( 50 50 )
   + RECT M2 ( -80 -55 ) ( 80 55 ) ;
 - VIA23SQ_C
   + RECT M2 ( -55 -30 ) ( 55 30 )
   + RECT VIA2 ( -25 -25 ) ( 25 25 )
   + RECT M3 ( -30 -55 ) ( 30 55 ) ;
 - VIA23BAR_C
   + RECT M2 ( -55 -55 ) ( 55 55 )
   + RECT VIA2 ( -25 -50 ) ( 25 50 )
   + RECT M3 ( -30 -80 ) ( 30 80 ) ;
 - VIA23LG_C
   + RECT M2 ( -80 -55 ) ( 80 55 )
   + RECT VIA2 ( -50 -50 ) ( 50 50 )
   + RECT M3 ( -80 -55 ) ( 80 55 ) ;
 - VIA23SQ
   + RECT M2 ( -55 -30 ) ( 55 30 )
   + RECT VIA2 ( -25 -25 ) ( 25 25 )
   + RECT M3 ( -55 -30 ) ( 55 30 ) ;
 - VIA23BAR
   + RECT M2 ( -55 -55 ) ( 55 55 )
   + RECT VIA2 ( -25 -50 ) ( 25 50 )
   + RECT M3 ( -55 -55 ) ( 55 55 ) ;
 - VIA23LG
   + RECT M2 ( -80 -55 ) ( 80 55 )
   + RECT VIA2 ( -50 -50 ) ( 50 50 )
   + RECT M3 ( -80 -55 ) ( 80 55 ) ;
 - VIA34SQ_C
   + RECT M3 ( -55 -30 ) ( 55 30 )
   + RECT VIA3 ( -25 -25 ) ( 25 25 )
   + RECT M4 ( -30 -55 ) ( 30 55 ) ;
 - VIA34BAR_C
   + RECT M3 ( -55 -55 ) ( 55 55 )
   + RECT VIA3 ( -25 -50 ) ( 25 50 )
   + RECT M4 ( -30 -80 ) ( 30 80 ) ;
 - VIA34LG_C
   + RECT M3 ( -80 -55 ) ( 80 55 )
   + RECT VIA3 ( -50 -50 ) ( 50 50 )
   + RECT M4 ( -80 -55 ) ( 80 55 ) ;
 - VIA34SQ
   + RECT M3 ( -55 -30 ) ( 55 30 )
   + RECT VIA3 ( -25 -25 ) ( 25 25 )
   + RECT M4 ( -55 -30 ) ( 55 30 ) ;
 - VIA34BAR
   + RECT M3 ( -55 -55 ) ( 55 55 )
   + RECT VIA3 ( -25 -50 ) ( 25 50 )
   + RECT M4 ( -55 -55 ) ( 55 55 ) ;
 - VIA34LG
   + RECT M3 ( -80 -55 ) ( 80 55 )
   + RECT VIA3 ( -50 -50 ) ( 50 50 )
   + RECT M4 ( -80 -55 ) ( 80 55 ) ;
 - VIA45SQ_C
   + RECT M4 ( -55 -30 ) ( 55 30 )
   + RECT VIA4 ( -25 -25 ) ( 25 25 )
   + RECT M5 ( -30 -55 ) ( 30 55 ) ;
 - VIA45BAR_C
   + RECT M4 ( -55 -55 ) ( 55 55 )
   + RECT VIA4 ( -25 -50 ) ( 25 50 )
   + RECT M5 ( -30 -80 ) ( 30 80 ) ;
 - VIA45LG_C
   + RECT M4 ( -80 -55 ) ( 80 55 )
   + RECT VIA4 ( -50 -50 ) ( 50 50 )
   + RECT M5 ( -80 -55 ) ( 80 55 ) ;
 - VIA45SQ
   + RECT M4 ( -55 -30 ) ( 55 30 )
   + RECT VIA4 ( -25 -25 ) ( 25 25 )
   + RECT M5 ( -55 -30 ) ( 55 30 ) ;
 - VIA45BAR
   + RECT M4 ( -55 -55 ) ( 55 55 )
   + RECT VIA4 ( -25 -50 ) ( 25 50 )
   + RECT M5 ( -55 -55 ) ( 55 55 ) ;
 - VIA45LG
   + RECT M4 ( -80 -55 ) ( 80 55 )
   + RECT VIA4 ( -50 -50 ) ( 50 50 )
   + RECT M5 ( -80 -55 ) ( 80 55 ) ;
 - VIA56SQ_C
   + RECT M5 ( -55 -30 ) ( 55 30 )
   + RECT VIA5 ( -25 -25 ) ( 25 25 )
   + RECT M6 ( -30 -55 ) ( 30 55 ) ;
 - VIA56BAR_C
   + RECT M5 ( -55 -55 ) ( 55 55 )
   + RECT VIA5 ( -25 -50 ) ( 25 50 )
   + RECT M6 ( -30 -80 ) ( 30 80 ) ;
 - VIA56LG_C
   + RECT M5 ( -80 -55 ) ( 80 55 )
   + RECT VIA5 ( -50 -50 ) ( 50 50 )
   + RECT M6 ( -80 -55 ) ( 80 55 ) ;
 - VIA56SQ
   + RECT M5 ( -55 -30 ) ( 55 30 )
   + RECT VIA5 ( -25 -25 ) ( 25 25 )
   + RECT M6 ( -55 -30 ) ( 55 30 ) ;
 - VIA56BAR
   + RECT M5 ( -55 -55 ) ( 55 55 )
   + RECT VIA5 ( -25 -50 ) ( 25 50 )
   + RECT M6 ( -55 -55 ) ( 55 55 ) ;
 - VIA56LG
   + RECT M5 ( -80 -55 ) ( 80 55 )
   + RECT VIA5 ( -50 -50 ) ( 50 50 )
   + RECT M6 ( -80 -55 ) ( 80 55 ) ;
 - VIA67SQ_C
   + RECT M6 ( -55 -30 ) ( 55 30 )
   + RECT VIA6 ( -25 -25 ) ( 25 25 )
   + RECT M7 ( -30 -55 ) ( 30 55 ) ;
 - VIA67BAR_C
   + RECT M6 ( -55 -55 ) ( 55 55 )
   + RECT VIA6 ( -25 -50 ) ( 25 50 )
   + RECT M7 ( -30 -80 ) ( 30 80 ) ;
 - VIA67LG_C
   + RECT M6 ( -80 -55 ) ( 80 55 )
   + RECT VIA6 ( -50 -50 ) ( 50 50 )
   + RECT M7 ( -80 -55 ) ( 80 55 ) ;
 - VIA67SQ
   + RECT M6 ( -55 -30 ) ( 55 30 )
   + RECT VIA6 ( -25 -25 ) ( 25 25 )
   + RECT M7 ( -55 -30 ) ( 55 30 ) ;
 - VIA67BAR
   + RECT M6 ( -55 -55 ) ( 55 55 )
   + RECT VIA6 ( -25 -50 ) ( 25 50 )
   + RECT M7 ( -55 -55 ) ( 55 55 ) ;
 - VIA67LG
   + RECT M6 ( -80 -55 ) ( 80 55 )
   + RECT VIA6 ( -50 -50 ) ( 50 50 )
   + RECT M7 ( -80 -55 ) ( 80 55 ) ;
 - VIA78SQ_C
   + RECT M7 ( -55 -30 ) ( 55 30 )
   + RECT VIA7 ( -25 -25 ) ( 25 25 )
   + RECT M8 ( -30 -55 ) ( 30 55 ) ;
 - VIA78BAR_C
   + RECT M7 ( -55 -55 ) ( 55 55 )
   + RECT VIA7 ( -25 -50 ) ( 25 50 )
   + RECT M8 ( -30 -80 ) ( 30 80 ) ;
 - VIA78LG_C
   + RECT M7 ( -80 -55 ) ( 80 55 )
   + RECT VIA7 ( -50 -50 ) ( 50 50 )
   + RECT M8 ( -80 -55 ) ( 80 55 ) ;
 - VIA78SQ
   + RECT M7 ( -55 -30 ) ( 55 30 )
   + RECT VIA7 ( -25 -25 ) ( 25 25 )
   + RECT M8 ( -55 -30 ) ( 55 30 ) ;
 - VIA78BAR
   + RECT M7 ( -55 -55 ) ( 55 55 )
   + RECT VIA7 ( -25 -50 ) ( 25 50 )
   + RECT M8 ( -55 -55 ) ( 55 55 ) ;
 - VIA78LG
   + RECT M7 ( -80 -55 ) ( 80 55 )
   + RECT VIA7 ( -50 -50 ) ( 50 50 )
   + RECT M8 ( -80 -55 ) ( 80 55 ) ;
 - VIA89_C
   + RECT M8 ( -95 -80 ) ( 95 80 )
   + RECT VIA8 ( -65 -65 ) ( 65 65 )
   + RECT M9 ( -80 -95 ) ( 80 95 ) ;
 - VIA89
   + RECT M8 ( -95 -80 ) ( 95 80 )
   + RECT VIA8 ( -65 -65 ) ( 65 65 )
   + RECT M9 ( -95 -80 ) ( 95 80 ) ;
 - VIA9RDL
   + RECT M9 ( -1500 -1500 ) ( 1500 1500 )
   + RECT VIARDL ( -1000 -1000 ) ( 1000 1000 )
   + RECT MRDL ( -1500 -1500 ) ( 1500 1500 ) ;
 - VIA12SQ_C_1_2 + VIARULE VIA12SQ_C
   + CUTSIZE 50 50
   + LAYERS M1 VIA1 M2
   + CUTSPACING 70 70
   + ENCLOSURE 30 5 5 30
   + ROWCOL 1 2
   + PATTERN 1_C ;
 - VIA12SQ_C_2_1 + VIARULE VIA12SQ_C
   + CUTSIZE 50 50
   + LAYERS M1 VIA1 M2
   + CUTSPACING 70 70
   + ENCLOSURE 30 5 5 30
   + ROWCOL 2 1
   + PATTERN 2_8 ;
 - VIA23SQ_C_2_1 + VIARULE VIA23SQ_C
   + CUTSIZE 50 50
   + LAYERS M2 VIA2 M3
   + CUTSPACING 70 70
   + ENCLOSURE 30 5 5 30
   + ROWCOL 2 1
   + PATTERN 2_8 ;
 - VIA34SQ_C_2_1 + VIARULE VIA34SQ_C
   + CUTSIZE 50 50
   + LAYERS M3 VIA3 M4
   + CUTSPACING 70 70
   + ENCLOSURE 30 5 5 30
   + ROWCOL 2 1
   + PATTERN 2_8 ;
 - VIA45SQ_C_2_1 + VIARULE VIA45SQ_C
   + CUTSIZE 50 50
   + LAYERS M4 VIA4 M5
   + CUTSPACING 70 70
   + ENCLOSURE 30 5 5 30
   + ROWCOL 2 1
   + PATTERN 2_8 ;
 - VIA56SQ_C_2_1 + VIARULE VIA56SQ_C
   + CUTSIZE 50 50
   + LAYERS M5 VIA5 M6
   + CUTSPACING 70 70
   + ENCLOSURE 30 5 5 30
   + ROWCOL 2 1
   + PATTERN 2_8 ;
 - VIA67SQ_C_2_1 + VIARULE VIA67SQ_C
   + CUTSIZE 50 50
   + LAYERS M6 VIA6 M7
   + CUTSPACING 70 70
   + ENCLOSURE 30 5 5 30
   + ROWCOL 2 1
   + PATTERN 2_8 ;
 - VIA78BAR_C_2_1 + VIARULE VIA78BAR_C
   + CUTSIZE 50 100
   + LAYERS M7 VIA7 M8
   + CUTSPACING 86 86
   + ENCLOSURE 30 5 5 30
   + ROWCOL 2 1
   + PATTERN 2_8 ;
 - VIA89_C_3_3 + VIARULE VIA89_C
   + CUTSIZE 130 130
   + LAYERS M8 VIA8 M9
   + CUTSPACING 120 120
   + ENCLOSURE 30 15 15 30
   + ROWCOL 3 3
   + PATTERN 3_E ;
 - VIA89_C_3_4 + VIARULE VIA89_C
   + CUTSIZE 130 130
   + LAYERS M8 VIA8 M9
   + CUTSPACING 120 120
   + ENCLOSURE 30 15 15 30
   + ROWCOL 3 4
   + PATTERN 3_F ;
 - VIA89_C_4_3 + VIARULE VIA89_C
   + CUTSIZE 130 130
   + LAYERS M8 VIA8 M9
   + CUTSPACING 120 120
   + ENCLOSURE 30 15 15 30
   + ROWCOL 4 3
   + PATTERN 4_E ;
 - VIA89_C_4_4 + VIARULE VIA89_C
   + CUTSIZE 130 130
   + LAYERS M8 VIA8 M9
   + CUTSPACING 120 120
   + ENCLOSURE 30 15 15 30
   + ROWCOL 4 4
   + PATTERN 4_F ;
 - cts_w2_s2_vlg_VIA12LG_1_1 + VIARULE VIA12LG
   + CUTSIZE 100 100
   + LAYERS M1 VIA1 M2
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_VIA12LG_C_1_1 + VIARULE VIA12LG_C
   + CUTSIZE 100 100
   + LAYERS M1 VIA1 M2
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_VIA23LG_1_1 + VIARULE VIA23LG
   + CUTSIZE 100 100
   + LAYERS M2 VIA2 M3
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_VIA23LG_C_1_1 + VIARULE VIA23LG_C
   + CUTSIZE 100 100
   + LAYERS M2 VIA2 M3
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_VIA34LG_1_1 + VIARULE VIA34LG
   + CUTSIZE 100 100
   + LAYERS M3 VIA3 M4
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_VIA34LG_C_1_1 + VIARULE VIA34LG_C
   + CUTSIZE 100 100
   + LAYERS M3 VIA3 M4
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_VIA45LG_1_1 + VIARULE VIA45LG
   + CUTSIZE 100 100
   + LAYERS M4 VIA4 M5
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_VIA45LG_C_1_1 + VIARULE VIA45LG_C
   + CUTSIZE 100 100
   + LAYERS M4 VIA4 M5
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_VIA56LG_1_1 + VIARULE VIA56LG
   + CUTSIZE 100 100
   + LAYERS M5 VIA5 M6
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_VIA56LG_C_1_1 + VIARULE VIA56LG_C
   + CUTSIZE 100 100
   + LAYERS M5 VIA5 M6
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_ext_spacing_VIA12LG_1_1 + VIARULE VIA12LG
   + CUTSIZE 100 100
   + LAYERS M1 VIA1 M2
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_ext_spacing_VIA12LG_C_1_1 + VIARULE VIA12LG_C
   + CUTSIZE 100 100
   + LAYERS M1 VIA1 M2
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_ext_spacing_VIA23LG_1_1 + VIARULE VIA23LG
   + CUTSIZE 100 100
   + LAYERS M2 VIA2 M3
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_ext_spacing_VIA23LG_C_1_1 + VIARULE VIA23LG_C
   + CUTSIZE 100 100
   + LAYERS M2 VIA2 M3
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_ext_spacing_VIA34LG_1_1 + VIARULE VIA34LG
   + CUTSIZE 100 100
   + LAYERS M3 VIA3 M4
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_ext_spacing_VIA34LG_C_1_1 + VIARULE VIA34LG_C
   + CUTSIZE 100 100
   + LAYERS M3 VIA3 M4
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_ext_spacing_VIA45LG_1_1 + VIARULE VIA45LG
   + CUTSIZE 100 100
   + LAYERS M4 VIA4 M5
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_ext_spacing_VIA45LG_C_1_1 + VIARULE VIA45LG_C
   + CUTSIZE 100 100
   + LAYERS M4 VIA4 M5
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_ext_spacing_VIA56LG_1_1 + VIARULE VIA56LG
   + CUTSIZE 100 100
   + LAYERS M5 VIA5 M6
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
 - cts_w2_s2_vlg_ext_spacing_VIA56LG_C_1_1 + VIARULE VIA56LG_C
   + CUTSIZE 100 100
   + LAYERS M5 VIA5 M6
   + CUTSPACING 85 85
   + ENCLOSURE 30 5 30 5
   + PATTERN 1_8 ;
END VIAS
NONDEFAULTRULES 5 ;
 - cts_w2_s2_vlg
   + HARDSPACING
   + LAYER M1 WIDTH 100 SPACING 50
   + LAYER M2 WIDTH 110 SPACING 160
   + LAYER M3 WIDTH 110 SPACING 450
   + LAYER M4 WIDTH 110 SPACING 450
   + LAYER M5 WIDTH 110 SPACING 1100
   + LAYER M6 WIDTH 56 SPACING 56
   + LAYER M7 WIDTH 56 SPACING 56
   + LAYER M8 WIDTH 56 SPACING 56
   + LAYER M9 WIDTH 160 SPACING 160
   + LAYER MRDL WIDTH 2000 SPACING 2000
   + VIA cts_w2_s2_vlg_VIA12LG_C_1_1
   + VIA cts_w2_s2_vlg_VIA12LG_1_1
   + VIA cts_w2_s2_vlg_VIA23LG_C_1_1
   + VIA cts_w2_s2_vlg_VIA23LG_1_1
   + VIA cts_w2_s2_vlg_VIA34LG_C_1_1
   + VIA cts_w2_s2_vlg_VIA34LG_1_1
   + VIA cts_w2_s2_vlg_VIA45LG_C_1_1
   + VIA cts_w2_s2_vlg_VIA45LG_1_1
   + VIA cts_w2_s2_vlg_VIA56LG_C_1_1
   + VIA cts_w2_s2_vlg_VIA56LG_1_1 ;
 - cts_w1_s2
   + HARDSPACING
   + LAYER M1 WIDTH 50 SPACING 50
   + LAYER M2 WIDTH 56 SPACING 160
   + LAYER M3 WIDTH 56 SPACING 450
   + LAYER M4 WIDTH 56 SPACING 450
   + LAYER M5 WIDTH 56 SPACING 1100
   + LAYER M6 WIDTH 56 SPACING 56
   + LAYER M7 WIDTH 56 SPACING 56
   + LAYER M8 WIDTH 56 SPACING 56
   + LAYER M9 WIDTH 160 SPACING 160
   + LAYER MRDL WIDTH 2000 SPACING 2000 ;
 - default_rule_equivalent_ndr_double_spacing
   + HARDSPACING
   + LAYER M1 WIDTH 50 SPACING 50
   + LAYER M2 WIDTH 56 SPACING 56
   + LAYER M3 WIDTH 56 SPACING 56
   + LAYER M4 WIDTH 56 SPACING 112
   + LAYER M5 WIDTH 56 SPACING 112
   + LAYER M6 WIDTH 56 SPACING 56
   + LAYER M7 WIDTH 56 SPACING 56
   + LAYER M8 WIDTH 56 SPACING 56
   + LAYER M9 WIDTH 160 SPACING 160
   + LAYER MRDL WIDTH 2000 SPACING 2000 ;
 - cts_w2_s2_vlg_ext_spacing
   + HARDSPACING
   + LAYER M1 WIDTH 100 SPACING 50
   + LAYER M2 WIDTH 110 SPACING 160
   + LAYER M3 WIDTH 110 SPACING 450
   + LAYER M4 WIDTH 110 SPACING 506
   + LAYER M5 WIDTH 110 SPACING 1156
   + LAYER M6 WIDTH 56 SPACING 56
   + LAYER M7 WIDTH 56 SPACING 56
   + LAYER M8 WIDTH 56 SPACING 56
   + LAYER M9 WIDTH 160 SPACING 160
   + LAYER MRDL WIDTH 2000 SPACING 2000
   + VIA cts_w2_s2_vlg_ext_spacing_VIA12LG_C_1_1
   + VIA cts_w2_s2_vlg_ext_spacing_VIA12LG_1_1
   + VIA cts_w2_s2_vlg_ext_spacing_VIA23LG_C_1_1
   + VIA cts_w2_s2_vlg_ext_spacing_VIA23LG_1_1
   + VIA cts_w2_s2_vlg_ext_spacing_VIA34LG_C_1_1
   + VIA cts_w2_s2_vlg_ext_spacing_VIA34LG_1_1
   + VIA cts_w2_s2_vlg_ext_spacing_VIA45LG_C_1_1
   + VIA cts_w2_s2_vlg_ext_spacing_VIA45LG_1_1
   + VIA cts_w2_s2_vlg_ext_spacing_VIA56LG_C_1_1
   + VIA cts_w2_s2_vlg_ext_spacing_VIA56LG_1_1 ;
 - cts_w1_s2_ext_spacing
   + HARDSPACING
   + LAYER M1 WIDTH 50 SPACING 50
   + LAYER M2 WIDTH 56 SPACING 160
   + LAYER M3 WIDTH 56 SPACING 450
   + LAYER M4 WIDTH 56 SPACING 506
   + LAYER M5 WIDTH 56 SPACING 1156
   + LAYER M6 WIDTH 56 SPACING 56
   + LAYER M7 WIDTH 56 SPACING 56
   + LAYER M8 WIDTH 56 SPACING 56
   + LAYER M9 WIDTH 160 SPACING 160
   + LAYER MRDL WIDTH 2000 SPACING 2000 ;
END NONDEFAULTRULES
COMPONENTS 356 ;
 - U0_UART_RX/HFSINV_321_0 INVX8_RVT + PLACED ( 28256 48472 ) FS ;
 - U0_mux2X1/U1 MUX21X2_RVT + PLACED ( 35856 36768 ) N ;
 - U1_mux2X1/U1 MUX21X2_RVT + PLACED ( 33120 16704 ) N ;
 - U2_mux2X1/U1 MUX21X1_RVT + PLACED ( 24912 5000 ) FS ;
 - U0_UART_RX/HFSBUF_428_3 NBUFFX8_RVT + PLACED ( 26128 6672 ) N ;
 - U0_UART_TX/U0_fsm/current_state_reg_0_ SDFFARX1_RVT + PLACED ( 41632 8344 ) S ;
 - U0_UART_TX/U0_fsm/current_state_reg_1_ SDFFARX1_RVT + PLACED ( 45280 5000 ) FS ;
 - U0_UART_TX/U0_fsm/current_state_reg_2_ SDFFARX1_RVT + PLACED ( 40568 13360 ) N ;
 - U0_UART_TX/U0_fsm/busy_reg SDFFARX1_RVT + PLACED ( 39808 5000 ) S ;
 - U0_UART_TX/U0_fsm/U9 NOR3X0_RVT + PLACED ( 46192 15032 ) S ;
 - U0_UART_TX/U0_fsm/U10 OA21X1_RVT + PLACED ( 49232 15032 ) S ;
 - U0_UART_TX/U0_fsm/U11 OA21X1_RVT + PLACED ( 46800 6672 ) FN ;
 - U0_UART_TX/U0_fsm/U12 AND2X1_RVT + PLACED ( 43760 6672 ) N ;
 - U0_UART_TX/U0_fsm/U13 AO22X1_RVT + PLACED ( 44824 10016 ) FN ;
 - U0_UART_TX/U0_fsm/U14 OR2X1_RVT + PLACED ( 41480 10016 ) N ;
 - U0_UART_TX/U0_fsm/U15 AO21X1_RVT + PLACED ( 47104 10016 ) FN ;
 - U0_UART_TX/U0_fsm/U16 AO22X1_RVT + PLACED ( 46344 11688 ) S ;
 - U0_UART_TX/U0_fsm/U17 AO21X1_RVT + PLACED ( 43000 11688 ) S ;
 - U0_UART_TX/U0_fsm/U18 AND3X1_RVT + PLACED ( 48472 13360 ) FN ;
 - U0_UART_TX/U0_fsm/U19 AND2X1_RVT + PLACED ( 49536 11688 ) S ;
 - U0_UART_TX/U0_fsm/U20 AO21X1_RVT + PLACED ( 49080 8344 ) S ;
 - U0_UART_TX/U0_fsm/U21 AND2X1_RVT + PLACED ( 49232 6672 ) N ;
 - U0_UART_TX/U0_fsm/U7 INVX1_RVT + PLACED ( 49536 10016 ) N ;
 - U0_UART_TX/U0_fsm/U8 INVX1_RVT + PLACED ( 48320 16704 ) FN ;
 - U0_UART_TX/U0_Serializer/DATA_V_reg_7_ SDFFARX1_RVT + PLACED ( 15792 5000 ) S ;
 - U0_UART_TX/U0_Serializer/DATA_V_reg_6_ SDFFARX1_RVT + PLACED ( 16400 8344 ) S ;
 - U0_UART_TX/U0_Serializer/DATA_V_reg_5_ SDFFARX1_RVT + PLACED ( 16400 10016 ) FN ;
 - U0_UART_TX/U0_Serializer/DATA_V_reg_4_ SDFFARX1_RVT + PLACED ( 24912 11688 ) FS ;
 - U0_UART_TX/U0_Serializer/DATA_V_reg_3_ SDFFARX1_RVT + PLACED ( 29776 6672 ) FN ;
 - U0_UART_TX/U0_Serializer/DATA_V_reg_2_ SDFFARX1_RVT + PLACED ( 30384 11688 ) FS ;
 - U0_UART_TX/U0_Serializer/DATA_V_reg_1_ SDFFARX1_RVT + PLACED ( 34336 5000 ) FS ;
 - U0_UART_TX/U0_Serializer/DATA_V_reg_0_ SDFFARX1_RVT + PLACED ( 36160 11688 ) S ;
 - U0_UART_TX/U0_Serializer/ser_count_reg_0_ SDFFARX1_RVT + PLACED ( 42392 20048 ) FN ;
 - U0_UART_TX/U0_Serializer/ser_count_reg_1_ SDFFARX1_RVT + PLACED ( 43912 25064 ) FS ;
 - U0_UART_TX/U0_Serializer/ser_count_reg_2_ SDFFARX1_RVT + PLACED ( 42848 16704 ) N ;
 - U0_UART_TX/U0_Serializer/U18 AND3X1_RVT + PLACED ( 49384 16704 ) N ;
 - U0_UART_TX/U0_Serializer/U19 AO222X1_RVT + PLACED ( 35400 10016 ) N ;
 - U0_UART_TX/U0_Serializer/U20 AO22X1_RVT + PLACED ( 22328 5000 ) S ;
 - U0_UART_TX/U0_Serializer/U21 AO222X1_RVT + PLACED ( 22328 6672 ) FN ;
 - U0_UART_TX/U0_Serializer/U22 AO222X1_RVT + PLACED ( 22632 10016 ) FN ;
 - U0_UART_TX/U0_Serializer/U23 AO222X1_RVT + PLACED ( 24912 10016 ) N ;
 - U0_UART_TX/U0_Serializer/U24 AO222X1_RVT + PLACED ( 28256 8344 ) S ;
 - U0_UART_TX/U0_Serializer/U25 AO222X1_RVT + PLACED ( 30384 10016 ) FN ;
 - U0_UART_TX/U0_Serializer/U26 AO222X1_RVT + PLACED ( 32816 10016 ) N ;
 - U0_UART_TX/U0_Serializer/U27 AND2X1_RVT + PLACED ( 36312 8344 ) S ;
 - U0_UART_TX/U0_Serializer/U28 NAND2X0_RVT + PLACED ( 38440 8344 ) FS ;
 - U0_UART_TX/U0_Serializer/U29 NAND2X0_RVT + PLACED ( 39656 6672 ) N ;
 - U0_UART_TX/U0_Serializer/U30 AO21X1_RVT + PLACED ( 47408 18376 ) S ;
 - U0_UART_TX/U0_Serializer/U31 AND4X1_RVT + PLACED ( 49232 20048 ) FN ;
 - U0_UART_TX/U0_Serializer/U32 AO21X1_RVT + PLACED ( 47712 21720 ) S ;
 - U0_UART_TX/U0_Serializer/U33 AND2X1_RVT + PLACED ( 46800 23392 ) FN ;
 - U0_UART_TX/U0_Serializer/U34 AND2X1_RVT + PLACED ( 45584 21720 ) FS ;
 - U0_UART_TX/U0_Serializer/U14 INVX1_RVT + PLACED ( 37224 6672 ) FN ;
 - U0_UART_TX/U0_Serializer/U15 INVX1_RVT + PLACED ( 35248 6672 ) FN ;
 - U0_UART_TX/U0_Serializer/U16 INVX1_RVT + PLACED ( 41328 6672 ) FN ;
 - U0_UART_TX/U0_Serializer/U17 XNOR2X1_RVT + PLACED ( 48472 23392 ) FN ;
 - U0_UART_TX/U0_mux/OUT_reg SDFFARX1_RVT + PLACED ( 41024 23392 ) N ;
 - U0_UART_TX/U0_mux/U6 AO22X1_RVT + PLACED ( 42088 18376 ) S ;
 - U0_UART_TX/U0_mux/U7 AO22X1_RVT + PLACED ( 41176 15032 ) FS ;
 - U0_UART_TX/U0_mux/U8 AO22X1_RVT + PLACED ( 40568 20048 ) N ;
 - U0_UART_TX/U0_mux/U4 INVX1_RVT + PLACED ( 40568 16704 ) N ;
 - U0_UART_TX/U0_mux/U5 INVX1_RVT + PLACED ( 45128 18376 ) S ;
 - U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ SDFFARX1_RVT + PLACED ( 24456 15032 ) FS ;
 - U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ SDFFARX1_RVT + PLACED ( 24000 18376 ) FS ;
 - U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ SDFFARX1_RVT + PLACED ( 18984 15032 ) FS ;
 - U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ SDFFARX1_RVT + PLACED ( 18224 13360 ) N ;
 - U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ SDFFARX1_RVT + PLACED ( 30080 18376 ) S ;
 - U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ SDFFARX1_RVT + PLACED ( 30840 21720 ) FS ;
 - U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ SDFFARX1_RVT + PLACED ( 35400 15032 ) FS ;
 - U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ SDFFARX1_RVT + PLACED ( 29928 15032 ) S ;
 - U0_UART_TX/U0_parity_calc/parity_reg SDFFARX1_RVT + PLACED ( 36312 21720 ) S ;
 - U0_UART_TX/U0_parity_calc/U2 AO22X1_RVT + PLACED ( 38440 23392 ) N ;
 - U0_UART_TX/U0_parity_calc/U3 XNOR3X1_RVT + PLACED ( 37376 25064 ) S ;
 - U0_UART_TX/U0_parity_calc/U4 XNOR3X1_RVT + PLACED ( 25520 20048 ) FN ;
 - U0_UART_TX/U0_parity_calc/U9 AO22X1_RVT + PLACED ( 32208 13360 ) N ;
 - U0_UART_TX/U0_parity_calc/U11 AO22X1_RVT + PLACED ( 35400 13360 ) FN ;
 - U0_UART_TX/U0_parity_calc/U13 AO22X1_RVT + PLACED ( 30688 20048 ) N ;
 - U0_UART_TX/U0_parity_calc/U15 AO22X1_RVT + PLACED ( 29016 16704 ) FN ;
 - U0_UART_TX/U0_parity_calc/U17 AO22X1_RVT + PLACED ( 21416 11688 ) S ;
 - U0_UART_TX/U0_parity_calc/U19 AO22X1_RVT + PLACED ( 23392 11688 ) S ;
 - U0_UART_TX/U0_parity_calc/U21 AO22X1_RVT + PLACED ( 26128 16704 ) FN ;
 - U0_UART_TX/U0_parity_calc/U23 AO22X1_RVT + PLACED ( 26584 13360 ) FN ;
 - U0_UART_TX/U0_parity_calc/U5 INVX1_RVT + PLACED ( 29776 13360 ) FN ;
 - U0_UART_TX/U0_parity_calc/U6 XNOR3X1_RVT + PLACED ( 34792 20048 ) N ;
 - U0_UART_TX/U0_parity_calc/U7 XNOR2X1_RVT + PLACED ( 36616 16704 ) FN ;
 - U0_UART_TX/U0_parity_calc/U8 XOR2X1_RVT + PLACED ( 21416 16704 ) N ;
 - U0_UART_TX/U0_parity_calc/U10 NAND2X0_RVT + PLACED ( 38592 10016 ) FN ;
 - U0_UART_TX/U0_parity_calc/U12 INVX1_RVT + PLACED ( 39504 8344 ) FS ;
 - U0_UART_TX/U0_parity_calc/U14 INVX1_RVT + PLACED ( 42696 21720 ) S ;
 - HFSBUF_223_4 NBUFFX8_RVT + PLACED ( 27192 5000 ) FS ;
 - U0_UART_RX/U0_uart_fsm/current_state_reg_0_ SDFFARX1_RVT + PLACED ( 30232 38440 ) S ;
 - U0_UART_RX/U0_uart_fsm/current_state_reg_2_ SDFFARX1_RVT + PLACED ( 33728 26736 ) N ;
 - U0_UART_RX/U0_uart_fsm/current_state_reg_1_ SDFFARX1_RVT + PLACED ( 34032 40112 ) N ;
 - U0_UART_RX/U0_uart_fsm/U4 INVX1_RVT + PLACED ( 12296 26736 ) N ;
 - U0_UART_RX/U0_uart_fsm/U5 INVX1_RVT + PLACED ( 10016 26736 ) N ;
 - U0_UART_RX/U0_uart_fsm/U6 INVX1_RVT + PLACED ( 5000 23392 ) N ;
 - U0_UART_RX/U0_uart_fsm/U9 INVX1_RVT + PLACED ( 18224 31752 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U10 XNOR2X1_RVT + PLACED ( 5152 21720 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U11 OR2X1_RVT + PLACED ( 5456 20048 ) N ;
 - U0_UART_RX/U0_uart_fsm/U12 XNOR2X1_RVT + PLACED ( 5000 18376 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U13 OR2X1_RVT + PLACED ( 7432 16704 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U14 XNOR2X1_RVT + PLACED ( 7584 18376 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U15 OR2X1_RVT + PLACED ( 10016 20048 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U16 XNOR2X1_RVT + PLACED ( 7888 21720 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U17 INVX0_RVT + PLACED ( 16400 28408 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U18 OR2X1_RVT + PLACED ( 9864 28408 ) S ;
 - U0_UART_RX/U0_uart_fsm/U19 AO21X1_RVT + PLACED ( 13664 28408 ) S ;
 - U0_UART_RX/U0_uart_fsm/U20 OR2X1_RVT + PLACED ( 8800 26736 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U21 AO21X1_RVT + PLACED ( 10776 26736 ) N ;
 - U0_UART_RX/U0_uart_fsm/U22 NOR2X0_RVT + PLACED ( 7280 26736 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U23 AO21X1_RVT + PLACED ( 6520 28408 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U24 XNOR2X1_RVT + PLACED ( 7128 23392 ) N ;
 - U0_UART_RX/U0_uart_fsm/U25 NAND2X0_RVT + PLACED ( 6216 23392 ) N ;
 - U0_UART_RX/U0_uart_fsm/U26 XNOR2X1_RVT + PLACED ( 5000 25064 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U27 INVX0_RVT + PLACED ( 43152 30080 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U28 AND2X1_RVT + PLACED ( 36616 31752 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U29 NAND2X0_RVT + PLACED ( 34184 28408 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U30 NAND3X0_RVT + PLACED ( 32208 28408 ) S ;
 - U0_UART_RX/U0_uart_fsm/U31 MUX21X1_RVT + PLACED ( 34184 30080 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U32 AND2X1_RVT + PLACED ( 33728 31752 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U33 AO21X1_RVT + PLACED ( 37224 35096 ) S ;
 - U0_UART_RX/U0_uart_fsm/U34 AO21X1_RVT + PLACED ( 39504 33424 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U35 INVX0_RVT + PLACED ( 41784 35096 ) S ;
 - U0_UART_RX/U0_uart_fsm/U36 AO221X1_RVT + PLACED ( 30384 35096 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U37 NAND2X0_RVT + PLACED ( 29472 33424 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U38 NAND4X0_RVT + PLACED ( 20960 25064 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U39 AND4X1_RVT + PLACED ( 21416 28408 ) S ;
 - U0_UART_RX/U0_uart_fsm/U40 AND3X1_RVT + PLACED ( 31448 26736 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U41 NAND2X0_RVT + PLACED ( 23848 28408 ) S ;
 - U0_UART_RX/U0_uart_fsm/U42 XNOR2X1_RVT + PLACED ( 17160 26736 ) N ;
 - U0_UART_RX/U0_uart_fsm/U43 INVX0_RVT + PLACED ( 36464 28408 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U44 NAND2X0_RVT + PLACED ( 37680 30080 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U45 INVX0_RVT + PLACED ( 35096 36768 ) N ;
 - U0_UART_RX/U0_uart_fsm/U46 XNOR2X1_RVT + PLACED ( 18984 30080 ) N ;
 - U0_UART_RX/U0_uart_fsm/U47 AND3X1_RVT + PLACED ( 13664 18376 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U48 XNOR2X1_RVT + PLACED ( 10624 18376 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U49 XNOR2X1_RVT + PLACED ( 12144 16704 ) N ;
 - U0_UART_RX/U0_uart_fsm/U50 XNOR2X1_RVT + PLACED ( 13360 20048 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U51 XNOR2X1_RVT + PLACED ( 14880 23392 ) N ;
 - U0_UART_RX/U0_uart_fsm/U52 MUX21X1_RVT + PLACED ( 29624 30080 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U53 INVX0_RVT + PLACED ( 34944 23392 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U54 AO21X1_RVT + PLACED ( 38440 31752 ) S ;
 - U0_UART_RX/U0_uart_fsm/U55 OR2X1_RVT + PLACED ( 37984 36768 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U56 AND4X1_RVT + PLACED ( 32056 33424 ) N ;
 - U0_UART_RX/U0_uart_fsm/U57 INVX0_RVT + PLACED ( 30384 31752 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U58 NAND3X0_RVT + PLACED ( 31600 31752 ) S ;
 - U0_UART_RX/U0_uart_fsm/U59 INVX0_RVT + PLACED ( 28712 33424 ) N ;
 - U0_UART_RX/U0_uart_fsm/U60 NOR2X0_RVT + PLACED ( 21568 30080 ) N ;
 - U0_UART_RX/U0_uart_fsm/U61 NAND4X0_RVT + PLACED ( 15184 28408 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U62 XNOR2X1_RVT + PLACED ( 11080 28408 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U63 XNOR2X1_RVT + PLACED ( 11992 25064 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U64 XNOR2X1_RVT + PLACED ( 16400 30080 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U65 XNOR2X1_RVT + PLACED ( 14728 31752 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U66 NAND4X0_RVT + PLACED ( 20048 26736 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U67 INVX0_RVT + PLACED ( 22176 26736 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U68 INVX0_RVT + PLACED ( 23392 26736 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U69 XNOR2X1_RVT + PLACED ( 16096 25064 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U70 XNOR2X1_RVT + PLACED ( 13816 26736 ) N ;
 - U0_UART_RX/U0_uart_fsm/U71 INVX0_RVT + PLACED ( 30232 36768 ) N ;
 - U0_UART_RX/U0_uart_fsm/U72 INVX0_RVT + PLACED ( 32968 35096 ) S ;
 - U0_UART_RX/U0_uart_fsm/U73 NAND2X0_RVT + PLACED ( 32968 36768 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U74 NAND2X0_RVT + PLACED ( 36008 38440 ) S ;
 - U0_UART_RX/U0_uart_fsm/U75 AND3X1_RVT + PLACED ( 35400 33424 ) FN ;
 - U0_UART_RX/U0_uart_fsm/U76 NOR3X0_RVT + PLACED ( 49232 33424 ) N ;
 - U0_UART_RX/U0_uart_fsm/U77 NAND3X0_RVT + PLACED ( 34792 35096 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U78 NAND2X0_RVT + PLACED ( 38136 41784 ) FS ;
 - U0_UART_RX/U0_uart_fsm/U79 AO21X1_RVT + PLACED ( 31448 40112 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ SDFFARX1_RVT + PLACED ( 19288 36768 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ SDFFARX1_RVT + PLACED ( 18984 45128 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ SDFFARX1_RVT + PLACED ( 18984 31752 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ SDFFARX1_RVT + PLACED ( 19288 38440 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ SDFFARX1_RVT + PLACED ( 19440 41784 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ SDFFARX1_RVT + PLACED ( 18376 46800 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ SDFFARX1_RVT + PLACED ( 24608 35096 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ SDFFARX1_RVT + PLACED ( 23544 30080 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ SDFFARX1_RVT + PLACED ( 30688 25064 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ SDFFARX1_RVT + PLACED ( 22632 23392 ) FN ;
 - U0_UART_RX/U0_edge_bit_counter/U16 NAND2X0_RVT + PLACED ( 25976 21720 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U17 NAND4X0_RVT + PLACED ( 25672 25064 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U18 AND2X1_RVT + PLACED ( 23392 21720 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U19 AO21X1_RVT + PLACED ( 28104 23392 ) FN ;
 - U0_UART_RX/U0_edge_bit_counter/U20 AO21X1_RVT + PLACED ( 23392 25064 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U21 AND2X1_RVT + PLACED ( 24912 26736 ) FN ;
 - U0_UART_RX/U0_edge_bit_counter/U22 AO22X1_RVT + PLACED ( 29472 26736 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U23 NOR2X0_RVT + PLACED ( 30232 23392 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U24 AO21X1_RVT + PLACED ( 28104 28408 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U25 AO22X1_RVT + PLACED ( 26128 28408 ) S ;
 - U0_UART_RX/U0_edge_bit_counter/U26 AND3X1_RVT + PLACED ( 27952 25064 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U27 AO21X1_RVT + PLACED ( 27040 31752 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U28 AO22X1_RVT + PLACED ( 25824 33424 ) FN ;
 - U0_UART_RX/U0_edge_bit_counter/U29 AND2X1_RVT + PLACED ( 23848 33424 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U30 AND2X1_RVT + PLACED ( 18528 43456 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U31 AND2X1_RVT + PLACED ( 18072 48472 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U32 AND2X1_RVT + PLACED ( 18224 41784 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U33 AND2X1_RVT + PLACED ( 18376 40112 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U34 AND2X1_RVT + PLACED ( 20656 33424 ) FN ;
 - U0_UART_RX/U0_edge_bit_counter/U35 AND2X1_RVT + PLACED ( 22024 35096 ) S ;
 - U0_UART_RX/U0_edge_bit_counter/U36 OR2X1_RVT + PLACED ( 28864 21720 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_1 HADDX1_RVT + PLACED ( 18376 35096 ) S ;
 - U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_2 HADDX1_RVT + PLACED ( 16856 36768 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_3 HADDX1_RVT + PLACED ( 16248 41784 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_4 HADDX1_RVT + PLACED ( 15792 46800 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U6 INVX1_RVT + PLACED ( 23088 33424 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U14 INVX1_RVT + PLACED ( 26584 26736 ) FN ;
 - U0_UART_RX/U0_edge_bit_counter/U15 INVX1_RVT + PLACED ( 23240 20048 ) FN ;
 - U0_UART_RX/U0_edge_bit_counter/U37 INVX1_RVT + PLACED ( 10472 25064 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U38 INVX1_RVT + PLACED ( 8648 16704 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U39 INVX1_RVT + PLACED ( 5760 13360 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U40 OR2X1_RVT + PLACED ( 9712 23392 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U41 AO21X1_RVT + PLACED ( 10928 23392 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U42 OR2X1_RVT + PLACED ( 9408 16704 ) FN ;
 - U0_UART_RX/U0_edge_bit_counter/U43 AO21X1_RVT + PLACED ( 10624 16704 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U44 NOR2X0_RVT + PLACED ( 8496 13360 ) FN ;
 - U0_UART_RX/U0_edge_bit_counter/U45 AO21X1_RVT + PLACED ( 9560 11688 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U46 XNOR2X1_RVT + PLACED ( 6064 11688 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U47 NAND2X0_RVT + PLACED ( 6520 13360 ) FN ;
 - U0_UART_RX/U0_edge_bit_counter/U48 XNOR2X1_RVT + PLACED ( 5000 15032 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U49 XOR2X1_RVT + PLACED ( 15488 45128 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U50 XNOR2X1_RVT + PLACED ( 11992 13360 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U51 XNOR2X1_RVT + PLACED ( 13664 15032 ) S ;
 - U0_UART_RX/U0_edge_bit_counter/U52 XNOR2X1_RVT + PLACED ( 11232 10016 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U53 NAND3X0_RVT + PLACED ( 14576 13360 ) FN ;
 - U0_UART_RX/U0_edge_bit_counter/U54 XOR2X1_RVT + PLACED ( 16248 15032 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U55 NOR2X0_RVT + PLACED ( 18832 25064 ) S ;
 - U0_UART_RX/U0_edge_bit_counter/U56 OA22X1_RVT + PLACED ( 21112 23392 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U57 AND2X1_RVT + PLACED ( 18680 23392 ) N ;
 - U0_UART_RX/U0_edge_bit_counter/U58 OA22X1_RVT + PLACED ( 20504 21720 ) FS ;
 - U0_UART_RX/U0_edge_bit_counter/U59 NOR4X0_RVT + PLACED ( 21416 20048 ) N ;
 - U0_UART_RX/U0_data_sampling/Samples_reg_2_ SDFFARX1_RVT + PLACED ( 24760 38440 ) FS ;
 - U0_UART_RX/U0_data_sampling/Samples_reg_1_ SDFFARX1_RVT + PLACED ( 28408 46800 ) N ;
 - U0_UART_RX/U0_data_sampling/Samples_reg_0_ SDFFARX1_RVT + PLACED ( 26280 43456 ) FN ;
 - U0_UART_RX/U0_data_sampling/sampled_bit_reg SDFFARX1_RVT + PLACED ( 34488 43456 ) N ;
 - U0_UART_RX/U0_data_sampling/add_21_U1_1_1 HADDX1_RVT + PLACED ( 6976 36768 ) N ;
 - U0_UART_RX/U0_data_sampling/add_21_U1_1_2 HADDX1_RVT + PLACED ( 8496 35096 ) FS ;
 - U0_UART_RX/U0_data_sampling/add_21_U1_1_3 HADDX1_RVT + PLACED ( 9864 33424 ) N ;
 - U0_UART_RX/U0_data_sampling/U4 INVX1_RVT + PLACED ( 8648 45128 ) S ;
 - U0_UART_RX/U0_data_sampling/U5 INVX1_RVT + PLACED ( 5760 40112 ) N ;
 - U0_UART_RX/U0_data_sampling/U6 INVX1_RVT + PLACED ( 5456 33424 ) FN ;
 - U0_UART_RX/U0_data_sampling/U10 INVX1_RVT + PLACED ( 5304 26736 ) N ;
 - U0_UART_RX/U0_data_sampling/U11 INVX0_RVT + PLACED ( 6064 36768 ) N ;
 - U0_UART_RX/U0_data_sampling/U12 OR2X1_RVT + PLACED ( 5000 31752 ) FS ;
 - U0_UART_RX/U0_data_sampling/U13 AO21X1_RVT + PLACED ( 5152 35096 ) FS ;
 - U0_UART_RX/U0_data_sampling/U14 NOR2X0_RVT + PLACED ( 5608 30080 ) N ;
 - U0_UART_RX/U0_data_sampling/U15 AO21X1_RVT + PLACED ( 6520 33424 ) N ;
 - U0_UART_RX/U0_data_sampling/U16 XNOR2X1_RVT + PLACED ( 6976 31752 ) FS ;
 - U0_UART_RX/U0_data_sampling/U17 NAND2X0_RVT + PLACED ( 7128 30080 ) N ;
 - U0_UART_RX/U0_data_sampling/U18 XNOR2X1_RVT + PLACED ( 8040 30080 ) N ;
 - U0_UART_RX/U0_data_sampling/U19 XOR2X1_RVT + PLACED ( 9560 31752 ) FS ;
 - U0_UART_RX/U0_data_sampling/U20 OR2X1_RVT + PLACED ( 6520 38440 ) S ;
 - U0_UART_RX/U0_data_sampling/U21 AO21X1_RVT + PLACED ( 5000 38440 ) FS ;
 - U0_UART_RX/U0_data_sampling/U22 NOR2X0_RVT + PLACED ( 5000 43456 ) N ;
 - U0_UART_RX/U0_data_sampling/U23 AO21X1_RVT + PLACED ( 5760 41784 ) FS ;
 - U0_UART_RX/U0_data_sampling/U24 XNOR2X1_RVT + PLACED ( 6064 45128 ) FS ;
 - U0_UART_RX/U0_data_sampling/U25 NAND2X0_RVT + PLACED ( 7432 46800 ) FN ;
 - U0_UART_RX/U0_data_sampling/U26 XNOR2X1_RVT + PLACED ( 8344 46800 ) N ;
 - U0_UART_RX/U0_data_sampling/U27 MUX21X1_RVT + PLACED ( 25064 40112 ) FN ;
 - U0_UART_RX/U0_data_sampling/U28 NOR4X0_RVT + PLACED ( 15184 38440 ) FS ;
 - U0_UART_RX/U0_data_sampling/U29 XOR2X1_RVT + PLACED ( 13512 36768 ) N ;
 - U0_UART_RX/U0_data_sampling/U30 NAND2X0_RVT + PLACED ( 14576 40112 ) N ;
 - U0_UART_RX/U0_data_sampling/U31 NAND4X0_RVT + PLACED ( 15184 33424 ) N ;
 - U0_UART_RX/U0_data_sampling/U32 XNOR2X1_RVT + PLACED ( 11536 35096 ) FS ;
 - U0_UART_RX/U0_data_sampling/U33 XNOR2X1_RVT + PLACED ( 12144 31752 ) FS ;
 - U0_UART_RX/U0_data_sampling/U34 XNOR2X1_RVT + PLACED ( 16552 33424 ) FN ;
 - U0_UART_RX/U0_data_sampling/U35 XNOR2X1_RVT + PLACED ( 14880 35096 ) FS ;
 - U0_UART_RX/U0_data_sampling/U36 AND2X1_RVT + PLACED ( 27800 40112 ) FN ;
 - U0_UART_RX/U0_data_sampling/U37 MUX21X1_RVT + PLACED ( 25824 45128 ) FS ;
 - U0_UART_RX/U0_data_sampling/U38 AND4X1_RVT + PLACED ( 13512 43456 ) N ;
 - U0_UART_RX/U0_data_sampling/U39 AND4X1_RVT + PLACED ( 11992 40112 ) N ;
 - U0_UART_RX/U0_data_sampling/U40 XOR2X1_RVT + PLACED ( 11232 38440 ) FS ;
 - U0_UART_RX/U0_data_sampling/U41 XOR2X1_RVT + PLACED ( 8040 38440 ) FS ;
 - U0_UART_RX/U0_data_sampling/U42 XOR2X1_RVT + PLACED ( 11992 45128 ) FS ;
 - U0_UART_RX/U0_data_sampling/U43 XOR2X1_RVT + PLACED ( 12448 46800 ) N ;
 - U0_UART_RX/U0_data_sampling/U44 XOR2X1_RVT + PLACED ( 8800 41784 ) FS ;
 - U0_UART_RX/U0_data_sampling/U45 AND2X1_RVT + PLACED ( 30688 45128 ) S ;
 - U0_UART_RX/U0_data_sampling/U46 MUX21X1_RVT + PLACED ( 24304 43456 ) N ;
 - U0_UART_RX/U0_data_sampling/U47 NAND4X0_RVT + PLACED ( 10320 40112 ) FN ;
 - U0_UART_RX/U0_data_sampling/U48 AND3X1_RVT + PLACED ( 11384 41784 ) S ;
 - U0_UART_RX/U0_data_sampling/U49 XOR2X1_RVT + PLACED ( 6672 43456 ) N ;
 - U0_UART_RX/U0_data_sampling/U50 INVX0_RVT + PLACED ( 13968 41784 ) S ;
 - U0_UART_RX/U0_data_sampling/U51 INVX0_RVT + PLACED ( 15336 43456 ) FN ;
 - U0_UART_RX/U0_data_sampling/U52 XOR2X1_RVT + PLACED ( 9408 45128 ) FS ;
 - U0_UART_RX/U0_data_sampling/U53 INVX0_RVT + PLACED ( 13816 40112 ) FN ;
 - U0_UART_RX/U0_data_sampling/U54 XOR2X1_RVT + PLACED ( 10016 36768 ) FN ;
 - U0_UART_RX/U0_data_sampling/U55 INVX0_RVT + PLACED ( 17616 35096 ) S ;
 - U0_UART_RX/U0_data_sampling/U56 XOR2X1_RVT + PLACED ( 7128 40112 ) N ;
 - U0_UART_RX/U0_data_sampling/U57 INVX0_RVT + PLACED ( 14120 35096 ) S ;
 - U0_UART_RX/U0_data_sampling/U58 XOR2X1_RVT + PLACED ( 10472 48472 ) S ;
 - U0_UART_RX/U0_data_sampling/U59 INVX0_RVT + PLACED ( 15032 46800 ) FN ;
 - U0_UART_RX/U0_data_sampling/U60 AND2X1_RVT + PLACED ( 27344 41784 ) S ;
 - U0_UART_RX/U0_data_sampling/U61 AND2X1_RVT + PLACED ( 29624 41784 ) FS ;
 - U0_UART_RX/U0_data_sampling/U62 AND2X1_RVT + PLACED ( 33880 41784 ) FS ;
 - U0_UART_RX/U0_data_sampling/U63 AO22X1_RVT + PLACED ( 32056 43456 ) N ;
 - U0_UART_RX/U0_data_sampling/U64 NAND2X0_RVT + PLACED ( 32968 45128 ) S ;
 - U0_UART_RX/U0_deserializer/P_DATA_reg_7_ SDFFARX1_RVT + PLACED ( 39200 38440 ) FS ;
 - U0_UART_RX/U0_deserializer/P_DATA_reg_6_ SDFFARX1_RVT + PLACED ( 44368 35096 ) FS ;
 - U0_UART_RX/U0_deserializer/P_DATA_reg_5_ SDFFARX1_RVT + PLACED ( 44368 36768 ) N ;
 - U0_UART_RX/U0_deserializer/P_DATA_reg_4_ SDFFARX1_RVT + PLACED ( 43608 43456 ) N ;
 - U0_UART_RX/U0_deserializer/P_DATA_reg_3_ SDFFARX1_RVT + PLACED ( 45280 45128 ) FS ;
 - U0_UART_RX/U0_deserializer/P_DATA_reg_2_ SDFFARX1_RVT + PLACED ( 44976 48472 ) FS ;
 - U0_UART_RX/U0_deserializer/P_DATA_reg_1_ SDFFARX1_RVT + PLACED ( 35096 45128 ) FS ;
 - U0_UART_RX/U0_deserializer/P_DATA_reg_0_ SDFFARX1_RVT + PLACED ( 32816 48472 ) FS ;
 - U0_UART_RX/U0_deserializer/U3 AO22X1_RVT + PLACED ( 38440 46800 ) FN ;
 - U0_UART_RX/U0_deserializer/U4 AO22X1_RVT + PLACED ( 40568 45128 ) S ;
 - U0_UART_RX/U0_deserializer/U6 AO22X1_RVT + PLACED ( 43912 46800 ) N ;
 - U0_UART_RX/U0_deserializer/U8 AO22X1_RVT + PLACED ( 43152 45128 ) S ;
 - U0_UART_RX/U0_deserializer/U10 AO22X1_RVT + PLACED ( 45584 41784 ) FS ;
 - U0_UART_RX/U0_deserializer/U12 AO22X1_RVT + PLACED ( 43152 40112 ) FN ;
 - U0_UART_RX/U0_deserializer/U14 AO22X1_RVT + PLACED ( 44824 38440 ) S ;
 - U0_UART_RX/U0_deserializer/U16 AO22X1_RVT + PLACED ( 40568 40112 ) FN ;
 - U0_UART_RX/U0_deserializer/U5 INVX1_RVT + PLACED ( 42240 45128 ) FS ;
 - U0_UART_RX/U0_deserializer/U7 INVX1_RVT + PLACED ( 17920 20048 ) N ;
 - U0_UART_RX/U0_deserializer/U9 NAND2X0_RVT + PLACED ( 28560 36768 ) FN ;
 - U0_UART_RX/U0_deserializer/U11 INVX1_RVT + PLACED ( 19896 18376 ) S ;
 - U0_UART_RX/U0_deserializer/U13 INVX1_RVT + PLACED ( 13512 21720 ) FS ;
 - U0_UART_RX/U0_deserializer/U15 INVX1_RVT + PLACED ( 11080 13360 ) N ;
 - U0_UART_RX/U0_deserializer/U17 INVX1_RVT + PLACED ( 6368 10016 ) N ;
 - U0_UART_RX/U0_deserializer/U18 OR2X1_RVT + PLACED ( 11688 21720 ) FS ;
 - U0_UART_RX/U0_deserializer/U19 AO21X1_RVT + PLACED ( 13208 23392 ) N ;
 - U0_UART_RX/U0_deserializer/U28 OR2X1_RVT + PLACED ( 10624 15032 ) S ;
 - U0_UART_RX/U0_deserializer/U29 AO21X1_RVT + PLACED ( 11840 15032 ) FS ;
 - U0_UART_RX/U0_deserializer/U30 NOR2X0_RVT + PLACED ( 8192 10016 ) FN ;
 - U0_UART_RX/U0_deserializer/U31 AO21X1_RVT + PLACED ( 9712 10016 ) N ;
 - U0_UART_RX/U0_deserializer/U32 XNOR2X1_RVT + PLACED ( 8496 8344 ) FS ;
 - U0_UART_RX/U0_deserializer/U33 NAND2X0_RVT + PLACED ( 7280 10016 ) N ;
 - U0_UART_RX/U0_deserializer/U34 XNOR2X1_RVT + PLACED ( 7584 15032 ) FS ;
 - U0_UART_RX/U0_deserializer/U35 XNOR2X1_RVT + PLACED ( 13816 10016 ) N ;
 - U0_UART_RX/U0_deserializer/U36 XNOR2X1_RVT + PLACED ( 15640 13360 ) FN ;
 - U0_UART_RX/U0_deserializer/U37 XNOR2X1_RVT + PLACED ( 11688 8344 ) FS ;
 - U0_UART_RX/U0_deserializer/U38 NAND3X0_RVT + PLACED ( 15944 11688 ) FS ;
 - U0_UART_RX/U0_deserializer/U39 XOR2X1_RVT + PLACED ( 14880 16704 ) N ;
 - U0_UART_RX/U0_deserializer/U40 NOR2X0_RVT + PLACED ( 16096 21720 ) S ;
 - U0_UART_RX/U0_deserializer/U41 OA22X1_RVT + PLACED ( 16400 20048 ) N ;
 - U0_UART_RX/U0_deserializer/U42 AND2X1_RVT + PLACED ( 18224 21720 ) FS ;
 - U0_UART_RX/U0_deserializer/U43 OA22X1_RVT + PLACED ( 18832 20048 ) N ;
 - U0_UART_RX/U0_deserializer/U44 NOR4X0_RVT + PLACED ( 18072 18376 ) FS ;
 - U0_UART_RX/U0_strt_chk/strt_glitch_reg SDFFARX1_RVT + PLACED ( 38288 28408 ) FS ;
 - U0_UART_RX/U0_strt_chk/U2 AO22X1_RVT + PLACED ( 40416 30080 ) FN ;
 - U0_UART_RX/U0_strt_chk/U3 INVX1_RVT + PLACED ( 42240 31752 ) S ;
 - U0_UART_RX/U0_par_chk/par_err_reg SDFFARX1_RVT + PLACED ( 44064 31752 ) FS ;
 - U0_UART_RX/U0_par_chk/U2 AO22X1_RVT + PLACED ( 43152 33424 ) N ;
 - U0_UART_RX/U0_par_chk/U3 XNOR3X1_RVT + PLACED ( 39960 36768 ) N ;
 - U0_UART_RX/U0_par_chk/U5 XNOR3X1_RVT + PLACED ( 39960 43456 ) N ;
 - U0_UART_RX/U0_par_chk/U7 XNOR3X1_RVT + PLACED ( 46952 38440 ) S ;
 - U0_UART_RX/U0_par_chk/U4 XNOR2X1_RVT + PLACED ( 48320 41784 ) S ;
 - U0_UART_RX/U0_par_chk/U6 XNOR2X1_RVT + PLACED ( 40872 48472 ) FS ;
 - U0_UART_RX/U0_par_chk/U8 XNOR2X1_RVT + PLACED ( 41784 26736 ) FN ;
 - U0_UART_RX/U0_par_chk/U9 INVX1_RVT + PLACED ( 41480 33424 ) N ;
 - U0_UART_RX/U0_stp_chk/stp_err_reg SDFFARX1_RVT + PLACED ( 43912 30080 ) N ;
 - U0_UART_RX/U0_stp_chk/U2 OAI22X1_RVT + PLACED ( 44976 28408 ) FS ;
 - U0_UART_RX/U0_stp_chk/U3 INVX1_RVT + PLACED ( 40264 26736 ) N ;
 - HFSINV_155_1 INVX8_RVT + PLACED ( 26280 46800 ) N ;
 - HFSINV_363_f_2 INVX2_RVT + PLACED ( 26584 48472 ) FS ;
 - optlc_1019 TIEH_RVT + PLACED ( 39808 20048 ) N ;
 - optlc_1020 TIEL_RVT + PLACED ( 42696 15032 ) FS ;
 - U1_mux2X1/IN_0_btd308 NBUFFX2_RVT + PLACED ( 29928 5000 ) FS ;
 - U0_mux2X1/IN_0_btd309 NBUFFX2_RVT + PLACED ( 5000 28408 ) FS ;
END COMPONENTS
PINS 42 ;
 - RST + NET RST + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 24732 0 ) N ;
 - TX_CLK + NET TX_CLK + DIRECTION INPUT + USE CLOCK
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 25644 0 ) N ;
 - RX_CLK + NET RX_CLK + DIRECTION INPUT + USE CLOCK
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 0 27164 ) N ;
 - RX_IN_S + NET RX_IN_S + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 33244 54858 ) N ;
 - RX_OUT_P[7] + NET RX_OUT_P[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 45708 ) N ;
 - RX_OUT_P[6] + NET RX_OUT_P[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 39020 ) N ;
 - RX_OUT_P[5] + NET RX_OUT_P[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 41148 ) N ;
 - RX_OUT_P[4] + NET RX_OUT_P[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 43580 ) N ;
 - RX_OUT_P[3] + NET RX_OUT_P[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 46924 54858 ) N ;
 - RX_OUT_P[2] + NET RX_OUT_P[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 43276 54858 ) N ;
 - RX_OUT_P[1] + NET RX_OUT_P[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 41148 54858 ) N ;
 - RX_OUT_P[0] + NET RX_OUT_P[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 39020 54858 ) N ;
 - RX_OUT_V + NET RX_OUT_V + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 34156 ) N ;
 - TX_IN_P[7] + NET TX_IN_P[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 34764 0 ) N ;
 - TX_IN_P[6] + NET TX_IN_P[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 31724 0 ) N ;
 - TX_IN_P[5] + NET TX_IN_P[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 31116 0 ) N ;
 - TX_IN_P[4] + NET TX_IN_P[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 20476 0 ) N ;
 - TX_IN_P[3] + NET TX_IN_P[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M6 ( 0 0 ) ( 56 286 )
   + PLACED ( 28076 0 ) N ;
 - TX_IN_P[2] + NET TX_IN_P[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 21084 ) N ;
 - TX_IN_P[1] + NET TX_IN_P[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 33244 0 ) N ;
 - TX_IN_P[0] + NET TX_IN_P[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 35372 0 ) N ;
 - TX_IN_V + NET TX_IN_V + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 41148 0 ) N ;
 - TX_OUT_S + NET TX_OUT_S + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 23212 ) N ;
 - TX_OUT_V + NET TX_OUT_V + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 39020 0 ) N ;
 - Prescale[5] + NET Prescale[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 0 23516 ) N ;
 - Prescale[4] + NET Prescale[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 0 20172 ) N ;
 - Prescale[3] + NET Prescale[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 0 31420 ) N ;
 - Prescale[2] + NET Prescale[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( 0 26860 ) N ;
 - Prescale[1] + NET Prescale[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 0 33548 ) N ;
 - Prescale[0] + NET Prescale[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 0 29292 ) N ;
 - parity_enable + NET parity_enable + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 18956 ) N ;
 - parity_type + NET parity_type + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 26556 ) N ;
 - parity_error + NET parity_error + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 32028 ) N ;
 - framing_error + NET framing_error + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 36284 ) N ;
 - SI + NET SI + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 16220 54858 ) N ;
 - SE + NET SE + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 26556 54858 ) N ;
 - SO + NET SO + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 286 56 )
   + PLACED ( 55770 29292 ) N ;
 - scan_clk + NET scan_clk + DIRECTION INPUT + USE CLOCK
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 28988 0 ) N ;
 - scan_rst + NET scan_rst + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 26860 0 ) N ;
 - test_mode + NET test_mode + DIRECTION INPUT + USE SIGNAL
   + LAYER M4 ( 0 0 ) ( 56 286 )
   + PLACED ( 22604 0 ) N ;
 - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER
   + PORT
   + LAYER M8 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 3000 0 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 3000 54144 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 0 51144 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 55056 51144 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 52056 0 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 52056 54144 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 0 3000 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 55056 3000 ) N ;
 - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND
   + PORT
   + LAYER M8 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 1600 0 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 1600 54144 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 0 52544 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 55056 52544 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 53456 0 ) N
   + PORT
   + LAYER M8 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 53456 54144 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 0 1600 ) N
   + PORT
   + LAYER M9 ( 0 0 ) ( 1000 1000 )
   + PLACED ( 55056 1600 ) N ;
END PINS
PINPROPERTIES 40 ;
 - PIN RST
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN TX_CLK
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN RX_CLK
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN RX_IN_S
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RX_OUT_P[7]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN RX_OUT_P[6]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN RX_OUT_P[5]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN RX_OUT_P[4]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN RX_OUT_P[3]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RX_OUT_P[2]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RX_OUT_P[1]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RX_OUT_P[0]
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN RX_OUT_V
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN TX_IN_P[7]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN TX_IN_P[6]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN TX_IN_P[5]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN TX_IN_P[4]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN TX_IN_P[3]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN TX_IN_P[2]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN TX_IN_P[1]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN TX_IN_P[0]
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN TX_IN_V
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN TX_OUT_S
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN TX_OUT_V
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN Prescale[5]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN Prescale[4]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN Prescale[3]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN Prescale[2]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN Prescale[1]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN Prescale[0]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parity_enable
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parity_type
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parity_error
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN framing_error
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN SI
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN SE
   + PROPERTY ACCESS_DIRECTION "0 top" ;
 - PIN SO
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN scan_clk
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN scan_rst
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
 - PIN test_mode
   + PROPERTY ACCESS_DIRECTION "0 bottom" ;
END PINPROPERTIES
SPECIALNETS 260 ;
 - TX_CLK
   + ROUTED M5 60 ( 25490 136 30 ) ( 25672 * 30 )
   NEW M2 60 ( 30232 5730 30 ) ( * 5912 30 )
   + USE CLOCK ;
 - RX_OUT_P[7]
   + ROUTED M2 60 ( 44368 38866 30 ) ( * 39048 30 )
   NEW M2 60 ( 49840 42666 30 ) ( * 42696 30 )
   NEW M2 60 ( 49840 42696 30 ) ( * 42848 30 )
   + USE SIGNAL ;
 - RX_OUT_P[6]
   + ROUTED M3 60 ( 49688 39352 30 ) ( 49840 * 30 )
   NEW M2 60 ( 49840 39170 30 ) ( * 39352 30 )
   NEW M1 60 ( 44064 40720 30 ) ( 44216 * 30 )
   NEW M3 60 ( 49506 37224 30 ) ( 49536 * 30 )
   NEW M3 60 ( 49536 37224 30 ) ( 49688 * 30 )
   + USE SIGNAL ;
 - RX_OUT_P[5]
   + ROUTED M1 60 ( 49384 38592 30 ) ( 49536 * 30 )
   + USE SIGNAL ;
 - RX_OUT_P[3]
   + ROUTED M2 60 ( 50448 45554 30 ) ( * 45736 30 )
   NEW M2 60 ( 44520 47256 30 ) ( * 47408 30 )
   NEW M2 60 ( 44216 45554 30 ) ( * 45736 30 )
   + USE SIGNAL ;
 - RX_OUT_P[2]
   + ROUTED M2 60 ( 44368 47682 30 ) ( * 47864 30 )
   NEW M1 60 ( 41480 46192 30 ) ( 41632 * 30 )
   + USE SIGNAL ;
 - RX_OUT_P[1]
   + ROUTED M2 60 ( 41632 45554 30 ) ( * 45736 30 )
   NEW M2 60 ( 39352 47378 30 ) ( * 47408 30 )
   NEW M2 60 ( 39352 47408 30 ) ( * 47560 30 )
   + USE SIGNAL ;
 - RX_OUT_P[0]
   + ROUTED M2 60 ( 38021 48948 30 ) ( * 49080 30 )
   NEW M2 60 ( 40872 44794 30 ) ( * 44824 30 )
   NEW M2 60 ( 40872 44824 30 ) ( * 44976 30 )
   + USE SIGNAL ;
 - TX_IN_P[7]
   + ROUTED M2 60 ( 22936 6338 30 ) ( * 6520 30 )
   + USE SIGNAL ;
 - TX_IN_P[6]
   + ROUTED M4 60 ( 27040 7858 30 ) ( * 8040 30 )
   + USE SIGNAL ;
 - TX_IN_P[3]
   + ROUTED M5 60 ( 27922 136 30 ) ( 28104 * 30 )
   + USE SIGNAL ;
 - TX_IN_P[2]
   + ROUTED M2 60 ( 31448 20018 30 ) ( * 20200 30 )
   + USE SIGNAL ;
 - TX_IN_P[1]
   + ROUTED M2 60 ( 36160 13330 30 ) ( * 13512 30 )
   NEW M2 60 ( 33272 10928 30 ) ( * 11080 30 )
   NEW M3 60 ( 33090 11384 30 ) ( 33272 * 30 )
   + USE SIGNAL ;
 - TX_IN_P[0]
   + ROUTED M2 60 ( 32968 13512 30 ) ( * 13694 30 )
   NEW M3 60 ( 32786 13512 30 ) ( 32968 * 30 )
   NEW M2 60 ( 35704 10898 30 ) ( * 10928 30 )
   NEW M2 60 ( 35704 10928 30 ) ( * 11080 30 )
   + USE SIGNAL ;
 - TX_OUT_S
   + ROUTED M2 60 ( 46192 24456 30 ) ( * 24638 30 )
   + USE SIGNAL ;
 - Prescale[5]
   + ROUTED M2 60 ( 5760 25794 30 ) ( * 25976 30 )
   NEW M2 60 ( 5760 15762 30 ) ( * 15944 30 )
   NEW M2 60 ( 8344 15762 30 ) ( * 15944 30 )
   + USE SIGNAL ;
 - Prescale[4]
   + ROUTED M2 60 ( 5760 20808 30 ) ( * 20960 30 )
   NEW M1 60 ( 5456 27496 30 ) ( 5610 * 30 )
   + USE SIGNAL ;
 - Prescale[3]
   + ROUTED M2 60 ( 9104 10594 30 ) ( * 10649 30 )
   NEW M1 60 ( 10168 12448 30 ) ( 10320 * 30 )
   NEW M2 60 ( 10320 10776 30 ) ( * 10928 30 )
   NEW M2 58 ( 8193 27369 29 ) ( * 27495 29 )
   + USE SIGNAL ;
 - Prescale[2]
   + ROUTED M4 60 ( 136 26706 30 ) ( * 26888 30 )
   NEW M2 60 ( 11232 27618 30 ) ( * 27648 30 )
   NEW M2 60 ( 11232 27648 30 ) ( * 27800 30 )
   NEW M2 60 ( 11232 17616 30 ) ( * 17768 30 )
   NEW M2 60 ( 10928 20930 30 ) ( * 20960 30 )
   NEW M2 60 ( 10928 20960 30 ) ( * 21112 30 )
   NEW M2 60 ( 12448 15762 30 ) ( * 15792 30 )
   NEW M2 60 ( 12448 15792 30 ) ( * 15944 30 )
   + USE SIGNAL ;
 - Prescale[1]
   + ROUTED M2 60 ( 8952 22754 30 ) ( * 22784 30 )
   NEW M2 60 ( 8952 22784 30 ) ( * 22936 30 )
   NEW M2 60 ( 14576 28986 30 ) ( * 29016 30 )
   NEW M2 60 ( 14576 29016 30 ) ( * 29168 30 )
   NEW M2 60 ( 10016 24122 30 ) ( * 24152 30 )
   NEW M2 60 ( 10016 24152 30 ) ( * 24304 30 )
   NEW M2 60 ( 10776 28986 30 ) ( * 29016 30 )
   NEW M2 60 ( 10776 29016 30 ) ( * 29168 30 )
   NEW M2 60 ( 11536 24122 30 ) ( * 24152 30 )
   NEW M2 60 ( 11536 24152 30 ) ( * 24304 30 )
   NEW M1 60 ( 18376 32664 30 ) ( 18530 * 30 )
   NEW M2 60 ( 13664 24122 30 ) ( * 24152 30 )
   NEW M2 60 ( 13664 24152 30 ) ( * 24304 30 )
   + USE SIGNAL ;
 - Prescale[0]
   + ROUTED M2 60 ( 16704 29138 30 ) ( * 29320 30 )
   NEW M2 60 ( 14880 29138 30 ) ( * 29320 30 )
   NEW M2 60 ( 18528 22450 30 ) ( * 22632 30 )
   + USE SIGNAL ;
 - parity_enable
   + ROUTED M1 60 ( 43151 22632 30 ) ( 43304 * 30 )
   + USE SIGNAL ;
 - parity_error
   + ROUTED M2 60 ( 49232 32178 30 ) ( * 32360 30 )
   NEW M2 60 ( 43456 34002 30 ) ( * 34184 30 )
   + USE SIGNAL ;
 - SI
   + ROUTED M2 60 ( 19136 47986 30 ) ( * 48168 30 )
   + USE SIGNAL ;
 - SE
   + ROUTED M2 60 ( 26888 49202 30 ) ( * 49384 30 )
   + USE SIGNAL ;
 - scan_clk
   + ROUTED M2 60 ( 34488 17434 30 ) ( * 17616 30 )
   NEW M3 60 ( 34488 17616 30 ) ( 34670 * 30 )
   + USE CLOCK ;
 - test_mode
   + ROUTED M3 60 ( 36616 36920 30 ) ( 36768 * 30 )
   NEW M3 60 ( 36586 36920 30 ) ( 36616 * 30 )
   + USE SIGNAL ;
 - UART_RX_SCAN_CLK
   + ROUTED M3 60 ( 33698 39048 30 ) ( 33880 * 30 )
   NEW M2 60 ( 41024 38484 30 ) ( * 38592 30 )
   NEW M2 60 ( 41024 38592 30 ) ( * 38744 30 )
   NEW M3 60 ( 40994 38744 30 ) ( 41024 * 30 )
   NEW M3 60 ( 41024 38744 30 ) ( 41176 * 30 )
   NEW M3 60 ( 21082 41784 30 ) ( 21112 * 30 )
   NEW M3 60 ( 21112 41784 30 ) ( 21264 * 30 )
   NEW M2 60 ( 21264 41751 30 ) ( * 41784 30 )
   NEW M2 60 ( 21264 41784 30 ) ( * 41936 30 )
   NEW M2 60 ( 20808 45098 30 ) ( * 45280 30 )
   NEW M3 60 ( 20626 45280 30 ) ( 20808 * 30 )
   NEW M2 60 ( 21112 38592 30 ) ( * 38774 30 )
   NEW M3 60 ( 20930 38592 30 ) ( 21112 * 30 )
   NEW M3 60 ( 26250 35400 30 ) ( 26280 * 30 )
   NEW M3 60 ( 26280 35400 30 ) ( 26432 * 30 )
   NEW M2 60 ( 26432 35218 30 ) ( * 35400 30 )
   NEW M1 110 ( 26432 35268 55 ) ( * 35375 55 )
   NEW M2 60 ( 32512 25186 30 ) ( * 25216 30 )
   NEW M2 60 ( 32512 25216 30 ) ( * 25368 30 )
   NEW M3 60 ( 45706 32056 30 ) ( 45736 * 30 )
   NEW M3 60 ( 45736 32056 30 ) ( 45888 * 30 )
   NEW M2 60 ( 45888 31874 30 ) ( * 32056 30 )
   NEW M1 110 ( 45888 31924 55 ) ( * 32031 55 )
   NEW M2 60 ( 26584 38410 30 ) ( * 38592 30 )
   NEW M3 60 ( 26402 38592 30 ) ( 26584 * 30 )
   NEW M2 60 ( 47104 45098 30 ) ( * 45128 30 )
   NEW M2 60 ( 47104 45128 30 ) ( * 45280 30 )
   NEW M1 110 ( 46192 35268 55 ) ( * 35375 55 )
   NEW M2 60 ( 46192 35218 30 ) ( * 35400 30 )
   NEW M2 60 ( 36312 44794 30 ) ( * 44824 30 )
   NEW M2 60 ( 36312 44824 30 ) ( * 44976 30 )
   NEW M2 60 ( 36920 45098 30 ) ( * 45128 30 )
   NEW M2 60 ( 36920 45128 30 ) ( * 45280 30 )
   NEW M2 60 ( 40112 28378 30 ) ( * 28408 30 )
   NEW M2 60 ( 40112 28408 30 ) ( * 28560 30 )
   NEW M3 60 ( 45554 31144 30 ) ( 45736 * 30 )
   NEW M2 60 ( 35856 41450 30 ) ( * 41480 30 )
   NEW M2 60 ( 35856 41480 30 ) ( * 41632 30 )
   NEW M3 60 ( 46618 48472 30 ) ( 46648 * 30 )
   NEW M3 60 ( 46648 48472 30 ) ( 46800 * 30 )
   NEW M2 60 ( 46800 48439 30 ) ( * 48472 30 )
   NEW M2 60 ( 46800 48472 30 ) ( * 48624 30 )
   NEW M2 60 ( 45432 44642 30 ) ( * 44824 30 )
   NEW M1 110 ( 45432 44849 55 ) ( * 44956 55 )
   NEW M2 60 ( 20808 31874 30 ) ( * 31904 30 )
   NEW M2 60 ( 20808 31904 30 ) ( * 32056 30 )
   NEW M2 60 ( 26280 24730 30 ) ( * 24912 30 )
   NEW M3 60 ( 26098 24912 30 ) ( 26280 * 30 )
   NEW M2 60 ( 21112 38136 30 ) ( * 38288 30 )
   NEW M2 60 ( 20200 48138 30 ) ( * 48168 30 )
   NEW M2 60 ( 20200 48168 30 ) ( * 48320 30 )
   NEW M2 60 ( 25368 31266 30 ) ( * 31448 30 )
   NEW M1 110 ( 25368 31473 55 ) ( * 31580 55 )
   + USE CLOCK ;
 - UART_TX_SCAN_CLK
   + ROUTED M2 60 ( 42392 14698 30 ) ( * 14728 30 )
   NEW M2 60 ( 42392 14728 30 ) ( * 14880 30 )
   NEW M2 60 ( 37224 15154 30 ) ( * 15184 30 )
   NEW M2 60 ( 37224 15184 30 ) ( * 15336 30 )
   NEW M1 110 ( 33576 15204 55 ) ( * 15311 55 )
   NEW M2 60 ( 33576 15154 30 ) ( * 15336 30 )
   NEW M2 60 ( 20808 15002 30 ) ( * 15032 30 )
   NEW M2 60 ( 20808 15032 30 ) ( * 15184 30 )
   NEW M3 60 ( 43274 5304 30 ) ( 43304 * 30 )
   NEW M3 60 ( 43304 5304 30 ) ( 43456 * 30 )
   NEW M2 60 ( 43456 5152 30 ) ( * 5304 30 )
   NEW M2 60 ( 43456 5044 30 ) ( * 5152 30 )
   NEW M2 60 ( 33424 7858 30 ) ( * 8040 30 )
   NEW M1 110 ( 33424 8065 55 ) ( * 8172 55 )
   NEW M1 110 ( 20048 14753 55 ) ( * 14860 55 )
   NEW M2 60 ( 42848 24730 30 ) ( * 24760 30 )
   NEW M2 60 ( 42848 24760 30 ) ( * 24912 30 )
   NEW M2 60 ( 26280 15002 30 ) ( * 15184 30 )
   NEW M3 60 ( 26098 15184 30 ) ( 26280 * 30 )
   NEW M2 60 ( 19440 5122 30 ) ( * 5152 30 )
   NEW M2 60 ( 19440 5152 30 ) ( * 5304 30 )
   NEW M2 60 ( 39960 21690 30 ) ( * 21720 30 )
   NEW M2 60 ( 39960 21720 30 ) ( * 21872 30 )
   NEW M2 60 ( 26736 11810 30 ) ( * 11840 30 )
   NEW M2 60 ( 26736 11840 30 ) ( * 11992 30 )
   NEW M1 110 ( 33728 18548 55 ) ( * 18655 55 )
   NEW M2 60 ( 33728 18498 30 ) ( * 18680 30 )
   NEW M3 60 ( 33698 18680 30 ) ( 33728 * 30 )
   NEW M3 60 ( 33728 18680 30 ) ( 33880 * 30 )
   NEW M2 60 ( 39808 11810 30 ) ( * 11840 30 )
   NEW M2 60 ( 39808 11840 30 ) ( * 11992 30 )
   NEW M2 60 ( 45736 25034 30 ) ( * 25216 30 )
   NEW M1 110 ( 20048 8516 55 ) ( * 8623 55 )
   NEW M1 110 ( 20048 11409 55 ) ( * 11516 55 )
   NEW M2 60 ( 25824 18346 30 ) ( * 18376 30 )
   NEW M2 60 ( 25824 18376 30 ) ( * 18528 30 )
   NEW M1 60 ( 35059 17464 30 ) ( 35248 * 30 )
   + USE CLOCK ;
 - SCAN_RST
   + ROUTED M1 130 ( 26442 7397 65 ) ( 26574 * 65 )
   + USE SIGNAL ;
 - U0_UART_RX/HFSNET_0
   + ROUTED M2 60 ( 28864 47408 30 ) ( * 47560 30 )
   NEW M2 60 ( 19744 37224 30 ) ( * 37376 30 )
   NEW M2 60 ( 39656 39322 30 ) ( * 39352 30 )
   NEW M2 60 ( 39656 39352 30 ) ( * 39504 30 )
   NEW M1 60 ( 19647 46100 30 ) ( 19679 * 30 )
   NEW M1 152 ( 44085 44110 76 ) ( 44195 * 76 )
   NEW M1 60 ( 45432 49444 30 ) ( 45584 * 30 )
   NEW M2 60 ( 44368 30688 30 ) ( * 30840 30 )
   NEW M1 60 ( 34184 27436 30 ) ( 34336 * 30 )
   NEW M2 60 ( 38744 29320 30 ) ( * 29472 30 )
   NEW M1 60 ( 19353 46100 30 ) ( 19385 * 30 )
   NEW M2 60 ( 34944 43882 30 ) ( * 43912 30 )
   NEW M2 60 ( 34944 43912 30 ) ( * 44064 30 )
   NEW M2 60 ( 18832 47226 30 ) ( * 47256 30 )
   NEW M2 60 ( 18832 47256 30 ) ( * 47408 30 )
   NEW M1 152 ( 19461 46146 76 ) ( 19571 * 76 )
   NEW M1 60 ( 43977 44156 30 ) ( 44009 * 30 )
   NEW M1 60 ( 44271 44156 30 ) ( 44303 * 30 )
   + USE SIGNAL ;
 - U0_UART_TX/seriz_en
   + ROUTED M2 60 ( 48776 22480 30 ) ( * 22632 30 )
   NEW M2 60 ( 46040 22450 30 ) ( * 22480 30 )
   NEW M2 60 ( 46040 22480 30 ) ( * 22632 30 )
   NEW M2 60 ( 48776 13330 30 ) ( * 13512 30 )
   + USE SIGNAL ;
 - U0_UART_TX/parity
   + ROUTED M2 60 ( 36616 22146 30 ) ( * 22328 30 )
   NEW M1 60 ( 38592 24152 30 ) ( 38744 * 30 )
   + USE SIGNAL ;
 - HFSNET_0
   + ROUTED M2 60 ( 45736 6064 30 ) ( * 6216 30 )
   NEW M2 60 ( 21416 9408 30 ) ( * 9560 30 )
   NEW M2 60 ( 25368 12752 30 ) ( * 12904 30 )
   NEW M2 60 ( 30840 12752 30 ) ( * 12904 30 )
   NEW M1 60 ( 18680 14060 30 ) ( 18832 * 30 )
   NEW M2 60 ( 35856 15944 30 ) ( * 16096 30 )
   NEW M2 60 ( 41024 13816 30 ) ( * 13968 30 )
   NEW M1 60 ( 24456 19348 30 ) ( 24608 * 30 )
   NEW M2 60 ( 19440 16066 30 ) ( * 16096 30 )
   NEW M2 60 ( 19440 16096 30 ) ( * 16248 30 )
   NEW M2 60 ( 43304 17130 30 ) ( * 17160 30 )
   NEW M2 60 ( 43304 17160 30 ) ( * 17312 30 )
   + USE SIGNAL ;
 - U1_mux2X1/cts0
   + ROUTED M2 60 ( 30840 6338 30 ) ( * 6520 30 )
   + USE SIGNAL ;
 - U0_UART_TX/mux_sel[1]
   + ROUTED M2 60 ( 45584 19106 30 ) ( * 19288 30 )
   NEW M2 60 ( 45128 19106 30 ) ( * 19288 30 )
   + USE SIGNAL ;
 - U0_UART_TX/mux_sel[0]
   + ROUTED M1 60 ( 40872 21112 30 ) ( 41024 * 30 )
   + USE SIGNAL ;
 - HFSNET_1
   + ROUTED M1 110 ( 27344 47515 55 ) ( * 47535 55 )
   NEW M2 60 ( 28560 49202 30 ) ( * 49384 30 )
   NEW M2 60 ( 27344 49536 30 ) ( * 49688 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/current_state_0_
   + ROUTED M1 60 ( 49840 9104 30 ) ( 49992 * 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/busy_c
   + ROUTED M2 60 ( 43304 11810 30 ) ( * 11992 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n5
   + ROUTED M2 60 ( 49232 13938 30 ) ( * 14120 30 )
   NEW M2 60 ( 44064 7250 30 ) ( * 7432 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n10
   + ROUTED M2 60 ( 47104 16066 30 ) ( * 16096 30 )
   NEW M2 60 ( 47104 16096 30 ) ( * 16248 30 )
   NEW M2 60 ( 49384 16066 30 ) ( * 16248 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n11
   + ROUTED M1 60 ( 48071 7432 30 ) ( 48168 * 30 )
   NEW M1 60 ( 49536 14120 30 ) ( 49688 * 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n12
   + ROUTED M2 60 ( 47864 8162 30 ) ( * 8192 30 )
   NEW M2 60 ( 47864 8192 30 ) ( * 8344 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n14
   + ROUTED M2 60 ( 42544 10290 30 ) ( * 10472 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n15
   + ROUTED M2 60 ( 47256 12600 30 ) ( * 12752 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n6
   + ROUTED M1 60 ( 49232 14424 30 ) ( 49384 * 30 )
   NEW M2 60 ( 50234 15002 30 ) ( * 15032 30 )
   NEW M2 60 ( 50234 15032 30 ) ( * 15184 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n9
   + ROUTED M2 60 ( 47560 12418 30 ) ( * 12600 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/next_state[2]
   + ROUTED M2 60 ( 41632 14120 30 ) ( * 14302 30 )
   + USE SIGNAL ;
 - U0_UART_RX/HFSNET_2
   + ROUTED M2 60 ( 22024 33090 30 ) ( * 33272 30 )
   NEW M2 60 ( 46648 43426 30 ) ( * 43608 30 )
   NEW M2 60 ( 35856 49810 30 ) ( * 49992 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/N24
   + ROUTED M2 60 ( 44824 25794 30 ) ( * 25976 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/N25
   + ROUTED M2 60 ( 47712 18498 30 ) ( * 18680 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n14
   + ROUTED M2 60 ( 42514 20322 30 ) ( * 20504 30 )
   NEW M1 60 ( 43912 18072 30 ) ( 44096 * 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n18
   + ROUTED M2 60 ( 33880 10644 30 ) ( * 10776 30 )
   NEW M2 60 ( 29018 9530 30 ) ( * 9560 30 )
   NEW M2 60 ( 29018 9560 30 ) ( * 9712 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n20
   + ROUTED M2 60 ( 37224 9074 30 ) ( * 9256 30 )
   NEW M2 60 ( 39048 9074 30 ) ( * 9104 30 )
   NEW M2 60 ( 39048 9104 30 ) ( * 9256 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n21
   + ROUTED M2 60 ( 48016 21690 30 ) ( * 21720 30 )
   NEW M2 60 ( 48016 21720 30 ) ( * 21872 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n24
   + ROUTED M2 60 ( 37072 10898 30 ) ( * 11080 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n25
   + ROUTED M2 60 ( 22632 6338 30 ) ( * 6368 30 )
   NEW M2 60 ( 22632 6368 30 ) ( * 6520 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n27
   + ROUTED M2 60 ( 20960 10594 30 ) ( * 10776 30 )
   NEW M1 60 ( 22784 11232 30 ) ( 22938 * 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n29
   + ROUTED M2 60 ( 28560 8466 30 ) ( * 8648 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n16
   + ROUTED M2 60 ( 29624 9226 30 ) ( * 9256 30 )
   NEW M2 60 ( 29624 9256 30 ) ( * 9408 30 )
   NEW M2 60 ( 23848 7098 30 ) ( * 7128 30 )
   NEW M2 60 ( 23848 7128 30 ) ( * 7280 30 )
   NEW M2 60 ( 24152 10594 30 ) ( * 10624 30 )
   NEW M2 60 ( 24152 10624 30 ) ( * 10776 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n17
   + ROUTED M2 60 ( 41480 7250 30 ) ( * 7280 30 )
   NEW M2 60 ( 41480 7280 30 ) ( * 7432 30 )
   NEW M2 60 ( 39960 7300 30 ) ( * 7432 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n36
   + ROUTED M2 60 ( 30232 11962 30 ) ( * 11992 30 )
   NEW M2 60 ( 30232 11992 30 ) ( * 12144 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/DATA_V[6]
   + ROUTED M2 60 ( 21720 7706 30 ) ( * 7736 30 )
   NEW M2 60 ( 21720 7736 30 ) ( * 7888 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/DATA_V[5]
   + ROUTED M2 60 ( 16704 10898 30 ) ( * 11080 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/DATA_V[4]
   + ROUTED M2 60 ( 30080 12114 30 ) ( * 12296 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/DATA_V[1]
   + ROUTED M2 60 ( 39200 6338 30 ) ( * 6368 30 )
   NEW M2 60 ( 39200 6368 30 ) ( * 6520 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/ser_count[2]
   + ROUTED M2 60 ( 49384 17282 30 ) ( * 17464 30 )
   NEW M1 60 ( 48168 19136 30 ) ( 48320 * 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/ser_count[1]
   + ROUTED M2 60 ( 50144 20626 30 ) ( * 20808 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/ser_count[0]
   + ROUTED M1 60 ( 49840 17768 30 ) ( 49992 * 30 )
   NEW M2 60 ( 49992 17768 30 ) ( * 17950 30 )
   + USE SIGNAL ;
 - HFSNET_2
   + ROUTED M2 60 ( 48320 6338 30 ) ( * 6520 30 )
   NEW M2 60 ( 18224 6338 30 ) ( * 6520 30 )
   NEW M2 60 ( 33424 13026 30 ) ( * 13208 30 )
   NEW M2 60 ( 27040 19714 30 ) ( * 19896 30 )
   NEW M2 60 ( 29320 6064 30 ) ( * 6216 30 )
   NEW M2 60 ( 45888 16674 30 ) ( * 16856 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_mux/n4
   + ROUTED M2 60 ( 43081 18852 30 ) ( * 18984 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_mux/n2
   + ROUTED M1 60 ( 43000 19440 30 ) ( 43152 * 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_mux/n3
   + ROUTED M1 60 ( 41632 16096 30 ) ( 41784 * 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/dftopt8_gOb12
   + ROUTED M1 60 ( 34304 18680 30 ) ( 34488 * 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n2
   + ROUTED M2 60 ( 37680 25186 30 ) ( * 25368 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n4
   + ROUTED M1 86 ( 25735 20517 43 ) ( 25806 * 43 )
   NEW M2 60 ( 38136 26098 30 ) ( * 26128 30 )
   NEW M2 60 ( 38136 26128 30 ) ( * 26280 30 )
   NEW M2 60 ( 25824 20322 30 ) ( * 20504 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n8
   + ROUTED M2 60 ( 32512 13938 30 ) ( * 14120 30 )
   NEW M2 60 ( 36616 13938 30 ) ( * 14120 30 )
   NEW M3 60 ( 30354 20200 30 ) ( 30536 * 30 )
   NEW M2 60 ( 24608 12418 30 ) ( * 12600 30 )
   NEW M2 60 ( 30688 13938 30 ) ( * 14120 30 )
   NEW M3 60 ( 30354 18072 30 ) ( 30536 * 30 )
   NEW M1 60 ( 22632 12600 30 ) ( 22784 * 30 )
   NEW M2 60 ( 22784 12418 30 ) ( * 12600 30 )
   NEW M2 60 ( 38896 11202 30 ) ( * 11384 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n18
   + ROUTED M2 60 ( 38440 17282 30 ) ( * 17464 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n20
   + ROUTED M1 60 ( 35856 21568 30 ) ( 36008 * 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n23
   + ROUTED M2 60 ( 22024 17282 30 ) ( * 17464 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n24
   + ROUTED M2 60 ( 28256 21386 30 ) ( * 21416 30 )
   NEW M2 60 ( 28256 21416 30 ) ( * 21568 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n39
   + ROUTED M2 60 ( 23696 12114 30 ) ( * 12296 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n41
   + ROUTED M2 60 ( 26432 16826 30 ) ( * 16856 30 )
   NEW M2 60 ( 26432 16856 30 ) ( * 17008 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/dftopt2_gOb13
   + ROUTED M2 60 ( 31215 20980 30 ) ( * 21112 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n7
   + ROUTED M1 68 ( 30199 15801 34 ) ( 30405 * 34 )
   NEW M1 68 ( 30199 15866 34 ) ( 30405 * 34 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/dftopt3_gOb8
   + ROUTED M1 60 ( 22480 12296 30 ) ( 22632 * 30 )
   NEW M2 60 ( 23392 14242 30 ) ( * 14424 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n13
   + ROUTED M2 60 ( 35552 20626 30 ) ( * 20808 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n14
   + ROUTED M2 60 ( 36464 14242 30 ) ( * 14424 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n15
   + ROUTED M2 60 ( 22328 12722 30 ) ( * 12752 30 )
   NEW M2 60 ( 22328 12752 30 ) ( * 12904 30 )
   NEW M2 60 ( 32816 13786 30 ) ( * 13816 30 )
   NEW M2 60 ( 32816 13816 30 ) ( * 13968 30 )
   NEW M1 60 ( 24304 12752 30 ) ( 24456 * 30 )
   NEW M2 60 ( 24456 12752 30 ) ( * 12904 30 )
   NEW M2 60 ( 31296 20474 30 ) ( * 20504 30 )
   NEW M2 60 ( 31296 20504 30 ) ( * 20656 30 )
   NEW M2 60 ( 29472 13786 30 ) ( * 13816 30 )
   NEW M2 60 ( 29472 13816 30 ) ( * 13968 30 )
   NEW M1 60 ( 27040 17312 30 ) ( 27192 * 30 )
   NEW M3 60 ( 29472 18072 30 ) ( 29624 * 30 )
   NEW M2 60 ( 36312 13786 30 ) ( * 13816 30 )
   NEW M2 60 ( 36312 13816 30 ) ( * 13968 30 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/dftopt1_gOb19
   + ROUTED M1 60 ( 40536 22024 30 ) ( 40720 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/test_so_gOb0
   + ROUTED M1 60 ( 37984 35856 30 ) ( 38136 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/strt_glitch
   + ROUTED M2 60 ( 41176 30050 30 ) ( * 30232 30 )
   NEW M2 60 ( 41480 30050 30 ) ( * 30232 30 )
   + USE SIGNAL ;
 - U0_UART_RX/strt_chk_en
   + ROUTED M1 60 ( 41409 31144 30 ) ( 41632 * 30 )
   NEW M2 60 ( 41632 31144 30 ) ( * 31326 30 )
   + USE SIGNAL ;
 - U0_UART_RX/edge_bit_en
   + ROUTED M2 60 ( 33272 36738 30 ) ( * 36920 30 )
   NEW M3 60 ( 28530 29016 30 ) ( 28712 * 30 )
   NEW M2 60 ( 28712 28986 30 ) ( * 29016 30 )
   NEW M2 60 ( 28712 29016 30 ) ( * 29168 30 )
   NEW M2 60 ( 27648 32482 30 ) ( * 32512 30 )
   NEW M2 60 ( 27648 32512 30 ) ( * 32664 30 )
   + USE SIGNAL ;
 - U0_UART_RX/deser_en
   + ROUTED M1 60 ( 29143 37528 30 ) ( 29320 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/par_chk_en
   + ROUTED M2 60 ( 37528 32178 30 ) ( * 32360 30 )
   + USE SIGNAL ;
 - U0_UART_RX/stp_chk_en
   + ROUTED M2 60 ( 45817 28884 30 ) ( * 29016 30 )
   + USE SIGNAL ;
 - U0_UART_RX/dat_samp_en
   + ROUTED M1 60 ( 28079 42544 30 ) ( 28256 * 30 )
   NEW M2 60 ( 38592 43122 30 ) ( * 43304 30 )
   + USE SIGNAL ;
 - U0_UART_RX/sampled_bit
   + ROUTED M3 60 ( 41480 30536 30 ) ( 41632 * 30 )
   NEW M2 60 ( 41328 40082 30 ) ( * 40264 30 )
   + USE SIGNAL ;
 - U0_mux2X1/cts0
   + ROUTED M3 60 ( 5730 29928 30 ) ( 5912 * 30 )
   NEW M2 60 ( 5912 29746 30 ) ( * 29928 30 )
   + USE SIGNAL ;
 - U0_UART_RX/dftopt0
   + ROUTED M2 60 ( 24304 46466 30 ) ( * 46621 30 )
   + USE SIGNAL ;
 - U0_UART_RX/bit_count[3]
   + ROUTED M2 60 ( 30688 32482 30 ) ( * 32664 30 )
   + USE SIGNAL ;
 - U0_UART_RX/bit_count[2]
   + ROUTED M1 60 ( 29624 27496 30 ) ( 29776 * 30 )
   NEW M2 60 ( 25976 25794 30 ) ( * 25976 30 )
   NEW M2 60 ( 23696 25794 30 ) ( * 25976 30 )
   + USE SIGNAL ;
 - U0_UART_RX/bit_count[1]
   + ROUTED M2 60 ( 23848 27314 30 ) ( * 27496 30 )
   NEW M2 60 ( 28712 30962 30 ) ( * 31144 30 )
   NEW M2 60 ( 25672 27466 30 ) ( * 27496 30 )
   NEW M2 60 ( 25672 27496 30 ) ( * 27648 30 )
   + USE SIGNAL ;
 - U0_UART_RX/bit_count[0]
   + ROUTED M3 60 ( 30050 30840 30 ) ( 30232 * 30 )
   NEW M1 60 ( 24431 29320 30 ) ( 24608 * 30 )
   NEW M2 60 ( 27192 34306 30 ) ( * 34488 30 )
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[5]
   + ROUTED M2 60 ( 15488 17282 30 ) ( * 17464 30 )
   NEW M3 60 ( 15762 44216 30 ) ( 15944 * 30 )
   NEW M3 60 ( 15762 24000 30 ) ( 15944 * 30 )
   NEW M2 60 ( 17160 26098 30 ) ( * 26128 30 )
   NEW M2 60 ( 17160 26128 30 ) ( * 26280 30 )
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[4]
   + ROUTED M3 60 ( 13026 17768 30 ) ( 13208 * 30 )
   NEW M2 60 ( 13208 32786 30 ) ( * 32816 30 )
   NEW M2 60 ( 13208 32816 30 ) ( * 32968 30 )
   NEW M3 60 ( 13026 32968 30 ) ( 13208 * 30 )
   NEW M1 60 ( 15487 47560 30 ) ( 15640 * 30 )
   NEW M3 60 ( 15458 47560 30 ) ( 15640 * 30 )
   NEW M4 60 ( 15640 47378 30 ) ( * 47560 30 )
   NEW M3 60 ( 23362 47560 30 ) ( 23544 * 30 )
   NEW M4 60 ( 23544 47378 30 ) ( * 47560 30 )
   NEW M2 60 ( 13056 26098 30 ) ( * 26128 30 )
   NEW M2 60 ( 13056 26128 30 ) ( * 26280 30 )
   NEW M3 60 ( 13026 26280 30 ) ( 13056 * 30 )
   NEW M3 60 ( 13056 26280 30 ) ( 13208 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[3]
   + ROUTED M2 60 ( 12144 29442 30 ) ( * 29472 30 )
   NEW M2 60 ( 12144 29472 30 ) ( * 29624 30 )
   NEW M2 60 ( 16552 42514 30 ) ( * 42696 30 )
   NEW M3 60 ( 12418 35704 30 ) ( 12600 * 30 )
   NEW M2 60 ( 11688 19410 30 ) ( * 19440 30 )
   NEW M2 60 ( 11688 19440 30 ) ( * 19592 30 )
   NEW M3 60 ( 12570 14120 30 ) ( 12600 * 30 )
   NEW M3 60 ( 12600 14120 30 ) ( 12752 * 30 )
   NEW M2 60 ( 12752 13938 30 ) ( * 14120 30 )
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[2]
   + ROUTED M2 60 ( 14424 42514 30 ) ( * 42696 30 )
   NEW M3 60 ( 14242 42696 30 ) ( 14424 * 30 )
   NEW M3 60 ( 14698 27192 30 ) ( 14728 * 30 )
   NEW M3 60 ( 14728 27192 30 ) ( 14880 * 30 )
   NEW M2 60 ( 14880 27162 30 ) ( * 27192 30 )
   NEW M2 60 ( 14880 27192 30 ) ( * 27344 30 )
   NEW M3 60 ( 14698 20504 30 ) ( 14728 * 30 )
   NEW M3 60 ( 14728 20504 30 ) ( 14880 * 30 )
   NEW M2 60 ( 14880 20474 30 ) ( * 20504 30 )
   NEW M2 60 ( 14880 20504 30 ) ( * 20656 30 )
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[1]
   + ROUTED M2 60 ( 15792 32816 30 ) ( * 32968 30 )
   NEW M2 60 ( 20048 35826 30 ) ( * 36008 30 )
   NEW M3 60 ( 20352 22328 30 ) ( 20504 * 30 )
   NEW M2 60 ( 15944 36008 30 ) ( * 36160 30 )
   NEW M2 60 ( 14576 35826 30 ) ( * 36008 30 )
   NEW M2 60 ( 21416 22146 30 ) ( * 22328 30 )
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[0]
   + ROUTED M2 60 ( 18224 27192 30 ) ( * 27344 30 )
   NEW M1 58 ( 19414 36104 29 ) ( 19565 * 29 )
   NEW M1 58 ( 19414 36161 29 ) ( 19565 * 29 )
   NEW M2 60 ( 17008 22754 30 ) ( * 22809 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/error_check_edge_5_
   + ROUTED M2 60 ( 7584 22450 30 ) ( * 22480 30 )
   NEW M2 60 ( 7584 22480 30 ) ( * 22632 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/error_check_edge_4_
   + ROUTED M2 60 ( 7280 18498 30 ) ( * 18680 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/error_check_edge_3_
   + ROUTED M1 60 ( 10016 19136 30 ) ( 10168 * 30 )
   NEW M2 60 ( 10168 19106 30 ) ( * 19136 30 )
   NEW M2 60 ( 10168 19136 30 ) ( * 19288 30 )
   NEW M2 60 ( 11384 19106 30 ) ( * 19288 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/error_check_edge_2_
   + ROUTED M2 60 ( 10168 21842 30 ) ( * 22024 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n18
   + ROUTED M2 60 ( 30384 39778 30 ) ( * 39960 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n2
   + ROUTED M2 60 ( 30840 38916 30 ) ( * 39048 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n3
   + ROUTED M1 60 ( 10928 27496 30 ) ( 11080 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n4
   + ROUTED M2 60 ( 10320 27314 30 ) ( * 27496 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n8
   + ROUTED M1 60 ( 10679 27344 30 ) ( 10776 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n9
   + ROUTED M2 60 ( 8192 23848 30 ) ( * 24000 30 )
   NEW M2 60 ( 8192 23818 30 ) ( * 23848 30 )
   NEW M2 60 ( 5760 23818 30 ) ( * 23848 30 )
   NEW M2 60 ( 5760 23848 30 ) ( * 24000 30 )
   NEW M1 60 ( 5663 24000 30 ) ( 5760 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n13
   + ROUTED M2 60 ( 39200 33090 30 ) ( * 33272 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n14
   + ROUTED M2 60 ( 38136 31012 30 ) ( * 31144 30 )
   NEW M2 60 ( 37984 36434 30 ) ( * 36616 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n16
   + ROUTED M1 60 ( 34488 29016 30 ) ( 34660 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n19
   + ROUTED M2 60 ( 34184 29138 30 ) ( * 29320 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n20
   + ROUTED M2 60 ( 22936 30354 30 ) ( * 30536 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n23
   + ROUTED M2 60 ( 29320 33809 30 ) ( * 33880 30 )
   NEW M2 60 ( 29320 33880 30 ) ( * 33991 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n24
   + ROUTED M2 60 ( 30688 30658 30 ) ( * 30840 30 )
   NEW M1 60 ( 33880 32664 30 ) ( 34057 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n26
   + ROUTED M2 60 ( 40416 34154 30 ) ( * 34184 30 )
   NEW M2 60 ( 40416 34184 30 ) ( * 34336 30 )
   NEW M2 60 ( 34336 34002 30 ) ( * 34032 30 )
   NEW M2 60 ( 34336 34032 30 ) ( * 34184 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n29
   + ROUTED M2 60 ( 30688 35826 30 ) ( * 35856 30 )
   NEW M2 60 ( 30688 35856 30 ) ( * 36008 30 )
   NEW M2 60 ( 33120 35978 30 ) ( * 36008 30 )
   NEW M2 60 ( 33120 36008 30 ) ( * 36160 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n34
   + ROUTED M2 60 ( 30080 34052 30 ) ( * 34184 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n35
   + ROUTED M2 60 ( 29928 31266 30 ) ( * 31448 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n36
   + ROUTED M2 60 ( 21568 25794 30 ) ( * 25976 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n37
   + ROUTED M2 60 ( 14880 19106 30 ) ( * 19288 30 )
   NEW M1 60 ( 21264 25824 30 ) ( 21441 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n39
   + ROUTED M1 60 ( 22455 29016 30 ) ( 22632 * 30 )
   NEW M2 60 ( 21264 30050 30 ) ( * 30232 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n40
   + ROUTED M1 60 ( 22176 29320 30 ) ( 22353 * 30 )
   NEW M2 60 ( 22176 29320 30 ) ( * 29502 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n42
   + ROUTED M2 60 ( 22176 28884 30 ) ( * 29016 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n44
   + ROUTED M1 60 ( 33551 37528 30 ) ( 33728 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n49
   + ROUTED M2 60 ( 32512 34306 30 ) ( * 34488 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n50
   + ROUTED M2 60 ( 21720 30658 30 ) ( * 30840 30 )
   NEW M1 60 ( 21720 30840 30 ) ( 21903 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n51
   + ROUTED M2 60 ( 22176 30506 30 ) ( * 30536 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n55
   + ROUTED M2 60 ( 13360 28530 30 ) ( * 28712 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n56
   + ROUTED M2 60 ( 20504 27618 30 ) ( * 27648 30 )
   NEW M2 60 ( 20504 27648 30 ) ( * 27800 30 )
   NEW M2 60 ( 16248 27673 30 ) ( * 27800 30 )
   NEW M2 60 ( 16248 27618 30 ) ( * 27673 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n57
   + ROUTED M2 60 ( 18376 26098 30 ) ( * 26280 30 )
   NEW M1 80 ( 18391 26222 40 ) ( * 26270 40 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n58
   + ROUTED M1 60 ( 20783 27648 30 ) ( 20960 * 30 )
   NEW M2 60 ( 23544 27121 30 ) ( * 27192 30 )
   NEW M2 60 ( 23544 27192 30 ) ( * 27303 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n59
   + ROUTED M1 60 ( 49384 34184 30 ) ( 49481 * 30 )
   NEW M2 60 ( 34032 35826 30 ) ( * 36008 30 )
   NEW M2 60 ( 35856 36130 30 ) ( * 36312 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/check_edge[5]
   + ROUTED M2 60 ( 7432 25617 30 ) ( * 25672 30 )
   NEW M2 60 ( 7432 25672 30 ) ( * 25799 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/check_edge[4]
   + ROUTED M2 60 ( 12752 25794 30 ) ( * 25976 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/check_edge[3]
   + ROUTED M2 60 ( 7736 28530 30 ) ( * 28712 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/check_edge[2]
   + ROUTED M2 60 ( 12032 27314 30 ) ( * 27496 30 )
   NEW M2 60 ( 14576 27314 30 ) ( * 27496 30 )
   NEW M1 80 ( 12017 27506 40 ) ( * 27551 40 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/next_state[0]
   + ROUTED M2 60 ( 31904 35522 30 ) ( * 35704 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/sub_40_carry[4]
   + ROUTED M2 60 ( 7736 17890 30 ) ( * 18072 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/sub_40_carry[3]
   + ROUTED M2 60 ( 8648 19440 30 ) ( * 19592 30 )
   NEW M2 60 ( 10168 20322 30 ) ( * 20504 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N8
   + ROUTED M3 60 ( 21234 34792 30 ) ( 21416 * 30 )
   NEW M4 60 ( 21416 34610 30 ) ( * 34792 30 )
   NEW M4 60 ( 18680 34610 30 ) ( * 34792 30 )
   NEW M3 60 ( 18498 34792 30 ) ( 18680 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N9
   + ROUTED M1 60 ( 18557 37705 30 ) ( 18832 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N10
   + ROUTED M2 60 ( 18072 42392 30 ) ( * 42519 30 )
   NEW M2 60 ( 18072 42337 30 ) ( * 42392 30 )
   NEW M2 60 ( 18680 42362 30 ) ( * 42392 30 )
   NEW M2 60 ( 18680 42392 30 ) ( * 42544 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N11
   + ROUTED M1 60 ( 17493 47712 30 ) ( 17768 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N19
   + ROUTED M2 60 ( 22176 36130 30 ) ( * 36185 30 )
   NEW M2 60 ( 22176 36185 30 ) ( * 36312 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N22
   + ROUTED M2 60 ( 19136 42210 30 ) ( * 42392 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N26
   + ROUTED M2 60 ( 12144 24274 30 ) ( * 24456 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N29
   + ROUTED M2 60 ( 8344 11810 30 ) ( * 11992 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N30
   + ROUTED M1 80 ( 7295 16190 40 ) ( * 16238 40 )
   NEW M2 60 ( 17160 16066 30 ) ( * 16096 30 )
   NEW M2 60 ( 17160 16096 30 ) ( * 16248 30 )
   NEW M2 60 ( 7280 16066 30 ) ( * 16248 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N31
   + ROUTED M2 60 ( 23848 22450 30 ) ( * 22480 30 )
   NEW M2 60 ( 23848 22480 30 ) ( * 22632 30 )
   NEW M2 60 ( 29472 22500 30 ) ( * 22632 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n18
   + ROUTED M2 60 ( 26432 22196 30 ) ( * 22328 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n19
   + ROUTED M1 60 ( 26260 22632 30 ) ( 26432 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n22
   + ROUTED M2 60 ( 23392 34002 30 ) ( * 34184 30 )
   NEW M2 60 ( 24304 34154 30 ) ( * 34184 30 )
   NEW M2 60 ( 24304 34184 30 ) ( * 34336 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n23
   + ROUTED M2 60 ( 29320 23970 30 ) ( * 24152 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n24
   + ROUTED M1 60 ( 29776 27800 30 ) ( 29928 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n25
   + ROUTED M2 60 ( 31448 24730 30 ) ( * 24912 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n28
   + ROUTED M2 60 ( 26432 33576 30 ) ( * 33758 30 )
   NEW M2 60 ( 24760 33394 30 ) ( * 33576 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n1
   + ROUTED M1 60 ( 24608 31448 30 ) ( 24792 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n13
   + ROUTED M1 60 ( 10624 25976 30 ) ( 10778 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n17
   + ROUTED M1 60 ( 9712 12600 30 ) ( 9864 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n33
   + ROUTED M2 60 ( 10320 13026 30 ) ( * 13208 30 )
   NEW M2 60 ( 6824 12418 30 ) ( * 12600 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n36
   + ROUTED M2 60 ( 9256 17282 30 ) ( * 17312 30 )
   NEW M2 60 ( 9256 17312 30 ) ( * 17464 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n37
   + ROUTED M1 60 ( 6423 13968 30 ) ( 6520 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n39
   + ROUTED M2 60 ( 15032 14090 30 ) ( * 14120 30 )
   NEW M2 60 ( 15032 14120 30 ) ( * 14272 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n40
   + ROUTED M1 54 ( 14274 13818 27 ) ( * 13887 27 )
   NEW M1 54 ( 14325 13818 27 ) ( * 13887 27 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n41
   + ROUTED M2 60 ( 21568 24730 30 ) ( * 24760 30 )
   NEW M2 60 ( 21568 24760 30 ) ( * 24912 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n42
   + ROUTED M2 60 ( 21112 22480 30 ) ( * 22632 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n46
   + ROUTED M2 60 ( 21720 20626 30 ) ( * 20656 30 )
   NEW M2 60 ( 21720 20656 30 ) ( * 20808 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n47
   + ROUTED M2 60 ( 23696 21538 30 ) ( * 21568 30 )
   NEW M2 60 ( 23696 21568 30 ) ( * 21720 30 )
   NEW M2 60 ( 21022 21690 30 ) ( * 21720 30 )
   NEW M2 60 ( 21022 21720 30 ) ( * 21872 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n48
   + ROUTED M1 60 ( 27648 33272 30 ) ( 27800 * 30 )
   NEW M2 60 ( 18376 49202 30 ) ( * 49384 30 )
   NEW M3 60 ( 18194 49384 30 ) ( 18376 * 30 )
   NEW M3 60 ( 18376 44216 30 ) ( 18528 * 30 )
   NEW M2 60 ( 18832 44034 30 ) ( * 44216 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n53
   + ROUTED M2 60 ( 24760 42210 30 ) ( * 42240 30 )
   NEW M2 60 ( 24760 42240 30 ) ( * 42392 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/add_31_carry[5]
   + ROUTED M1 118 ( 16548 46138 59 ) ( * 46163 59 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/add_31_carry[4]
   + ROUTED M1 58 ( 16328 47407 29 ) ( 16428 * 29 )
   NEW M1 58 ( 16328 47464 29 ) ( 16428 * 29 )
   + USE SIGNAL ;
 - U0_UART_RX/dftopt12_gOb11
   + ROUTED M2 60 ( 36008 25490 30 ) ( * 25520 30 )
   NEW M2 60 ( 36008 25520 30 ) ( * 25672 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/N58
   + ROUTED M2 60 ( 34944 42818 30 ) ( * 42873 30 )
   NEW M2 60 ( 34944 42873 30 ) ( * 43000 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n23
   + ROUTED M2 60 ( 26128 44034 30 ) ( * 44216 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n1
   + ROUTED M1 60 ( 28104 42696 30 ) ( 28281 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n2
   + ROUTED M1 60 ( 32208 44216 30 ) ( 32360 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n3
   + ROUTED M2 60 ( 6824 34002 30 ) ( * 34184 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n5
   + ROUTED M2 60 ( 7736 30354 30 ) ( * 30536 30 )
   NEW M2 60 ( 9104 30506 30 ) ( * 30536 30 )
   NEW M2 60 ( 9104 30536 30 ) ( * 30688 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n11
   + ROUTED M2 60 ( 7432 30708 30 ) ( * 30840 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n13
   + ROUTED M2 60 ( 6824 45858 30 ) ( * 46040 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n14
   + ROUTED M2 60 ( 7736 47074 30 ) ( * 47256 30 )
   NEW M2 60 ( 9408 47226 30 ) ( * 47256 30 )
   NEW M2 60 ( 9408 47256 30 ) ( * 47408 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n15
   + ROUTED M1 60 ( 5608 39960 30 ) ( 5760 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n16
   + ROUTED M2 60 ( 8800 46162 30 ) ( * 46233 30 )
   NEW M2 60 ( 8800 46233 30 ) ( * 46344 30 )
   NEW M1 60 ( 8015 47560 30 ) ( 8192 * 30 )
   NEW M2 60 ( 7128 46162 30 ) ( * 46192 30 )
   NEW M2 60 ( 7128 46192 30 ) ( * 46344 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n17
   + ROUTED M2 60 ( 26736 40568 30 ) ( * 40720 30 )
   NEW M2 60 ( 26736 40538 30 ) ( * 40568 30 )
   NEW M2 60 ( 27952 40538 30 ) ( * 40568 30 )
   NEW M2 60 ( 27952 40568 30 ) ( * 40720 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n18
   + ROUTED M2 60 ( 24664 43882 30 ) ( * 43912 30 )
   NEW M2 60 ( 24664 43912 30 ) ( * 44064 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n22
   + ROUTED M2 60 ( 14880 43857 30 ) ( * 43912 30 )
   NEW M2 60 ( 14880 43912 30 ) ( * 44039 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n27
   + ROUTED M2 60 ( 15032 41044 30 ) ( * 41176 30 )
   NEW M2 60 ( 12448 40994 30 ) ( * 41176 30 )
   NEW M2 60 ( 11232 41008 30 ) ( * 41176 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n30
   + ROUTED M1 54 ( 16803 33882 27 ) ( * 33951 27 )
   NEW M1 54 ( 16854 33882 27 ) ( * 33951 27 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n33
   + ROUTED M2 60 ( 28712 40690 30 ) ( * 40872 30 )
   NEW M1 60 ( 32512 44064 30 ) ( 32664 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n34
   + ROUTED M2 60 ( 30840 46162 30 ) ( * 46217 30 )
   NEW M2 60 ( 30840 46217 30 ) ( * 46344 30 )
   NEW M2 60 ( 26184 46192 30 ) ( * 46344 30 )
   NEW M2 60 ( 26184 46162 30 ) ( * 46192 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n39
   + ROUTED M2 60 ( 11080 39170 30 ) ( * 39352 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n42
   + ROUTED M2 60 ( 14272 35978 30 ) ( * 36008 30 )
   NEW M2 60 ( 14272 36008 30 ) ( * 36160 30 )
   NEW M1 118 ( 8188 40749 59 ) ( * 40774 59 )
   NEW M1 118 ( 9100 39450 59 ) ( * 39475 59 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n43
   + ROUTED M2 60 ( 12904 46040 30 ) ( * 46192 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n44
   + ROUTED M2 60 ( 15336 47682 30 ) ( * 47864 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n45
   + ROUTED M2 60 ( 9712 42848 30 ) ( * 43000 30 )
   NEW M2 60 ( 14120 42818 30 ) ( * 42889 30 )
   NEW M2 60 ( 14120 42889 30 ) ( * 43000 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n48
   + ROUTED M2 60 ( 10928 40690 30 ) ( * 40872 30 )
   NEW M2 60 ( 9560 40690 30 ) ( * 40872 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n49
   + ROUTED M2 60 ( 10320 38106 30 ) ( * 38288 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n50
   + ROUTED M1 60 ( 11207 40872 30 ) ( 11384 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n56
   + ROUTED M2 60 ( 33576 45908 30 ) ( * 46040 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges[4]
   + ROUTED M2 60 ( 10168 32482 30 ) ( * 32664 30 )
   NEW M2 60 ( 9104 47378 30 ) ( * 47560 30 )
   NEW M2 60 ( 13056 47378 30 ) ( * 47560 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges[3]
   + ROUTED M2 60 ( 10168 34184 30 ) ( * 34366 30 )
   NEW M2 60 ( 9104 45858 30 ) ( * 46040 30 )
   NEW M2 60 ( 12600 45858 30 ) ( * 46040 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges[1]
   + ROUTED M2 60 ( 7432 39048 30 ) ( * 39200 30 )
   NEW M2 60 ( 5608 39018 30 ) ( * 39048 30 )
   NEW M2 60 ( 5608 39048 30 ) ( * 39200 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_p1[4]
   + ROUTED M2 60 ( 12904 32482 30 ) ( * 32664 30 )
   NEW M2 60 ( 12296 32482 30 ) ( * 32664 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_p1[1]
   + ROUTED M1 60 ( 8677 37680 30 ) ( 8952 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_n1[3]
   + ROUTED M2 60 ( 8496 45681 30 ) ( * 45736 30 )
   NEW M2 60 ( 8496 45736 30 ) ( * 45863 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_n1[1]
   + ROUTED M2 60 ( 6216 38410 30 ) ( * 38440 30 )
   NEW M2 60 ( 6216 38440 30 ) ( * 38592 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/add_21_carry[4]
   + ROUTED M1 118 ( 10620 32762 59 ) ( * 32787 59 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/add_21_carry[3]
   + ROUTED M1 60 ( 10016 35704 30 ) ( 10168 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/N4
   + ROUTED M2 60 ( 14880 10594 30 ) ( * 10624 30 )
   NEW M2 60 ( 14880 10624 30 ) ( * 10776 30 )
   NEW M2 60 ( 10968 10594 30 ) ( * 10776 30 )
   NEW M1 80 ( 10953 10786 40 ) ( * 10831 40 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/N5
   + ROUTED M2 60 ( 10928 9074 30 ) ( * 9104 30 )
   NEW M2 60 ( 10928 9104 30 ) ( * 9256 30 )
   NEW M2 60 ( 12752 9226 30 ) ( * 9256 30 )
   NEW M2 60 ( 12752 9256 30 ) ( * 9408 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/N6
   + ROUTED M2 60 ( 10016 15585 30 ) ( * 15640 30 )
   NEW M2 60 ( 10016 15640 30 ) ( * 15767 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/N7
   + ROUTED M2 60 ( 19744 19410 30 ) ( * 19592 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n1
   + ROUTED M2 60 ( 45888 42514 30 ) ( * 42696 30 )
   NEW M2 60 ( 44216 47378 30 ) ( * 47560 30 )
   NEW M3 60 ( 44034 47560 30 ) ( 44216 * 30 )
   NEW M3 60 ( 44520 45128 30 ) ( 44672 * 30 )
   NEW M3 60 ( 44368 40872 30 ) ( 44520 * 30 )
   NEW M2 60 ( 42848 40690 30 ) ( * 40872 30 )
   NEW M2 60 ( 44368 40690 30 ) ( * 40872 30 )
   NEW M4 60 ( 41784 40690 30 ) ( * 40872 30 )
   NEW M3 60 ( 41602 40872 30 ) ( 41784 * 30 )
   NEW M2 60 ( 41784 40690 30 ) ( * 40872 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n20
   + ROUTED M2 60 ( 36008 45858 30 ) ( * 46040 30 )
   NEW M2 60 ( 40832 45858 30 ) ( * 46040 30 )
   NEW M1 80 ( 40847 45975 40 ) ( * 46030 40 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n24
   + ROUTED M2 60 ( 46192 45858 30 ) ( * 46040 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n26
   + ROUTED M2 60 ( 46800 42210 30 ) ( * 42392 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n28
   + ROUTED M2 60 ( 43456 41298 30 ) ( * 41480 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n3
   + ROUTED M2 60 ( 11384 13938 30 ) ( * 14120 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n4
   + ROUTED M2 60 ( 8344 10290 30 ) ( * 10472 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n6
   + ROUTED M1 60 ( 13816 23544 30 ) ( 13968 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n8
   + ROUTED M2 60 ( 9560 9378 30 ) ( * 9408 30 )
   NEW M2 60 ( 9560 9408 30 ) ( * 9560 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n12
   + ROUTED M2 60 ( 17312 20930 30 ) ( * 21112 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n13
   + ROUTED M1 60 ( 19288 20960 30 ) ( 19385 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n16
   + ROUTED M2 60 ( 17312 17282 30 ) ( * 17464 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n35
   + ROUTED M2 60 ( 20352 18498 30 ) ( * 18680 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n43
   + ROUTED M2 60 ( 42848 46162 30 ) ( * 46192 30 )
   NEW M2 60 ( 42848 46192 30 ) ( * 46344 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n50
   + ROUTED M2 60 ( 50326 49506 30 ) ( * 49688 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/dftopt4_gOb14
   + ROUTED M2 60 ( 40264 45250 30 ) ( * 45432 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_strt_chk/n1
   + ROUTED M1 60 ( 41328 30688 30 ) ( 41480 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_par_chk/n3
   + ROUTED M2 60 ( 47104 39474 30 ) ( * 39656 30 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_par_chk/n4
   + ROUTED M1 80 ( 41541 37538 40 ) ( * 37604 40 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_par_chk/n1
   + ROUTED M2 60 ( 43456 34488 30 ) ( * 34670 30 )
   NEW M1 60 ( 43456 34488 30 ) ( 43608 * 30 )
   + USE SIGNAL ;
 - VDD
   ( PIN VDD )
   ( * VDD )
   + ROUTED M8 1000 + SHAPE RING ( 3500 0 ) ( * 55144 )
   NEW M9 1000 + SHAPE RING ( 0 51644 ) ( 56056 * )
   NEW M8 1000 + SHAPE RING ( 52556 0 ) ( * 55144 )
   NEW M9 1000 + SHAPE RING ( 0 3500 ) ( 56056 * )
   NEW M8 56 + SHAPE RING ( 3500 51644 ) VIA89_C_4_4 DO 2 BY 1 STEP 49056 0
   NEW M8 56 + SHAPE RING ( 3500 3500 ) VIA89_C_4_4 DO 2 BY 1 STEP 49056 0
   NEW M8 800 + SHAPE STRIPE ( 15000 3000 ) ( * 52144 )
   NEW M8 800 + SHAPE STRIPE ( 25000 3000 ) ( * 52144 )
   NEW M8 800 + SHAPE STRIPE ( 35000 3000 ) ( * 52144 )
   NEW M8 800 + SHAPE STRIPE ( 45000 3000 ) ( * 52144 )
   NEW M9 800 + SHAPE STRIPE ( 3000 15000 ) ( 53056 * )
   NEW M9 800 + SHAPE STRIPE ( 3000 25000 ) ( 53056 * )
   NEW M9 800 + SHAPE STRIPE ( 3000 35000 ) ( 53056 * )
   NEW M9 800 + SHAPE STRIPE ( 3000 45000 ) ( 53056 * )
   NEW M8 56 + SHAPE STRIPE ( 15000 15000 ) VIA89_C_3_3 DO 4 BY 1 STEP 10000 0
   NEW M8 56 + SHAPE STRIPE ( 15000 25000 ) VIA89_C_3_3 DO 4 BY 1 STEP 10000 0
   NEW M8 56 + SHAPE STRIPE ( 15000 35000 ) VIA89_C_3_3 DO 4 BY 1 STEP 10000 0
   NEW M8 56 + SHAPE STRIPE ( 15000 45000 ) VIA89_C_3_3 DO 4 BY 1 STEP 10000 0
   NEW M8 56 + SHAPE STRIPE ( 15000 3500 ) VIA89_C_4_3 DO 1 BY 2 STEP 0 48144
   NEW M8 56 + SHAPE STRIPE ( 25000 3500 ) VIA89_C_4_3 DO 1 BY 2 STEP 0 48144
   NEW M8 56 + SHAPE STRIPE ( 35000 3500 ) VIA89_C_4_3 DO 1 BY 2 STEP 0 48144
   NEW M8 56 + SHAPE STRIPE ( 45000 3500 ) VIA89_C_4_3 DO 1 BY 2 STEP 0 48144
   NEW M8 56 + SHAPE STRIPE ( 3500 15000 ) VIA89_C_3_4 DO 2 BY 1 STEP 49056 0
   NEW M8 56 + SHAPE STRIPE ( 3500 25000 ) VIA89_C_3_4 DO 2 BY 1 STEP 49056 0
   NEW M8 56 + SHAPE STRIPE ( 3500 35000 ) VIA89_C_3_4 DO 2 BY 1 STEP 49056 0
   NEW M8 56 + SHAPE STRIPE ( 3500 45000 ) VIA89_C_3_4 DO 2 BY 1 STEP 49056 0
   NEW M1 60 + SHAPE IOWIRE ( 5000 5000 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 8344 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 11688 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 15032 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 18376 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 21720 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 25064 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 28408 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 31752 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 35096 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 38440 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 41784 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 45128 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 48472 ) ( 51056 * )
   NEW M1 50 + SHAPE IOWIRE ( 35000 5000 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 5000 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 5000 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 5000 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 8344 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 8344 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 8344 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 8344 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 11688 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 11688 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 11688 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 11688 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 15032 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 15032 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 15032 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 15032 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 18376 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 18376 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 18376 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 18376 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 21720 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 21720 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 21720 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 21720 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 25064 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 25064 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 25064 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 25064 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 28408 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 28408 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 28408 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 28408 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 31752 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 31752 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 31752 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 31752 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 35096 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 35096 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 35096 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 35096 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 38440 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 38440 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 38440 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 38440 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 41784 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 41784 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 41784 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 41784 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 45128 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 45128 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 45128 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 45128 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 35000 48472 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 15000 48472 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 25000 48472 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 45000 48472 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   + USE POWER ;
 - VSS
   ( PIN VSS )
   ( * VSS )
   + ROUTED M8 1000 + SHAPE RING ( 2100 0 ) ( * 55144 )
   NEW M9 1000 + SHAPE RING ( 0 53044 ) ( 56056 * )
   NEW M8 1000 + SHAPE RING ( 53956 0 ) ( * 55144 )
   NEW M9 1000 + SHAPE RING ( 0 2100 ) ( 56056 * )
   NEW M8 56 + SHAPE RING ( 2100 53044 ) VIA89_C_4_4 DO 2 BY 1 STEP 51856 0
   NEW M8 56 + SHAPE RING ( 2100 2100 ) VIA89_C_4_4 DO 2 BY 1 STEP 51856 0
   NEW M8 800 + SHAPE STRIPE ( 10000 1600 ) ( * 53544 )
   NEW M8 800 + SHAPE STRIPE ( 20000 1600 ) ( * 53544 )
   NEW M8 800 + SHAPE STRIPE ( 30000 1600 ) ( * 53544 )
   NEW M8 800 + SHAPE STRIPE ( 40000 1600 ) ( * 53544 )
   NEW M8 800 + SHAPE STRIPE ( 50000 1600 ) ( * 53544 )
   NEW M9 800 + SHAPE STRIPE ( 1600 10000 ) ( 54456 * )
   NEW M9 800 + SHAPE STRIPE ( 1600 20000 ) ( 54456 * )
   NEW M9 800 + SHAPE STRIPE ( 1600 30000 ) ( 54456 * )
   NEW M9 800 + SHAPE STRIPE ( 1600 40000 ) ( 54456 * )
   NEW M8 56 + SHAPE STRIPE ( 10000 10000 ) VIA89_C_3_3 DO 5 BY 1 STEP 10000 0
   NEW M8 56 + SHAPE STRIPE ( 10000 20000 ) VIA89_C_3_3 DO 5 BY 1 STEP 10000 0
   NEW M8 56 + SHAPE STRIPE ( 10000 30000 ) VIA89_C_3_3 DO 5 BY 1 STEP 10000 0
   NEW M8 56 + SHAPE STRIPE ( 10000 40000 ) VIA89_C_3_3 DO 5 BY 1 STEP 10000 0
   NEW M8 56 + SHAPE STRIPE ( 10000 2100 ) VIA89_C_4_3 DO 1 BY 2 STEP 0 50944
   NEW M8 56 + SHAPE STRIPE ( 20000 2100 ) VIA89_C_4_3 DO 1 BY 2 STEP 0 50944
   NEW M8 56 + SHAPE STRIPE ( 30000 2100 ) VIA89_C_4_3 DO 1 BY 2 STEP 0 50944
   NEW M8 56 + SHAPE STRIPE ( 40000 2100 ) VIA89_C_4_3 DO 1 BY 2 STEP 0 50944
   NEW M8 56 + SHAPE STRIPE ( 50000 2100 ) VIA89_C_4_3 DO 1 BY 2 STEP 0 50944
   NEW M8 56 + SHAPE STRIPE ( 2100 10000 ) VIA89_C_3_4 DO 2 BY 1 STEP 51856 0
   NEW M8 56 + SHAPE STRIPE ( 2100 20000 ) VIA89_C_3_4 DO 2 BY 1 STEP 51856 0
   NEW M8 56 + SHAPE STRIPE ( 2100 30000 ) VIA89_C_3_4 DO 2 BY 1 STEP 51856 0
   NEW M8 56 + SHAPE STRIPE ( 2100 40000 ) VIA89_C_3_4 DO 2 BY 1 STEP 51856 0
   NEW M1 60 + SHAPE IOWIRE ( 5000 6672 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 10016 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 13360 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 16704 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 20048 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 23392 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 26736 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 30080 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 33424 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 36768 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 40112 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 43456 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 46800 ) ( 51056 * )
   NEW M1 60 + SHAPE IOWIRE ( 5000 50144 ) ( 51056 * )
   NEW M1 50 + SHAPE IOWIRE ( 30000 6672 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 6672 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 6672 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 6672 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 6672 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 10016 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 10016 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 10016 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 10016 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 10016 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 13360 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 13360 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 13360 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 13360 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 13360 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 16704 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 16704 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 16704 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 16704 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 16704 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 20048 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 20048 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 20048 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 20048 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 20048 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 23392 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 23392 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 23392 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 23392 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 23392 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 26736 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 26736 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 26736 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 26736 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 26736 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 30080 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 30080 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 30080 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 30080 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 30080 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 33424 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 33424 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 33424 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 33424 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 33424 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 36768 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 36768 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 36768 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 36768 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 36768 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 40112 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 40112 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 40112 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 40112 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 40112 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 43456 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 43456 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 43456 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 43456 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 43456 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 46800 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 46800 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 46800 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 46800 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 46800 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 30000 50144 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 10000 50144 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 20000 50144 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 40000 50144 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   NEW M1 50 + SHAPE IOWIRE ( 50000 50144 ) VIA12SQ_C_2_1 VIA23SQ_C_2_1 VIA34SQ_C_2_1 VIA45SQ_C_2_1 VIA56SQ_C_2_1 VIA67SQ_C_2_1 VIA78BAR_C_2_1
   + USE GROUND ;
 - U0_UART_TX/dftopt21
   + ROUTED M2 60 ( 48016 10746 30 ) ( * 10776 30 )
   NEW M2 60 ( 48016 10776 30 ) ( * 10928 30 )
   + USE SIGNAL ;
 - U0_UART_RX/dftopt5
   + ROUTED M2 60 ( 29776 35218 30 ) ( * 35400 30 )
   NEW M1 60 ( 27192 32664 30 ) ( 27344 * 30 )
   + USE SIGNAL ;
 - U0_UART_RX/dftopt10
   + ROUTED M4 60 ( 37984 43730 30 ) ( * 43912 30 )
   NEW M3 60 ( 37802 43912 30 ) ( 37984 * 30 )
   + USE SIGNAL ;
 - dftopt17
   + ROUTED M2 60 ( 27040 29290 30 ) ( * 29320 30 )
   NEW M2 60 ( 27040 29320 30 ) ( * 29472 30 )
   NEW M2 60 ( 28408 29138 30 ) ( * 29320 30 )
   NEW M2 60 ( 31904 21842 30 ) ( * 22024 30 )
   NEW M1 60 ( 31904 22024 30 ) ( 32088 * 30 )
   + USE SIGNAL ;
 - U0_UART_TX/dftopt25
   + ROUTED M2 60 ( 27648 14242 30 ) ( * 14424 30 )
   + USE SIGNAL ;
 - U0_UART_TX/dftopt26
   + ROUTED M2 60 ( 39686 6034 30 ) ( * 6216 30 )
   + USE SIGNAL ;
 - U0_UART_RX/dftopt15
   + ROUTED M1 60 ( 20504 42088 30 ) ( 20688 * 30 )
   NEW M2 60 ( 26432 44520 30 ) ( * 44672 30 )
   NEW M2 60 ( 33424 45604 30 ) ( * 45736 30 )
   + USE SIGNAL ;
 - optlc_net_427
   + ROUTED M2 60 ( 43152 16370 30 ) ( * 16400 30 )
   NEW M2 60 ( 43152 16400 30 ) ( * 16552 30 )
   NEW M2 60 ( 41936 16370 30 ) ( * 16552 30 )
   + USE SIGNAL ;
 - U0_UART_TX/dftopt27
   + ROUTED M2 60 ( 16704 11384 30 ) ( * 11566 30 )
   + USE SIGNAL ;
 - dftopt0
   + ROUTED M2 60 ( 43456 28378 30 ) ( * 28560 30 )
   + USE SIGNAL ;
END SPECIALNETS
NETS 441 ;
 - RST
   ( PIN RST )
   ( U2_mux2X1/U1 A1 )
   + ROUTED M4 ( 24760 258 ) ( * 5608 ) VIA34SQ_C ( 25216 * ) VIA23SQ_C W ( * 6064 ) VIA12SQ_C
   + USE SIGNAL ;
 - TX_CLK
   ( PIN TX_CLK )
   ( U1_mux2X1/IN_0_btd308 A )
   + ROUTED M5 ( 25672 136 ) VIA56SQ_C
   NEW M4 ( 25672 136 ) VIA45SQ_C W
   NEW M4 ( 25672 136 ) ( * 5912 ) VIA34SQ_C ( 30232 * ) VIA23SQ_C W VIA12SQ_C
   + USE CLOCK ;
 - RX_CLK
   ( PIN RX_CLK )
   ( U0_mux2X1/IN_0_btd309 A )
   + ROUTED M3 ( 258 27192 ) ( 5304 * ) VIA23SQ_C W ( * 29320 ) VIA12SQ_C
   + USE CLOCK ;
 - RX_IN_S
   ( PIN RX_IN_S )
   ( U0_UART_RX/U0_data_sampling/U61 A1 )
   ( U0_UART_RX/U0_uart_fsm/U79 A2 )
   ( U0_UART_RX/U0_uart_fsm/U71 A )
   + ROUTED M4 ( 32360 55116 ) ( 33272 * )
   NEW M4 ( 32360 42392 ) ( * 55116 )
   NEW M3 ( 32360 42392 ) VIA34SQ_C
   NEW M3 ( 30536 42392 ) ( 32360 * )
   NEW M2 ( 30536 42392 ) VIA23SQ_C W
   NEW M1 ( 30536 37528 ) VIA12SQ_C ( * 41480 )
   NEW M1 ( 31752 40872 ) VIA12SQ_C ( * 41480 ) VIA23SQ_C W
   NEW M3 ( 30536 41480 ) ( 31752 * )
   NEW M2 ( 30536 41480 ) VIA23SQ_C W
   NEW M1 ( 30080 42544 ) VIA12SQ_C
   NEW M2 ( 30080 42392 ) ( * 42544 )
   NEW M2 ( 30080 42392 ) ( 30536 * )
   NEW M2 ( 30536 41480 ) ( * 42392 )
   + USE SIGNAL ;
 - RX_OUT_P[7]
   ( PIN RX_OUT_P[7] )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_7_ Q )
   ( U0_UART_RX/U0_deserializer/U16 A2 )
   ( U0_UART_RX/U0_deserializer/U14 A4 )
   ( U0_UART_RX/U0_par_chk/U4 A1 )
   + ROUTED M3 ( 51208 45736 ) ( 55798 * )
   NEW M3 ( 51208 45736 ) VIA34SQ_C
   NEW M4 ( 51208 42696 ) ( * 45736 )
   NEW M3 ( 51208 42696 ) VIA34SQ_C
   NEW M3 ( 49840 42696 ) ( 51208 * )
   NEW M1 ( 44368 39048 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 45736 39504 ) VIA12SQ_C
   NEW M2 ( 45736 39048 ) ( * 39504 )
   NEW M2 ( 45736 39048 ) VIA23SQ_C W
   NEW M3 ( 44368 39048 ) ( 45736 * )
   NEW M2 ( 49840 42696 ) VIA23SQ_C W
   NEW M1 ( 49840 42848 ) VIA12SQ_C
   NEW M3 ( 45736 39048 ) ( 47256 * ) VIA34SQ_C ( * 42696 ) VIA34SQ_C ( 49840 * )
   NEW M1 ( 41632 41176 ) VIA12SQ_C
   NEW M2 ( 41632 40264 ) ( * 41176 )
   NEW M2 ( 41632 40264 ) VIA23SQ_C W ( 42392 * ) VIA34SQ_C
   NEW M4 ( 42392 39048 ) ( * 40264 )
   NEW M3 ( 42392 39048 ) VIA34SQ_C
   NEW M3 ( 42392 39048 ) ( 44368 * )
   + USE SIGNAL ;
 - RX_OUT_P[6]
   ( PIN RX_OUT_P[6] )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_6_ Q )
   ( U0_UART_RX/U0_deserializer/U14 A2 )
   ( U0_UART_RX/U0_deserializer/U12 A4 )
   ( U0_UART_RX/U0_par_chk/U7 A2 )
   + ROUTED M2 ( 49840 39352 ) VIA23SQ_C W
   NEW M1 ( 49840 39352 ) VIA12SQ_C
   NEW M3 ( 45888 39352 ) ( 49663 * )
   NEW M1 ( 45888 39048 ) VIA12SQ_C ( * 39352 ) VIA23SQ_C W
   NEW M1 ( 44216 40720 ) VIA12SQ_C
   NEW M2 ( 44216 40264 ) ( * 40720 )
   NEW M2 ( 44216 40264 ) VIA23SQ_C W ( 45432 * ) VIA34SQ_C
   NEW M4 ( 45432 39352 ) ( * 40264 )
   NEW M3 ( 45432 39352 ) VIA34SQ_C
   NEW M3 ( 45432 39352 ) ( 45888 * )
   NEW M3 ( 49688 39048 ) ( 55798 * )
   NEW M3 ( 49688 39048 ) ( * 39352 )
   NEW M1 ( 49536 35704 ) VIA12SQ_C ( * 37224 ) VIA23SQ_C W
   NEW M3 ( 49688 37224 ) VIA34SQ_C ( * 39352 ) VIA34SQ_C
   + USE SIGNAL ;
 - RX_OUT_P[5]
   ( PIN RX_OUT_P[5] )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_5_ Q )
   ( U0_UART_RX/U0_deserializer/U12 A2 )
   ( U0_UART_RX/U0_deserializer/U10 A4 )
   ( U0_UART_RX/U0_par_chk/U7 A1 )
   + ROUTED M3 ( 49232 41176 ) ( 55798 * )
   NEW M1 ( 49536 37832 ) VIA12SQ_C ( * 38440 )
   NEW M2 ( 49384 38440 ) ( 49536 * )
   NEW M1 ( 46192 42848 ) VIA12SQ_C
   NEW M2 ( 46192 41176 ) ( * 42848 )
   NEW M1 ( 44246 41176 ) ( 46192 * ) VIA12SQ_C
   NEW M2 ( 49232 38440 ) ( 49384 * )
   NEW M2 ( 49232 38440 ) ( * 41176 ) VIA23SQ_C W
   NEW M3 ( 46192 41176 ) ( 49232 * )
   NEW M2 ( 46192 41176 ) VIA23SQ_C W
   NEW M2 ( 49384 38440 ) ( * 38592 ) VIA12SQ_C
   + USE SIGNAL ;
 - RX_OUT_P[4]
   ( PIN RX_OUT_P[4] )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_4_ Q )
   ( U0_UART_RX/U0_deserializer/U10 A2 )
   ( U0_UART_RX/U0_deserializer/U8 A4 )
   ( U0_UART_RX/U0_par_chk/U4 A2 )
   + ROUTED M3 ( 50752 43608 ) ( 55798 * )
   NEW M3 ( 50752 43608 ) ( * 43912 )
   NEW M3 ( 49232 43912 ) ( 50752 * )
   NEW M3 ( 49232 43608 ) ( * 43912 )
   NEW M1 ( 48776 44520 ) VIA12SQ_C
   NEW M2 ( 48776 43608 ) ( * 44520 )
   NEW M2 ( 48776 43608 ) VIA23SQ_C W ( 49232 * )
   NEW M1 ( 44064 46192 ) VIA12SQ_C
   NEW M2 ( 44064 42088 ) ( * 46192 )
   NEW M2 ( 44064 42088 ) VIA23SQ_C W ( 46040 * )
   NEW M1 ( 46040 42392 ) VIA12SQ_C
   NEW M2 ( 46040 42088 ) ( * 42392 )
   NEW M2 ( 46040 42088 ) VIA23SQ_C W
   NEW M1 ( 50144 42696 ) VIA12SQ_C
   NEW M2 ( 50144 42088 ) ( * 42696 )
   NEW M2 ( 50144 42088 ) VIA23SQ_C W
   NEW M3 ( 49232 42088 ) ( 50144 * )
   NEW M2 ( 49232 42088 ) VIA23SQ_C W
   NEW M2 ( 49232 42088 ) ( * 43608 ) VIA23SQ_C W
   NEW M3 ( 46040 42088 ) ( 49232 * )
   + USE SIGNAL ;
 - RX_OUT_P[3]
   ( PIN RX_OUT_P[3] )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_3_ Q )
   ( U0_UART_RX/U0_deserializer/U8 A2 )
   ( U0_UART_RX/U0_deserializer/U6 A4 )
   ( U0_UART_RX/U0_par_chk/U6 A1 )
   + ROUTED M4 ( 46952 55116 ) ( 47256 * )
   NEW M4 ( 47256 45736 ) ( * 55116 )
   NEW M3 ( 47256 45736 ) VIA34SQ_C
   NEW M1 ( 50448 45736 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 47256 45736 ) ( 50448 * )
   NEW M1 ( 44520 47408 ) VIA12SQ_C
   NEW M1 ( 44216 45736 ) VIA12SQ_C VIA23SQ_C W ( 44520 * )
   NEW M2 ( 44520 45736 ) ( * 47231 )
   NEW M2 ( 44520 45736 ) VIA23SQ_C W
   NEW M1 ( 41936 49536 ) VIA12SQ_C
   NEW M2 ( 41936 47256 ) ( * 49536 )
   NEW M2 ( 41936 47256 ) VIA23SQ_C W ( 44520 * ) VIA23SQ_C W
   NEW M3 ( 44520 45736 ) ( 47256 * )
   + USE SIGNAL ;
 - RX_OUT_P[2]
   ( PIN RX_OUT_P[2] )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_2_ Q )
   ( U0_UART_RX/U0_deserializer/U6 A2 )
   ( U0_UART_RX/U0_deserializer/U4 A4 )
   ( U0_UART_RX/U0_par_chk/U6 A2 )
   + ROUTED M4 ( 43304 49080 ) ( * 54886 )
   NEW M3 ( 43304 49080 ) VIA34SQ_C
   NEW M3 ( 41632 49080 ) ( 43304 * )
   NEW M2 ( 41632 49080 ) VIA23SQ_C W
   NEW M1 ( 49840 48624 ) VIA12SQ_C W
   NEW M2 ( 49080 48624 ) ( 49840 * )
   NEW M2 ( 49080 47864 ) ( * 48624 )
   NEW M2 ( 49080 47864 ) VIA23SQ_C W
   NEW M3 ( 44368 47864 ) ( 49080 * )
   NEW M2 ( 44368 47864 ) VIA23SQ_C W
   NEW M1 ( 44368 47864 ) VIA12SQ_C
   NEW M1 ( 41632 49384 ) VIA12SQ_C
   NEW M2 ( 41632 49080 ) ( * 49384 )
   NEW M1 ( 41632 47864 ) VIA12SQ_C
   NEW M1 ( 41632 47864 ) ( 44368 * )
   NEW M2 ( 41632 47864 ) ( * 49080 )
   NEW M1 ( 41632 46192 ) VIA12SQ_C ( * 47864 )
   + USE SIGNAL ;
 - RX_OUT_P[1]
   ( PIN RX_OUT_P[1] )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_1_ Q )
   ( U0_UART_RX/U0_deserializer/U4 A2 )
   ( U0_UART_RX/U0_deserializer/U3 A4 )
   ( U0_UART_RX/U0_par_chk/U5 A2 )
   + ROUTED M4 ( 41176 47560 ) ( * 54886 )
   NEW M3 ( 41176 47560 ) VIA34SQ_C
   NEW M3 ( 40264 47560 ) ( 41176 * )
   NEW M1 ( 40264 45736 ) VIA12SQ_C
   NEW M1 ( 41632 45736 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 40720 45736 ) ( 41632 * )
   NEW M2 ( 40264 45736 ) VIA23SQ_C W ( 40720 * )
   NEW M2 ( 40264 45736 ) ( * 47560 ) VIA23SQ_C W
   NEW M1 ( 39352 47408 ) VIA12SQ_C
   NEW M2 ( 39352 47560 ) VIA23SQ_C W ( 40264 * )
   NEW M1 ( 40720 44302 ) VIA12SQ_C ( * 45736 ) VIA23SQ_C W
   + USE SIGNAL ;
 - RX_OUT_P[0]
   ( PIN RX_OUT_P[0] )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_0_ Q )
   ( U0_UART_RX/U0_deserializer/U3 A2 )
   ( U0_UART_RX/U0_par_chk/U5 A1 )
   + ROUTED M4 ( 39048 49080 ) ( * 54886 )
   NEW M3 ( 39048 49080 ) VIA34SQ_C
   NEW M1 ( 38021 49080 ) VIA12SQ_C W VIA23SQ_C W ( 39048 * )
   NEW M1 ( 39504 47864 ) VIA12SQ_C ( * 49080 ) VIA23SQ_C W
   NEW M3 ( 39048 49080 ) ( 39504 * )
   NEW M2 ( 39504 44824 ) ( * 47864 )
   NEW M2 ( 39504 44824 ) VIA23SQ_C W ( 40872 * ) VIA23SQ_C W
   NEW M1 ( 40872 44976 ) VIA12SQ_C
   + USE SIGNAL ;
 - RX_OUT_V
   ( PIN RX_OUT_V )
   ( U0_UART_RX/U0_uart_fsm/U76 Y )
   + ROUTED M3 ( 50752 34184 ) ( 55798 * )
   NEW M2 ( 50752 34184 ) VIA23SQ_C W
   NEW M2 ( 50752 33880 ) ( * 34184 )
   NEW M1 ( 50752 33880 ) VIA12SQ_C
   + USE SIGNAL ;
 - TX_IN_P[7]
   ( PIN TX_IN_P[7] )
   ( U0_UART_TX/U0_parity_calc/U23 A3 )
   ( U0_UART_TX/U0_Serializer/U20 A3 )
   + ROUTED M1 ( 27344 13512 ) VIA12SQ_C
   NEW M2 ( 27344 6520 ) ( * 13512 )
   NEW M2 ( 27344 6520 ) VIA23SQ_C W
   NEW M3 ( 22936 6520 ) ( 27344 * )
   NEW M2 ( 22936 6520 ) VIA23SQ_C W
   NEW M1 ( 22936 6520 ) VIA12SQ_C
   NEW M6 ( 34792 258 ) ( * 1352 ) VIA56SQ_C
   NEW M5 ( 32360 1352 ) ( 34792 * )
   NEW M4 ( 32360 1352 ) VIA45SQ_C W
   NEW M4 ( 32360 1352 ) ( * 5304 ) VIA34SQ_C
   NEW M3 ( 27344 5304 ) ( 32360 * )
   NEW M2 ( 27344 5304 ) VIA23SQ_C W
   NEW M2 ( 27344 5304 ) ( * 6520 )
   + USE SIGNAL ;
 - TX_IN_P[6]
   ( PIN TX_IN_P[6] )
   ( U0_UART_TX/U0_parity_calc/U21 A3 )
   ( U0_UART_TX/U0_Serializer/U21 A1 )
   + ROUTED M1 ( 26888 16856 ) VIA12SQ_C ( 27040 * )
   NEW M2 ( 27040 8040 ) ( * 16856 )
   NEW M2 ( 27040 8040 ) VIA23SQ_C W
   NEW M1 ( 24032 7584 ) ( 24608 * ) VIA12SQ_C ( * 8040 ) VIA23SQ_C W ( 27040 * )
   NEW M6 ( 31752 258 ) ( * 8040 ) VIA56SQ_C
   NEW M5 ( 27040 8040 ) ( 31752 * )
   NEW M4 ( 27040 8040 ) VIA45SQ_C W
   NEW M3 ( 27040 8040 ) VIA34SQ_C
   + USE SIGNAL ;
 - TX_IN_P[5]
   ( PIN TX_IN_P[5] )
   ( U0_UART_TX/U0_parity_calc/U19 A3 )
   ( U0_UART_TX/U0_Serializer/U22 A1 )
   + ROUTED M1 ( 24152 13208 ) VIA12SQ_C
   NEW M2 ( 24152 12296 ) ( * 13208 )
   NEW M2 ( 24152 12296 ) ( 24304 * )
   NEW M2 ( 24304 10928 ) ( * 12296 )
   NEW M1 ( 24304 10928 ) VIA12SQ_C
   NEW M4 ( 31144 258 ) ( * 1352 ) VIA34SQ_C
   NEW M3 ( 24304 1352 ) ( 31144 * )
   NEW M2 ( 24304 1352 ) VIA23SQ_C W
   NEW M2 ( 24304 1352 ) ( * 10928 )
   + USE SIGNAL ;
 - TX_IN_P[4]
   ( PIN TX_IN_P[4] )
   ( U0_UART_TX/U0_parity_calc/U17 A3 )
   ( U0_UART_TX/U0_Serializer/U23 A1 )
   + ROUTED M4 ( 20504 136 ) ( 21416 * )
   NEW M4 ( 21416 136 ) ( * 11992 ) VIA34SQ_C ( 22176 * )
   NEW M1 ( 25216 10928 ) VIA12SQ_C ( * 11992 ) VIA23SQ_C W
   NEW M3 ( 22176 11992 ) ( 25216 * )
   NEW M1 ( 22176 13208 ) VIA12SQ_C
   NEW M2 ( 22176 11992 ) ( * 13208 )
   NEW M2 ( 22176 11992 ) VIA23SQ_C W
   + USE SIGNAL ;
 - TX_IN_P[3]
   ( PIN TX_IN_P[3] )
   ( U0_UART_TX/U0_parity_calc/U15 A3 )
   ( U0_UART_TX/U0_Serializer/U24 A1 )
   + ROUTED M1 ( 29776 9104 ) VIA12SQ_C
   NEW M1 ( 29776 16856 ) VIA12SQ_C
   NEW M2 ( 29776 9104 ) ( * 16856 )
   NEW M5 ( 28104 136 ) VIA56SQ_C
   NEW M4 ( 28104 136 ) VIA45SQ_C W
   NEW M4 ( 28104 136 ) ( * 8344 ) VIA34SQ_C ( 29776 * ) VIA23SQ_C W ( * 9104 )
   + USE SIGNAL ;
 - TX_IN_P[2]
   ( PIN TX_IN_P[2] )
   ( U0_UART_TX/U0_parity_calc/U13 A3 )
   ( U0_UART_TX/U0_Serializer/U25 A1 )
   + ROUTED M3 ( 55920 21112 ) VIA34SQ_C ( * 21416 ) VIA45SQ_C W
   NEW M5 ( 37224 21416 ) ( 55920 * )
   NEW M4 ( 37224 21416 ) VIA45SQ_C W
   NEW M4 ( 37224 20200 ) ( * 21416 )
   NEW M3 ( 37224 20200 ) VIA34SQ_C
   NEW M3 ( 31904 20200 ) ( 37224 * )
   NEW M1 ( 31904 10928 ) VIA12SQ_C ( * 20200 ) VIA23SQ_C W
   NEW M1 ( 31448 20200 ) VIA12SQ_C VIA23SQ_C W ( 31904 * )
   + USE SIGNAL ;
 - TX_IN_P[1]
   ( PIN TX_IN_P[1] )
   ( U0_UART_TX/U0_parity_calc/U11 A3 )
   ( U0_UART_TX/U0_Serializer/U26 A1 )
   + ROUTED M1 ( 36160 13512 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 33272 13512 ) ( 36160 * )
   NEW M2 ( 33272 13512 ) VIA23SQ_C W
   NEW M2 ( 33272 11384 ) ( * 13512 )
   NEW M1 ( 33272 10928 ) VIA12SQ_C
   NEW M2 ( 33272 11080 ) ( * 11384 ) VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 33272 258 ) ( * 11384 )
   + USE SIGNAL ;
 - TX_IN_P[0]
   ( PIN TX_IN_P[0] )
   ( U0_UART_TX/U0_parity_calc/U9 A3 )
   ( U0_UART_TX/U0_Serializer/U19 A1 )
   + ROUTED M4 ( 35400 258 ) ( * 9560 )
   NEW M1 ( 32968 13512 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 32968 9560 ) ( * 13512 )
   NEW M3 ( 32968 9560 ) VIA34SQ_C
   NEW M3 ( 32968 9560 ) ( 35400 * ) VIA34SQ_C
   NEW M1 ( 35704 10928 ) VIA12SQ_C
   NEW M2 ( 35704 11080 ) VIA23SQ_C W
   NEW M3 ( 35400 11080 ) ( 35704 * )
   NEW M3 ( 35400 11080 ) VIA34SQ_C
   NEW M4 ( 35400 9560 ) ( * 11080 )
   + USE SIGNAL ;
 - TX_IN_V
   ( PIN TX_IN_V )
   ( U0_UART_TX/U0_parity_calc/U10 A1 )
   ( U0_UART_TX/U0_Serializer/U29 A1 )
   ( U0_UART_TX/U0_fsm/U14 A1 )
   + ROUTED M4 ( 41176 258 ) ( * 8040 ) VIA34SQ_C
   NEW M1 ( 41328 10928 ) ( 41784 * )
   NEW M1 ( 40112 7736 ) VIA12SQ_C W ( * 8040 ) VIA23SQ_C W ( 41176 * ) VIA23SQ_C W ( 41328 * )
   NEW M2 ( 41328 8040 ) ( * 10928 ) VIA12SQ_C
   NEW M1 ( 39078 11080 ) ( 39352 * )
   NEW M1 ( 39352 10928 ) ( * 11080 )
   NEW M1 ( 39352 10928 ) ( 41328 * )
   + USE SIGNAL ;
 - TX_OUT_S
   ( PIN TX_OUT_S )
   ( U0_UART_TX/U0_mux/OUT_reg Q )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_1_ SI )
   + ROUTED M1 ( 46192 24456 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 50600 23240 ) ( 55798 * )
   NEW M3 ( 50600 22936 ) ( * 23240 )
   NEW M3 ( 46192 22936 ) ( 50600 * )
   NEW M2 ( 46192 22936 ) VIA23SQ_C W
   NEW M2 ( 46192 22936 ) ( * 24152 ) VIA23SQ_C W ( * 24456 )
   NEW M1 ( 45280 25368 ) VIA12SQ_C
   NEW M2 ( 45280 24456 ) ( * 25368 )
   NEW M2 ( 45280 24456 ) VIA23SQ_C W ( 46192 * )
   + USE SIGNAL ;
 - TX_OUT_V
   ( PIN TX_OUT_V )
   ( U0_UART_TX/U0_fsm/busy_reg Q )
   ( U0_UART_TX/U0_parity_calc/U12 A )
   ( U0_UART_TX/U0_Serializer/U16 A )
   + ROUTED M4 ( 39048 258 ) ( * 5608 ) VIA34SQ_C ( 39352 * )
   NEW M1 ( 40112 5608 ) VIA12SQ_C
   NEW M1 ( 41784 7432 ) VIA12SQ_C
   NEW M2 ( 41784 6824 ) ( * 7432 )
   NEW M2 ( 41784 6824 ) VIA23SQ_C W
   NEW M3 ( 40264 6824 ) ( 41784 * )
   NEW M2 ( 40264 6824 ) VIA23SQ_C W
   NEW M2 ( 40264 5608 ) ( * 6824 )
   NEW M2 ( 40112 5608 ) ( 40264 * )
   NEW M1 ( 39352 9256 ) ( 39778 * )
   NEW M1 ( 39352 9256 ) VIA12SQ_C
   NEW M2 ( 39352 5608 ) ( * 9256 )
   NEW M2 ( 39352 5608 ) VIA23SQ_C W
   NEW M2 ( 40112 5608 ) VIA23SQ_C W
   NEW M3 ( 39352 5608 ) ( 40112 * )
   + USE SIGNAL ;
 - Prescale[5]
   ( PIN Prescale[5] )
   ( U0_UART_RX/U0_deserializer/U34 A2 )
   ( U0_UART_RX/U0_data_sampling/U18 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U48 A2 )
   ( U0_UART_RX/U0_uart_fsm/U26 A2 )
   ( U0_UART_RX/U0_uart_fsm/U10 A1 )
   + ROUTED M3 ( 258 23544 ) ( 6216 * ) VIA23SQ_C W
   NEW M1 ( 6216 22784 ) VIA12SQ_C ( * 22936 )
   NEW M1 ( 5760 25976 ) VIA12SQ_C VIA23SQ_C W ( 6216 * )
   NEW M1 ( 5760 15944 ) VIA12SQ_C VIA23SQ_C W ( 6368 * )
   NEW M1 ( 8344 15944 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 6368 15944 ) ( 8344 * )
   NEW M2 ( 6216 22936 ) ( * 23544 )
   NEW M2 ( 6216 22936 ) ( 6368 * )
   NEW M2 ( 6368 15944 ) ( * 22936 )
   NEW M2 ( 6368 15944 ) VIA23SQ_C W
   NEW M2 ( 6216 23544 ) ( * 25976 ) VIA23SQ_C W
   NEW M1 ( 8800 30840 ) VIA12SQ_C
   NEW M2 ( 8800 25976 ) ( * 30840 )
   NEW M2 ( 8800 25976 ) VIA23SQ_C W
   NEW M3 ( 6216 25976 ) ( 8800 * )
   + USE SIGNAL ;
 - Prescale[4]
   ( PIN Prescale[4] )
   ( U0_UART_RX/U0_deserializer/U17 A )
   ( U0_UART_RX/U0_data_sampling/U10 A )
   ( U0_UART_RX/U0_edge_bit_counter/U39 A )
   ( U0_UART_RX/U0_uart_fsm/U12 A2 )
   ( U0_UART_RX/U0_uart_fsm/U11 A1 )
   ( U0_UART_RX/U0_uart_fsm/U6 A )
   + ROUTED M2 ( 5760 20200 ) ( * 20783 )
   NEW M1 ( 5760 20960 ) VIA12SQ_C
   NEW M1 ( 5304 24152 ) VIA12SQ_C
   NEW M1 ( 5760 19288 ) VIA12SQ_C
   NEW M1 ( 6064 14120 ) VIA12SQ_C
   NEW M3 ( 258 20200 ) ( 5304 * ) VIA23SQ_C W
   NEW M1 ( 6064 10776 ) ( 6642 * )
   NEW M1 ( 6064 10776 ) VIA12SQ_C ( * 14120 )
   NEW M2 ( 5760 19288 ) ( * 20200 )
   NEW M2 ( 5760 19288 ) ( 5912 * )
   NEW M2 ( 5912 14120 ) ( * 19288 )
   NEW M2 ( 5912 14120 ) ( 6064 * )
   NEW M2 ( 5304 24152 ) ( 5456 * )
   NEW M2 ( 5456 24152 ) ( * 27496 ) VIA12SQ_C
   NEW M2 ( 5304 20200 ) ( * 24152 )
   NEW M2 ( 5304 20200 ) ( 5760 * )
   + USE SIGNAL ;
 - Prescale[3]
   ( PIN Prescale[3] )
   ( U0_UART_RX/U0_deserializer/U31 A1 )
   ( U0_UART_RX/U0_deserializer/U30 A2 )
   ( U0_UART_RX/U0_data_sampling/U15 A1 )
   ( U0_UART_RX/U0_data_sampling/U14 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U45 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U44 A2 )
   ( U0_UART_RX/U0_uart_fsm/U23 A1 )
   ( U0_UART_RX/U0_uart_fsm/U22 A2 )
   ( U0_UART_RX/U0_uart_fsm/U14 A2 )
   ( U0_UART_RX/U0_uart_fsm/U13 A1 )
   + ROUTED M2 ( 8193 27496 ) ( 8344 * )
   NEW M2 ( 8344 19288 ) ( * 27496 )
   NEW M1 ( 8344 17616 ) VIA12SQ_C
   NEW M1 ( 8344 19288 ) VIA12SQ_C
   NEW M1 ( 6216 30713 ) VIA12BAR_C ( * 31448 )
   NEW M1 ( 9408 13993 ) VIA12BAR_C
   NEW M2 ( 9408 13512 ) ( * 13993 )
   NEW M2 ( 9408 13512 ) VIA23SQ_C W
   NEW M3 ( 8496 13512 ) ( 9408 * )
   NEW M2 ( 8496 13512 ) VIA23SQ_C W
   NEW M1 ( 9104 10649 ) VIA12BAR_C
   NEW M2 ( 9104 10776 ) VIA23SQ_C W
   NEW M2 ( 7128 30080 ) ( * 31448 )
   NEW M1 ( 10320 10928 ) VIA12SQ_C
   NEW M1 ( 10320 12448 ) VIA12SQ_C
   NEW M2 ( 10320 10928 ) ( * 12448 )
   NEW M1 ( 7128 29168 ) VIA12SQ_C ( * 30080 )
   NEW M2 ( 8192 27496 ) ( * 30080 )
   NEW M2 ( 7128 30080 ) ( 8192 * )
   NEW M2 ( 8496 13512 ) ( * 17616 )
   NEW M2 ( 8344 17616 ) ( 8496 * )
   NEW M1 ( 7128 34336 ) VIA12SQ_C
   NEW M2 ( 7128 31448 ) ( * 34336 )
   NEW M2 ( 8496 10776 ) ( * 13512 )
   NEW M2 ( 8496 10776 ) VIA23SQ_C W ( 9104 * )
   NEW M2 ( 8192 19288 ) ( 8344 * )
   NEW M2 ( 8192 17616 ) ( * 19288 )
   NEW M2 ( 8192 17616 ) ( 8344 * )
   NEW M3 ( 9104 10776 ) ( 10320 * ) VIA23SQ_C W
   NEW M3 ( 258 31448 ) ( 6216 * ) VIA23SQ_C W
   NEW M1 ( 8192 27369 ) VIA12BAR_C
   NEW M2 ( 6216 31448 ) ( 7128 * )
   + USE SIGNAL ;
 - Prescale[2]
   ( PIN Prescale[2] )
   ( U0_UART_RX/U0_deserializer/U29 A1 )
   ( U0_UART_RX/U0_deserializer/U28 A2 )
   ( U0_UART_RX/U0_data_sampling/U13 A1 )
   ( U0_UART_RX/U0_data_sampling/U12 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U43 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U42 A2 )
   ( U0_UART_RX/U0_uart_fsm/U21 A1 )
   ( U0_UART_RX/U0_uart_fsm/U20 A2 )
   ( U0_UART_RX/U0_uart_fsm/U16 A2 )
   ( U0_UART_RX/U0_uart_fsm/U15 A1 )
   + ROUTED M2 ( 9256 22328 ) ( * 26888 )
   NEW M2 ( 8952 22328 ) ( 9256 * )
   NEW M4 ( 136 26888 ) VIA45SQ_C W
   NEW M3 ( 136 26888 ) VIA34SQ_C
   NEW M3 ( 136 26888 ) ( 5000 * )
   NEW M1 ( 11232 27648 ) VIA12SQ_C
   NEW M2 ( 11232 27800 ) VIA23SQ_C W
   NEW M3 ( 9256 27800 ) ( 11232 * )
   NEW M3 ( 9256 27800 ) VIA34SQ_C
   NEW M4 ( 9256 26888 ) ( * 27800 )
   NEW M3 ( 9256 26888 ) VIA34SQ_C
   NEW M1 ( 8648 22632 ) VIA12SQ_C
   NEW M2 ( 8648 22328 ) ( * 22632 )
   NEW M2 ( 8648 22328 ) ( 8952 * )
   NEW M1 ( 9408 27471 ) VIA12BAR_C
   NEW M2 ( 9408 26888 ) ( * 27471 )
   NEW M2 ( 9256 26888 ) ( 9408 * )
   NEW M2 ( 11232 17768 ) VIA23SQ_C W
   NEW M3 ( 10016 17768 ) ( 11232 * )
   NEW M1 ( 10016 17439 ) VIA12BAR_C ( * 17768 ) VIA23SQ_C W
   NEW M1 ( 5000 35856 ) ( 5669 * )
   NEW M1 ( 5000 35856 ) VIA12SQ_C
   NEW M2 ( 5000 32512 ) ( * 35856 )
   NEW M1 ( 11232 17616 ) VIA12SQ_C
   NEW M1 ( 10928 20960 ) VIA12SQ_C
   NEW M2 ( 10928 21112 ) VIA23SQ_C W
   NEW M3 ( 8952 21112 ) ( 10928 * )
   NEW M2 ( 8952 21112 ) VIA23SQ_C W
   NEW M2 ( 8952 21112 ) ( * 22328 )
   NEW M2 ( 8952 17768 ) ( * 21112 )
   NEW M2 ( 8952 17768 ) VIA23SQ_C W ( 10016 * )
   NEW M2 ( 9256 26888 ) VIA23SQ_C W
   NEW M2 ( 5000 26888 ) ( * 32512 )
   NEW M2 ( 5000 26888 ) VIA23SQ_C W ( 9256 * )
   NEW M1 ( 12448 15792 ) VIA12SQ_C
   NEW M2 ( 12448 15944 ) VIA23SQ_C W
   NEW M3 ( 11232 15944 ) ( 12448 * )
   NEW M2 ( 11232 15944 ) VIA23SQ_C W
   NEW M2 ( 11232 15969 ) ( * 17591 )
   NEW M1 ( 5000 32512 ) ( 5304 * )
   NEW M1 ( 5000 32512 ) VIA12SQ_C
   NEW M1 ( 11232 15969 ) VIA12BAR_C
   + USE SIGNAL ;
 - Prescale[1]
   ( PIN Prescale[1] )
   ( U0_UART_RX/U0_deserializer/U19 A1 )
   ( U0_UART_RX/U0_deserializer/U18 A1 )
   ( U0_UART_RX/U0_data_sampling/U54 A2 )
   ( U0_UART_RX/U0_data_sampling/U34 A2 )
   ( U0_UART_RX/U0_data_sampling/U13 A2 )
   ( U0_UART_RX/U0_data_sampling/U12 A2 )
   ( U0_UART_RX/U0_data_sampling/U11 A )
   ( U0_UART_RX/U0_edge_bit_counter/U41 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U40 A1 )
   ( U0_UART_RX/U0_uart_fsm/U19 A1 )
   ( U0_UART_RX/U0_uart_fsm/U18 A1 )
   ( U0_UART_RX/U0_uart_fsm/U16 A1 )
   ( U0_UART_RX/U0_uart_fsm/U15 A2 )
   ( U0_UART_RX/U0_uart_fsm/U9 A )
   + ROUTED M3 ( 258 33576 ) ( 5760 * )
   NEW M3 ( 11992 24152 ) ( 13208 * )
   NEW M2 ( 11992 24152 ) VIA23SQ_C W
   NEW M2 ( 11992 22480 ) ( * 24152 )
   NEW M1 ( 11992 22480 ) VIA12SQ_C
   NEW M1 ( 8952 22784 ) VIA12SQ_C
   NEW M2 ( 8952 22936 ) VIA23SQ_C W ( 10624 * ) VIA23SQ_C W
   NEW M2 ( 5760 33576 ) ( * 36008 )
   NEW M1 ( 10624 20783 ) VIA12BAR_C ( * 22480 )
   NEW M3 ( 13208 29016 ) ( 14576 * ) VIA23SQ_C W
   NEW M1 ( 14576 29168 ) VIA12SQ_C
   NEW M1 ( 5608 32689 ) VIA12BAR_C ( * 33576 )
   NEW M2 ( 5608 33576 ) ( 5760 * )
   NEW M1 ( 5912 37528 ) ( 6338 * )
   NEW M1 ( 5912 37528 ) VIA12SQ_C
   NEW M2 ( 5912 36008 ) ( * 37528 )
   NEW M2 ( 5760 36008 ) ( 5912 * )
   NEW M2 ( 5760 33576 ) VIA23SQ_C W
   NEW M1 ( 18376 34184 ) VIA12SQ_C
   NEW M1 ( 11992 37528 ) VIA12SQ_C
   NEW M2 ( 11992 33880 ) ( * 37528 )
   NEW M2 ( 11992 33880 ) VIA23SQ_C W
   NEW M3 ( 10016 24152 ) ( 10624 * )
   NEW M2 ( 10016 24152 ) VIA23SQ_C W
   NEW M1 ( 10016 24304 ) VIA12SQ_C
   NEW M1 ( 5548 36008 ) ( 5760 * ) VIA12SQ_C
   NEW M3 ( 5760 33576 ) ( 8952 * )
   NEW M3 ( 8952 33576 ) ( * 33880 )
   NEW M3 ( 8952 33880 ) ( 11992 * )
   NEW M3 ( 11992 33880 ) ( 12600 * )
   NEW M2 ( 10624 22480 ) ( * 22936 )
   NEW M2 ( 10624 22936 ) ( * 24152 ) VIA23SQ_C W
   NEW M2 ( 18376 34184 ) VIA23SQ_C W
   NEW M3 ( 12904 34184 ) ( 18376 * )
   NEW M3 ( 12904 33880 ) ( * 34184 )
   NEW M3 ( 12600 33880 ) ( 12904 * )
   NEW M2 ( 12600 33880 ) VIA23SQ_C W
   NEW M2 ( 12600 29016 ) ( * 33880 )
   NEW M2 ( 12600 29016 ) VIA23SQ_C W
   NEW M3 ( 10776 29016 ) ( 12600 * )
   NEW M2 ( 10776 29016 ) VIA23SQ_C W
   NEW M1 ( 10776 29168 ) VIA12SQ_C
   NEW M3 ( 12600 29016 ) ( 13208 * )
   NEW M2 ( 13208 24152 ) VIA23SQ_C W
   NEW M2 ( 13208 24152 ) ( * 29016 ) VIA23SQ_C W
   NEW M3 ( 10624 24152 ) ( 11536 * ) VIA23SQ_C W
   NEW M1 ( 11536 24304 ) VIA12SQ_C
   NEW M2 ( 18376 32664 ) ( * 34184 )
   NEW M1 ( 18376 32664 ) VIA12SQ_C
   NEW M3 ( 13208 24152 ) ( 13664 * ) VIA23SQ_C W
   NEW M1 ( 13664 24304 ) VIA12SQ_C
   NEW M1 ( 10624 22480 ) VIA12SQ_C
   NEW M1 ( 10624 22480 ) ( 11992 * )
   + USE SIGNAL ;
 - Prescale[0]
   ( PIN Prescale[0] )
   ( U0_UART_RX/U0_deserializer/U42 A2 )
   ( U0_UART_RX/U0_deserializer/U40 A1 )
   ( U0_UART_RX/U0_deserializer/U19 A2 )
   ( U0_UART_RX/U0_deserializer/U18 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U57 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U55 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U41 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U40 A2 )
   ( U0_UART_RX/U0_uart_fsm/U42 A2 )
   ( U0_UART_RX/U0_uart_fsm/U19 A2 )
   ( U0_UART_RX/U0_uart_fsm/U18 A2 )
   ( U0_UART_RX/U0_uart_fsm/U17 A )
   + ROUTED M3 ( 258 29320 ) ( 10472 * )
   NEW M1 ( 16704 29320 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 11232 24760 ) ( 12296 * ) VIA23SQ_C W
   NEW M2 ( 12296 23544 ) ( * 24760 )
   NEW M1 ( 14880 29320 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 17920 27496 ) VIA12SQ_C
   NEW M1 ( 10320 24127 ) VIA12BAR_C ( * 24760 )
   NEW M2 ( 10320 24760 ) ( 10472 * )
   NEW M1 ( 11232 24152 ) VIA12SQ_C ( * 24760 ) VIA23SQ_C W
   NEW M1 ( 20108 25976 ) VIA12SQ_C_1_2
   NEW M2 ( 20048 25368 ) ( * 25976 )
   NEW M2 ( 20048 25368 ) VIA23SQ_C W
   NEW M3 ( 18832 25368 ) ( 20048 * )
   NEW M1 ( 18984 24152 ) VIA12SQ_C
   NEW M2 ( 18832 24152 ) ( 18984 * )
   NEW M1 ( 12296 22657 ) VIA12BAR_C ( * 23544 )
   NEW M1 ( 13512 24152 ) VIA12SQ_C
   NEW M2 ( 13512 23544 ) ( * 24152 )
   NEW M2 ( 13512 23544 ) VIA23SQ_C W
   NEW M3 ( 12296 23544 ) ( 13512 * )
   NEW M2 ( 12296 23544 ) VIA23SQ_C W
   NEW M1 ( 17372 22632 ) VIA12SQ_C_1_2
   NEW M2 ( 17312 22632 ) VIA23SQ_C W ( 18528 * )
   NEW M1 ( 18528 22632 ) VIA12SQ_C VIA23SQ_C W
   NEW M2 ( 10472 24760 ) ( 10624 * ) VIA23SQ_C W
   NEW M3 ( 10472 24760 ) ( 10624 * )
   NEW M3 ( 10624 24760 ) ( 11232 * )
   NEW M2 ( 10472 29320 ) VIA23SQ_C W
   NEW M2 ( 18832 24152 ) ( * 25368 ) VIA23SQ_C W
   NEW M2 ( 18832 22632 ) ( * 24152 )
   NEW M2 ( 18832 22632 ) VIA23SQ_C W
   NEW M3 ( 18528 22632 ) ( 18832 * )
   NEW M2 ( 17768 27496 ) ( 17920 * )
   NEW M2 ( 17768 27496 ) ( * 29320 ) VIA23SQ_C W
   NEW M3 ( 16704 29320 ) ( 17768 * )
   NEW M2 ( 10472 24760 ) ( * 29320 )
   NEW M3 ( 14880 29320 ) ( 16704 * )
   NEW M2 ( 17920 25368 ) ( * 27496 )
   NEW M2 ( 17920 25368 ) VIA23SQ_C W ( 18832 * )
   NEW M3 ( 10472 29320 ) ( 14880 * )
   NEW M1 ( 10472 29345 ) VIA12BAR_C
   + USE SIGNAL ;
 - parity_enable
   ( PIN parity_enable )
   ( U0_UART_RX/U0_uart_fsm/U53 A )
   ( U0_UART_TX/U0_parity_calc/U14 A )
   ( U0_UART_TX/U0_parity_calc/U2 A3 )
   ( U0_UART_TX/U0_fsm/U10 A1 )
   + ROUTED M3 ( 50448 18984 ) ( 55798 * )
   NEW M1 ( 50448 15944 ) VIA12SQ_C ( * 18984 ) VIA23SQ_C W
   NEW M1 ( 35400 24152 ) VIA12SQ_C
   NEW M2 ( 35400 23544 ) ( * 24152 )
   NEW M2 ( 35400 23544 ) VIA23SQ_C W ( 39200 * ) VIA23SQ_C W VIA12SQ_C
   NEW M3 ( 43304 18984 ) ( 50448 * )
   NEW M2 ( 43304 18984 ) VIA23SQ_C W
   NEW M2 ( 43304 18984 ) ( * 22328 )
   NEW M1 ( 43304 22632 ) VIA12SQ_C
   NEW M2 ( 43304 22328 ) ( * 22632 )
   NEW M2 ( 43304 22328 ) VIA23SQ_C W
   NEW M3 ( 39200 22328 ) ( 43304 * )
   NEW M2 ( 39200 22328 ) VIA23SQ_C W
   NEW M2 ( 39200 22328 ) ( * 23544 )
   + USE SIGNAL ;
 - parity_type
   ( PIN parity_type )
   ( U0_UART_RX/U0_par_chk/U8 A2 )
   ( U0_UART_TX/U0_parity_calc/U3 A1 )
   + ROUTED M1 ( 43608 27496 ) VIA12SQ_C
   NEW M2 ( 43608 26584 ) ( * 27496 )
   NEW M2 ( 43608 26584 ) VIA23SQ_C W
   NEW M3 ( 43608 26280 ) ( * 26584 )
   NEW M3 ( 43608 26280 ) ( 50144 * )
   NEW M3 ( 50144 26280 ) ( * 26584 )
   NEW M3 ( 50144 26584 ) ( 55798 * )
   NEW M1 ( 39960 25216 ) VIA12SQ_C ( * 26280 ) VIA23SQ_C W ( 43608 * )
   + USE SIGNAL ;
 - parity_error
   ( PIN parity_error )
   ( U0_UART_RX/U0_par_chk/par_err_reg Q )
   ( U0_UART_RX/U0_par_chk/U2 A1 )
   ( U0_UART_RX/U0_uart_fsm/U76 A3 )
   + ROUTED M3 ( 49840 32056 ) ( 55798 * )
   NEW M3 ( 49840 32056 ) ( * 32360 )
   NEW M1 ( 49992 34032 ) VIA12SQ_C ( * 34184 )
   NEW M2 ( 49840 34184 ) ( 49992 * )
   NEW M1 ( 49232 32360 ) VIA12SQ_C VIA23SQ_C W ( 49840 * )
   NEW M1 ( 43456 34184 ) VIA12SQ_C VIA23SQ_C W ( 49840 * ) VIA23SQ_C W
   NEW M2 ( 49840 32360 ) ( * 34184 )
   NEW M2 ( 49840 32360 ) VIA23SQ_C W
   + USE SIGNAL ;
 - framing_error
   ( PIN framing_error )
   ( U0_UART_RX/U0_stp_chk/stp_err_reg Q )
   ( U0_UART_RX/U0_uart_fsm/U76 A2 )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_0_ SI )
   + ROUTED M1 ( 46344 21416 ) ( 46552 * )
   NEW M1 ( 46344 21416 ) VIA12SQ_C ( * 31144 ) VIA23SQ_C W ( 49080 * ) VIA23SQ_C W VIA12SQ_C
   NEW M2 ( 49080 33880 ) ( 49232 * )
   NEW M2 ( 49080 31144 ) ( * 33880 )
   NEW M3 ( 49688 36312 ) ( 55798 * )
   NEW M3 ( 49688 36312 ) VIA34SQ_C
   NEW M4 ( 49688 33880 ) ( * 36312 )
   NEW M3 ( 49688 33880 ) VIA34SQ_C
   NEW M3 ( 49232 33880 ) ( 49688 * )
   NEW M2 ( 49232 33880 ) VIA23SQ_C W
   NEW M1 ( 49232 33880 ) VIA12SQ_C
   NEW M1 ( 49232 33880 ) ( 49688 * )
   + USE SIGNAL ;
 - SI
   ( PIN SI )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ SI )
   + ROUTED M4 ( 16248 48168 ) ( * 54886 )
   NEW M3 ( 16248 48168 ) VIA34SQ_C
   NEW M3 ( 16248 48168 ) ( 19136 * ) VIA23SQ_C W VIA12SQ_C ( 19560 * )
   + USE SIGNAL ;
 - SE
   ( PIN SE )
   ( HFSINV_363_f_2 A )
   + ROUTED M4 ( 26584 49384 ) ( * 54886 )
   NEW M3 ( 26584 49384 ) VIA34SQ_C
   NEW M3 ( 26584 49384 ) ( 26888 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - scan_clk
   ( PIN scan_clk )
   ( U1_mux2X1/U1 A2 )
   ( U0_mux2X1/U1 A2 )
   + NONDEFAULTRULE cts_w2_s2_vlg
   + ROUTED M4 TAPER ( 29016 258 ) ( * 611 )
   NEW M4 ( 29016 611 ) ( * 12296 ) VIA45LG_C ( 30536 * ) VIA45LG_C ( * 15336 ) VIA45LG_C ( 33272 * ) VIA45LG_C ( * 16552 )
   NEW M1 ( 34488 17616 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M4 TAPER ( 34488 17236 ) ( * 17616 )
   NEW M4 ( 34488 16552 ) ( * 17236 )
   NEW M4 ( 34488 16552 ) VIA45LG_C
   NEW M5 ( 33272 16552 ) ( 34488 * )
   NEW M4 ( 33272 16552 ) VIA45LG_C
   NEW M1 ( 37224 37680 ) VIA12SQ_C
   NEW M2 TAPER ( 37224 37224 ) ( * 37680 )
   NEW M2 ( 37224 37224 ) VIA23LG_C W VIA34LG_C
   NEW M4 ( 37224 32968 ) ( * 37224 )
   NEW M4 ( 37224 32968 ) VIA45LG_C
   NEW M5 ( 35704 32968 ) ( 37224 * )
   NEW M4 ( 35704 32968 ) VIA45LG_C
   NEW M4 ( 35704 20808 ) ( * 32968 )
   NEW M4 ( 35704 20808 ) VIA45LG_C
   NEW M5 ( 33272 20808 ) ( 35704 * )
   NEW M4 ( 33272 20808 ) VIA45LG_C
   NEW M4 ( 33272 16552 ) ( * 20808 )
   + USE CLOCK ;
 - scan_rst
   ( PIN scan_rst )
   ( U2_mux2X1/U1 A2 )
   + ROUTED M4 ( 26888 258 ) ( * 5000 ) VIA34SQ_C
   NEW M3 ( 26280 5000 ) ( 26888 * )
   NEW M2 ( 26280 5000 ) VIA23SQ_C W
   NEW M2 ( 26280 5000 ) ( * 5608 ) VIA12SQ_C
   + USE SIGNAL ;
 - test_mode
   ( PIN test_mode )
   ( U2_mux2X1/U1 S0 )
   ( U1_mux2X1/U1 S0 )
   ( U0_mux2X1/U1 S0 )
   + ROUTED M2 ( 34032 14728 ) ( * 18072 )
   NEW M2 ( 34032 14728 ) VIA23SQ_C W ( 34792 * ) VIA34SQ_C
   NEW M4 ( 34792 4696 ) ( * 14728 )
   NEW M3 ( 34792 4696 ) VIA34SQ_C
   NEW M3 ( 25824 4696 ) ( 34792 * )
   NEW M1 ( 33880 17464 ) VIA12SQ_C ( * 18072 )
   NEW M2 ( 33880 18072 ) ( 34032 * )
   NEW M1 ( 25824 5912 ) VIA12SQ_C
   NEW M2 ( 25824 4696 ) ( * 5912 )
   NEW M2 ( 25824 4696 ) VIA23SQ_C W
   NEW M4 ( 22632 258 ) ( * 4696 ) VIA34SQ_C ( 25824 * )
   NEW M1 ( 36768 37528 ) VIA12SQ_C
   NEW M2 ( 36768 36920 ) ( * 37528 )
   NEW M2 ( 36768 36920 ) VIA23SQ_C W
   NEW M3 ( 36616 36920 ) VIA34SQ_C
   NEW M4 ( 36616 24152 ) ( * 36920 )
   NEW M3 ( 36616 24152 ) VIA34SQ_C
   NEW M3 ( 34032 24152 ) ( 36616 * )
   NEW M2 ( 34032 24152 ) VIA23SQ_C W
   NEW M2 ( 34032 18072 ) ( * 24152 )
   + USE SIGNAL ;
 - UART_RX_SCAN_CLK
   ( U0_mux2X1/U1 Y )
   ( U0_UART_RX/U0_stp_chk/stp_err_reg CLK )
   ( U0_UART_RX/U0_par_chk/par_err_reg CLK )
   ( U0_UART_RX/U0_strt_chk/strt_glitch_reg CLK )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_0_ CLK )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_1_ CLK )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_2_ CLK )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_3_ CLK )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_4_ CLK )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_5_ CLK )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_6_ CLK )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_7_ CLK )
   ( U0_UART_RX/U0_data_sampling/sampled_bit_reg CLK )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_0_ CLK )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_1_ CLK )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_2_ CLK )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ CLK )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ CLK )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ CLK )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ CLK )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ CLK )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ CLK )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ CLK )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ CLK )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ CLK )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ CLK )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_1_ CLK )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_2_ CLK )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_0_ CLK )
   + NONDEFAULTRULE cts_w1_s2
   + ROUTED M1 ( 37832 37528 ) VIA12SQ_C ( * 37832 ) VIA23SQ_C W
   NEW M1 ( 33880 38592 ) VIA12SQ_C ( * 39048 ) VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 33880 37832 ) ( * 39048 )
   NEW M3 ( 33880 37832 ) VIA34SQ_C
   NEW M1 ( 35552 28256 ) VIA12SQ_C
   NEW M2 ( 35552 27800 ) ( * 28256 )
   NEW M2 ( 35552 27800 ) VIA23SQ_C W
   NEW M1 ( 41024 38592 ) VIA12SQ_C
   NEW M2 ( 41024 38744 ) VIA23SQ_C W
   NEW M3 ( 41176 38744 ) VIA34SQ_C
   NEW M4 ( 41176 38136 ) ( * 38744 )
   NEW M3 ( 41176 38136 ) VIA34SQ_C
   NEW M3 ( 21112 41784 ) VIA34SQ_C
   NEW M2 ( 21264 41784 ) VIA23SQ_C W
   NEW M1 ( 21264 41936 ) VIA12SQ_C
   NEW M1 ( 20808 45280 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C ( * 45432 )
   NEW M1 ( 21112 38592 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M3 ( 26280 35400 ) VIA34SQ_C
   NEW M2 ( 26432 35400 ) VIA23SQ_C W
   NEW M1 ( 26432 35400 ) VIA12SQ_C
   NEW M3 ( 46344 44520 ) VIA34SQ_C
   NEW M4 ( 46344 37528 ) ( * 44520 )
   NEW M4 ( 46192 37528 ) ( 46344 * )
   NEW M3 ( 46192 37528 ) VIA34SQ_C
   NEW M1 ( 32512 25216 ) VIA12SQ_C
   NEW M2 ( 32512 25368 ) VIA23SQ_C W ( 32968 * ) VIA34SQ_C ( * 27800 ) VIA34SQ_C ( 33300 * )
   NEW M3 ( 33300 27800 ) ( 35552 * )
   NEW M3 ( 45736 32056 ) VIA34SQ_C
   NEW M2 ( 45888 32056 ) VIA23SQ_C W
   NEW M1 ( 45888 32056 ) VIA12SQ_C
   NEW M4 ( 33576 44520 ) ( * 47864 )
   NEW M3 ( 33576 44520 ) VIA34SQ_C
   NEW M1 ( 26584 38592 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 26584 37832 ) ( * 38592 )
   NEW M1 ( 30232 48320 ) VIA12SQ_C
   NEW M2 ( 30232 47864 ) ( * 48320 )
   NEW M2 ( 30232 47864 ) VIA23SQ_C W ( 33148 * )
   NEW M3 ( 33148 47864 ) ( 33576 * ) VIA34SQ_C
   NEW M1 ( 29928 44976 ) VIA12SQ_C
   NEW M2 ( 29928 44520 ) ( * 44976 )
   NEW M2 ( 29928 44520 ) VIA23SQ_C W ( 32844 * )
   NEW M3 ( 32844 44520 ) ( 33576 * )
   NEW M3 ( 46648 45128 ) ( 47104 * ) VIA23SQ_C W
   NEW M1 ( 47104 45280 ) VIA12SQ_C
   NEW M1 ( 46192 35400 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 45736 35400 ) ( 46192 * )
   NEW M3 ( 45736 35400 ) VIA34SQ_C
   NEW M1 ( 46192 38288 ) VIA12SQ_C
   NEW M2 ( 46192 37528 ) ( * 38288 )
   NEW M2 ( 46192 37528 ) VIA23SQ_C W
   NEW M2 ( 36312 44824 ) VIA23SQ_C W
   NEW M1 ( 36312 44976 ) VIA12SQ_C
   NEW M3 ( 36920 44824 ) ( * 45128 ) VIA23SQ_C W
   NEW M1 ( 36920 45280 ) VIA12SQ_C
   NEW M1 ( 34640 48624 ) VIA12SQ_C ( * 49080 ) VIA23SQ_C W
   NEW M3 ( 33576 49080 ) ( 34640 * )
   NEW M3 ( 33576 49080 ) VIA34SQ_C
   NEW M4 ( 33576 47864 ) ( * 49080 )
   NEW M3 ( 21112 37832 ) ( 26584 * )
   NEW M3 ( 39048 28408 ) ( 40112 * ) VIA23SQ_C W
   NEW M1 ( 40112 28560 ) VIA12SQ_C
   NEW M1 ( 45736 31600 ) VIA12SQ_C
   NEW M2 ( 45736 31144 ) ( * 31600 )
   NEW M2 ( 45736 31144 ) VIA23SQ_C W VIA34SQ_C ( * 32056 )
   NEW M3 ( 39048 37832 ) VIA34SQ_C
   NEW M4 ( 39048 28408 ) ( * 37832 )
   NEW M3 ( 39048 28408 ) VIA34SQ_C
   NEW M3 ( 26584 37832 ) ( 33880 * )
   NEW M3 ( 37832 37832 ) ( 39048 * )
   NEW M3 ( 35856 41480 ) ( 36920 * )
   NEW M2 ( 35856 41480 ) VIA23SQ_C W
   NEW M1 ( 35856 41632 ) VIA12SQ_C
   NEW M3 ( 46648 45128 ) VIA34SQ_C ( * 45404 )
   NEW M4 ( 46648 45404 ) ( * 48472 ) VIA34SQ_C
   NEW M2 ( 46800 48472 ) VIA23SQ_C W
   NEW M1 ( 46800 48624 ) VIA12SQ_C
   NEW M4 ( 21112 41784 ) ( * 45432 )
   NEW M4 ( 20808 45432 ) ( 21112 * )
   NEW M4 ( 21112 37832 ) ( * 38592 )
   NEW M3 ( 21112 37832 ) VIA34SQ_C
   NEW M3 ( 45736 44520 ) ( 46344 * )
   NEW M3 ( 45736 44520 ) ( * 44824 )
   NEW M3 ( 45432 44824 ) ( 45736 * )
   NEW M2 ( 45432 44824 ) VIA23SQ_C W
   NEW M1 ( 45432 44824 ) VIA12SQ_C
   NEW M1 ( 20808 31904 ) VIA12SQ_C
   NEW M2 ( 20808 32056 ) VIA23SQ_C W
   NEW M3 ( 20504 32056 ) ( 20808 * )
   NEW M3 ( 20504 32056 ) VIA34SQ_C ( * 34184 ) VIA34SQ_C ( 21112 * ) VIA23SQ_C W ( * 34364 )
   NEW M2 ( 21112 34364 ) ( * 38111 )
   NEW M1 ( 26280 24912 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C ( * 28284 )
   NEW M4 ( 26280 28284 ) ( * 31448 )
   NEW M3 ( 33880 37832 ) ( 37832 * )
   NEW M3 ( 26584 37832 ) VIA34SQ_C
   NEW M3 ( 36312 44824 ) ( 36920 * )
   NEW M3 ( 36312 44520 ) ( * 44824 )
   NEW M3 ( 33576 44520 ) ( 36312 * )
   NEW M4 ( 45736 32056 ) ( * 35400 )
   NEW M4 ( 45736 35400 ) ( * 37528 ) VIA34SQ_C ( 46192 * )
   NEW M4 ( 26280 35400 ) ( * 37832 )
   NEW M4 ( 26280 37832 ) ( 26584 * )
   NEW M4 ( 26280 31448 ) ( * 35400 )
   NEW M3 ( 37224 28408 ) ( 39048 * )
   NEW M3 ( 37224 28408 ) VIA34SQ_C
   NEW M4 ( 37224 27800 ) ( * 28408 )
   NEW M3 ( 37224 27800 ) VIA34SQ_C
   NEW M3 ( 35552 27800 ) ( 37224 * )
   NEW M3 ( 41176 37832 ) ( * 38136 )
   NEW M3 ( 41176 37832 ) ( 46192 * )
   NEW M3 ( 46192 37528 ) ( * 37832 )
   NEW M3 ( 36920 44824 ) VIA34SQ_C
   NEW M4 ( 36920 41480 ) ( * 44824 )
   NEW M3 ( 36920 41480 ) VIA34SQ_C
   NEW M3 ( 46344 45128 ) ( 46648 * )
   NEW M3 ( 46344 44520 ) ( * 45128 )
   NEW M3 ( 36920 41480 ) ( 37832 * ) VIA34SQ_C
   NEW M4 ( 37832 37832 ) ( * 41480 )
   NEW M3 ( 37832 37832 ) VIA34SQ_C
   NEW M1 ( 21112 38288 ) VIA12SQ_C
   NEW M4 ( 20808 45432 ) ( * 45556 )
   NEW M4 ( 20808 45556 ) ( * 48168 ) VIA34SQ_C
   NEW M3 ( 20200 48168 ) ( 20808 * )
   NEW M2 ( 20200 48168 ) VIA23SQ_C W
   NEW M1 ( 20200 48320 ) VIA12SQ_C
   NEW M3 ( 39048 38136 ) ( 41176 * )
   NEW M3 ( 39048 37832 ) ( * 38136 )
   NEW M4 ( 21112 38592 ) ( * 41784 )
   NEW M3 ( 26280 31448 ) VIA34SQ_C
   NEW M3 ( 25368 31448 ) ( 26280 * )
   NEW M2 ( 25368 31448 ) VIA23SQ_C W
   NEW M1 ( 25368 31448 ) VIA12SQ_C
   NEW M3 ( 21112 37832 ) ( * 38136 ) VIA23SQ_C W
   + USE CLOCK ;
 - UART_TX_SCAN_CLK
   ( U1_mux2X1/U1 Y )
   ( U0_UART_TX/U0_parity_calc/parity_reg CLK )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ CLK )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ CLK )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ CLK )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ CLK )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ CLK )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ CLK )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ CLK )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ CLK )
   ( U0_UART_TX/U0_mux/OUT_reg CLK )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_2_ CLK )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_1_ CLK )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_0_ CLK )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_0_ CLK )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_1_ CLK )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_2_ CLK )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_3_ CLK )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_4_ CLK )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_5_ CLK )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_6_ CLK )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_7_ CLK )
   ( U0_UART_TX/U0_fsm/busy_reg CLK )
   ( U0_UART_TX/U0_fsm/current_state_reg_2_ CLK )
   ( U0_UART_TX/U0_fsm/current_state_reg_1_ CLK )
   ( U0_UART_TX/U0_fsm/current_state_reg_0_ CLK )
   + NONDEFAULTRULE cts_w1_s2
   + ROUTED M2 ( 42392 14728 ) VIA23SQ_C W
   NEW M1 ( 42392 14880 ) VIA12SQ_C
   NEW M1 ( 45280 8496 ) VIA12SQ_C ( * 8952 ) VIA23SQ_C W
   NEW M4 ( 33880 8040 ) ( * 12296 )
   NEW M1 ( 37224 15184 ) VIA12SQ_C
   NEW M2 ( 37224 15336 ) VIA23SQ_C W
   NEW M1 ( 33576 15336 ) VIA12SQ_C VIA23SQ_C W ( 33880 * ) VIA34SQ_C
   NEW M2 ( 20808 15032 ) VIA23SQ_C W
   NEW M1 ( 20808 15184 ) VIA12SQ_C
   NEW M4 ( 43304 8372 ) ( * 8952 )
   NEW M4 ( 43304 5304 ) ( * 8372 )
   NEW M3 ( 43304 5304 ) VIA34SQ_C
   NEW M2 ( 43456 5304 ) VIA23SQ_C W
   NEW M1 ( 43456 5152 ) VIA12SQ_C
   NEW M3 ( 43304 21112 ) ( 46040 * )
   NEW M3 ( 43304 21112 ) VIA34SQ_C
   NEW M3 ( 33880 8040 ) VIA34SQ_C
   NEW M3 ( 33424 8040 ) ( 33880 * )
   NEW M2 ( 33424 8040 ) VIA23SQ_C W
   NEW M1 ( 33424 8040 ) VIA12SQ_C
   NEW M1 ( 20048 14728 ) VIA12SQ_C
   NEW M4 ( 43304 21112 ) ( * 21996 )
   NEW M4 ( 43304 21996 ) ( * 24760 ) VIA34SQ_C
   NEW M3 ( 42848 24760 ) ( 43304 * )
   NEW M2 ( 42848 24760 ) VIA23SQ_C W
   NEW M1 ( 42848 24912 ) VIA12SQ_C
   NEW M1 ( 36160 5152 ) VIA12SQ_C ( * 5608 ) VIA23SQ_C W
   NEW M3 ( 33880 5608 ) ( 36160 * )
   NEW M3 ( 33880 5608 ) VIA34SQ_C ( * 6244 )
   NEW M4 ( 33880 6244 ) ( * 8040 )
   NEW M1 ( 46040 21568 ) VIA12SQ_C
   NEW M2 ( 46040 21112 ) ( * 21568 )
   NEW M2 ( 46040 21112 ) VIA23SQ_C W
   NEW M4 ( 43304 17768 ) ( * 21112 )
   NEW M3 ( 43304 17768 ) VIA34SQ_C
   NEW M2 ( 20048 13664 ) ( * 14728 )
   NEW M2 ( 20048 13664 ) ( 20352 * )
   NEW M2 ( 20352 11384 ) ( * 13664 )
   NEW M1 ( 26280 15184 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 19440 5152 ) VIA12SQ_C
   NEW M2 ( 19440 5304 ) VIA23SQ_C W ( 20504 * ) VIA34SQ_C ( * 7460 )
   NEW M4 ( 20504 7460 ) ( * 8648 ) VIA34SQ_C
   NEW M3 ( 20048 8648 ) ( 20504 * )
   NEW M2 ( 20048 8648 ) VIA23SQ_C W
   NEW M3 ( 43304 8952 ) VIA34SQ_C
   NEW M3 ( 43304 8952 ) ( 45280 * )
   NEW M1 ( 32664 21872 ) VIA12SQ_C ( * 22328 ) VIA23SQ_C W ( 33880 * ) VIA34SQ_C
   NEW M4 ( 33880 20628 ) ( * 22328 )
   NEW M4 ( 33880 18680 ) ( * 20628 )
   NEW M3 ( 39352 17768 ) VIA34SQ_C ( * 19108 )
   NEW M4 ( 39352 19108 ) ( * 21720 ) VIA34SQ_C ( 39960 * ) VIA23SQ_C W
   NEW M1 ( 39960 21872 ) VIA12SQ_C
   NEW M4 ( 33880 17464 ) ( * 18680 )
   NEW M3 ( 26280 15640 ) VIA34SQ_C
   NEW M3 ( 20808 15640 ) ( 26280 * )
   NEW M3 ( 20808 15640 ) VIA34SQ_C
   NEW M4 ( 20808 15032 ) ( * 15640 )
   NEW M3 ( 20808 15032 ) VIA34SQ_C
   NEW M4 ( 33880 12296 ) ( * 15336 )
   NEW M1 ( 32208 11840 ) VIA12SQ_C ( * 12296 ) VIA23SQ_C W ( 33880 * ) VIA34SQ_C
   NEW M2 ( 20048 8648 ) ( 20352 * )
   NEW M2 ( 20352 8648 ) ( * 11384 )
   NEW M3 ( 39352 14728 ) ( * 15336 )
   NEW M3 ( 37224 15336 ) ( 39352 * )
   NEW M3 ( 37224 15336 ) VIA34SQ_C ( * 16856 ) VIA34SQ_C
   NEW M4 ( 33880 15336 ) ( * 16856 )
   NEW M3 ( 39352 16856 ) ( * 17768 )
   NEW M3 ( 37224 16856 ) ( 39352 * )
   NEW M3 ( 35248 16856 ) ( 37224 * )
   NEW M3 ( 33880 16856 ) ( 35248 * )
   NEW M3 ( 33880 16856 ) VIA34SQ_C
   NEW M4 ( 26280 15640 ) ( * 17464 ) VIA34SQ_C
   NEW M4 ( 26280 15184 ) ( * 15640 )
   NEW M1 ( 26736 11840 ) VIA12SQ_C
   NEW M2 ( 26736 11992 ) VIA23SQ_C W
   NEW M3 ( 26280 11992 ) ( 26736 * )
   NEW M3 ( 26280 11992 ) VIA34SQ_C ( * 14756 )
   NEW M4 ( 26280 14756 ) ( * 15184 )
   NEW M3 ( 20504 15032 ) ( 20808 * )
   NEW M3 ( 20504 14728 ) ( * 15032 )
   NEW M3 ( 20048 14728 ) ( 20504 * )
   NEW M2 ( 20048 14728 ) VIA23SQ_C W
   NEW M1 ( 33728 18680 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 33880 18680 ) VIA34SQ_C
   NEW M4 ( 33880 16856 ) ( * 17464 )
   NEW M1 ( 44672 18224 ) VIA12SQ_C
   NEW M2 ( 44672 17768 ) ( * 18224 )
   NEW M2 ( 44672 17768 ) VIA23SQ_C W
   NEW M3 ( 43304 17768 ) ( 44672 * )
   NEW M3 ( 33880 17464 ) VIA34SQ_C
   NEW M3 ( 26280 17464 ) ( 33880 * )
   NEW M1 ( 39808 11840 ) VIA12SQ_C
   NEW M2 ( 39808 11992 ) VIA23SQ_C W
   NEW M3 ( 39352 11992 ) ( 39808 * )
   NEW M3 ( 39352 11992 ) VIA34SQ_C ( * 14728 ) VIA34SQ_C
   NEW M3 ( 42392 14728 ) ( 43304 * ) VIA34SQ_C
   NEW M4 ( 43304 8952 ) ( * 14728 )
   NEW M1 ( 45736 25216 ) VIA12SQ_C VIA23SQ_C W ( 46040 * ) VIA34SQ_C
   NEW M4 ( 46040 22148 ) ( * 25216 )
   NEW M4 ( 46040 21112 ) ( * 22148 )
   NEW M3 ( 46040 21112 ) VIA34SQ_C
   NEW M1 ( 47104 5152 ) VIA12SQ_C ( * 5608 ) VIA23SQ_C W
   NEW M3 ( 45736 5608 ) ( 47104 * )
   NEW M3 ( 45736 5608 ) VIA34SQ_C ( * 7156 )
   NEW M4 ( 45736 7156 ) ( * 8952 ) VIA34SQ_C
   NEW M3 ( 45280 8952 ) ( 45736 * )
   NEW M1 ( 20048 8648 ) VIA12SQ_C
   NEW M2 ( 20048 11384 ) ( 20352 * )
   NEW M1 ( 20048 11384 ) VIA12SQ_C
   NEW M3 ( 26280 17464 ) ( * 18376 )
   NEW M3 ( 25824 18376 ) ( 26280 * )
   NEW M2 ( 25824 18376 ) VIA23SQ_C W
   NEW M1 ( 25824 18528 ) VIA12SQ_C
   NEW M3 ( 39352 14728 ) ( 42392 * )
   NEW M3 ( 39352 17768 ) ( 43304 * )
   NEW M1 ( 35248 17464 ) VIA12SQ_C
   NEW M2 ( 35248 16856 ) ( * 17464 )
   NEW M2 ( 35248 16856 ) VIA23SQ_C W
   + USE CLOCK ;
 - SCAN_RST
   ( U2_mux2X1/U1 Y )
   ( U0_UART_RX/HFSBUF_428_3 A )
   ( HFSBUF_223_4 A )
   + ROUTED M1 ( 26767 5912 ) ( 27466 * )
   NEW M1 ( 26584 7432 ) VIA12SQ_C
   NEW M2 ( 26584 6368 ) ( * 7432 )
   NEW M1 ( 26584 6368 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/HFSNET_0
   ( U0_UART_RX/HFSINV_321_0 Y )
   ( U0_UART_RX/U0_par_chk/par_err_reg SE )
   ( U0_UART_RX/U0_stp_chk/stp_err_reg SE )
   ( U0_UART_RX/U0_strt_chk/strt_glitch_reg SE )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_0_ SE )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_1_ SE )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_2_ SE )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_3_ SE )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_4_ SE )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_5_ SE )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_6_ SE )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_7_ SE )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ SE )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ SE )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ SE )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ SE )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ SE )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ SE )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ SE )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ SE )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_1_ SE )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_2_ SE )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_0_ SE )
   ( U0_UART_RX/U0_data_sampling/sampled_bit_reg SE )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_0_ SE )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_1_ SE )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_2_ SE )
   + ROUTED M1 ( 28864 47408 ) VIA12SQ_C
   NEW M1 ( 29928 49536 ) VIA12SQ_C
   NEW M2 ( 29928 48776 ) ( * 49536 )
   NEW M2 ( 29928 48776 ) VIA23SQ_C W
   NEW M1 ( 35248 39504 ) VIA12SQ_C
   NEW M2 ( 35248 39352 ) ( * 39504 )
   NEW M2 ( 35248 39352 ) ( 35400 * )
   NEW M1 ( 34488 40720 ) VIA12SQ_C ( * 40872 )
   NEW M2 ( 34488 40872 ) ( 34640 * )
   NEW M1 ( 19592 46192 ) VIA12SQ_C
   NEW M2 ( 25216 37224 ) VIA23SQ_C W
   NEW M3 ( 24000 37224 ) ( 25216 * )
   NEW M1 ( 19744 39504 ) VIA12SQ_C
   NEW M1 ( 19896 42848 ) VIA12SQ_C ( * 43000 )
   NEW M2 ( 19744 43000 ) ( 19896 * )
   NEW M1 ( 24000 30780 ) VIA12SQ_C ( * 37224 ) VIA23SQ_C W
   NEW M2 ( 39656 39352 ) VIA23SQ_C W
   NEW M1 ( 39656 39504 ) VIA12SQ_C
   NEW M1 ( 25216 39412 ) VIA12SQ_C
   NEW M2 ( 25216 37224 ) ( * 39412 )
   NEW M3 ( 28864 48776 ) ( 29928 * )
   NEW M2 ( 28864 48776 ) VIA23SQ_C W
   NEW M2 ( 28864 47560 ) ( * 48776 )
   NEW M1 ( 31296 44156 ) VIA12SQ_C ( * 45432 ) VIA23SQ_C W ( 33272 * )
   NEW M1 ( 25064 36160 ) VIA12SQ_C ( 25216 * )
   NEW M2 ( 25216 36160 ) ( * 37224 )
   NEW M1 ( 44824 36160 ) VIA12SQ_C
   NEW M2 ( 44824 36008 ) ( * 36160 )
   NEW M1 ( 44824 37376 ) VIA12SQ_C
   NEW M2 ( 45736 43912 ) ( * 46192 )
   NEW M2 ( 45736 43912 ) VIA23SQ_C W
   NEW M3 ( 44824 43912 ) ( 45736 * )
   NEW M1 ( 45736 46192 ) VIA12SQ_C ( * 46344 )
   NEW M1 ( 45584 49444 ) VIA12SQ_C
   NEW M2 ( 45584 46192 ) ( * 49444 )
   NEW M2 ( 45584 46192 ) ( 45736 * )
   NEW M3 ( 19592 47256 ) ( 28864 * )
   NEW M3 ( 28864 47256 ) ( * 47560 ) VIA23SQ_C W
   NEW M1 ( 33272 49536 ) VIA12SQ_C
   NEW M2 ( 33272 48472 ) ( * 49536 )
   NEW M2 ( 19592 43000 ) ( 19744 * )
   NEW M2 ( 19592 43000 ) ( * 46192 )
   NEW M1 ( 44520 32816 ) VIA12SQ_C
   NEW M1 ( 44368 30688 ) VIA12SQ_C
   NEW M2 ( 19744 39504 ) ( * 43000 )
   NEW M3 ( 29928 48776 ) ( 32360 * )
   NEW M3 ( 32360 48472 ) ( * 48776 )
   NEW M3 ( 32360 48472 ) ( 33272 * ) VIA23SQ_C W
   NEW M1 ( 34336 27436 ) VIA12SQ_C ( * 29320 ) VIA23SQ_C ( 38744 * ) VIA23SQ_C W
   NEW M3 ( 19744 37224 ) ( 24000 * )
   NEW M2 ( 19744 37224 ) VIA23SQ_C W
   NEW M2 ( 19592 37224 ) ( 19744 * )
   NEW M2 ( 19592 35096 ) ( * 37224 )
   NEW M2 ( 19440 35096 ) ( 19592 * )
   NEW M2 ( 19440 32816 ) ( * 35096 )
   NEW M1 ( 19440 32816 ) VIA12SQ_C
   NEW M2 ( 19592 46192 ) ( * 47256 ) VIA23SQ_C W
   NEW M2 ( 38744 29472 ) ( * 30840 ) VIA23SQ_C W ( 44368 * ) VIA23SQ_C W
   NEW M2 ( 35400 39352 ) VIA23SQ_C W ( 39656 * )
   NEW M2 ( 19744 37376 ) ( * 39504 )
   NEW M2 ( 34640 40872 ) ( * 43912 )
   NEW M2 ( 34640 43912 ) ( * 45432 ) VIA23SQ_C W
   NEW M3 ( 39656 39352 ) ( 44824 * ) VIA23SQ_C W
   NEW M2 ( 44824 36160 ) ( * 37376 )
   NEW M2 ( 44824 37376 ) ( * 39352 )
   NEW M2 ( 35400 39352 ) ( * 40872 ) VIA23SQ_C W
   NEW M3 ( 34640 40872 ) ( 35400 * )
   NEW M2 ( 34640 40872 ) VIA23SQ_C W
   NEW M2 ( 34640 43912 ) VIA23SQ_C W ( 34944 * ) VIA23SQ_C W
   NEW M1 ( 34944 44064 ) VIA12SQ_C
   NEW M2 ( 44520 32360 ) ( * 32816 )
   NEW M2 ( 44368 32360 ) ( 44520 * )
   NEW M2 ( 44368 30840 ) ( * 32360 )
   NEW M2 ( 44520 32816 ) ( * 36160 )
   NEW M2 ( 44520 36160 ) ( 44824 * )
   NEW M3 ( 33272 45432 ) ( 34640 * )
   NEW M2 ( 33272 45432 ) VIA23SQ_C W
   NEW M2 ( 33272 45432 ) ( * 48472 )
   NEW M2 ( 44824 39352 ) ( * 43912 ) VIA23SQ_C W
   NEW M1 ( 38744 29472 ) VIA12SQ_C
   NEW M3 ( 18832 47256 ) ( 19592 * )
   NEW M2 ( 18832 47256 ) VIA23SQ_C W
   NEW M1 ( 18832 47408 ) VIA12SQ_C
   NEW M1 ( 19744 37376 ) VIA12SQ_C
   NEW M1 ( 44216 44064 ) VIA12SQ_C
   NEW M2 ( 44216 43912 ) ( * 44064 )
   NEW M2 ( 44216 43912 ) ( 44368 * ) VIA23SQ_C W ( 44824 * )
   NEW M1 ( 35552 46100 ) VIA12SQ_C
   NEW M2 ( 35552 45432 ) ( * 46100 )
   NEW M2 ( 35552 45432 ) VIA23SQ_C W
   NEW M3 ( 34640 45432 ) ( 35552 * )
   + USE SIGNAL ;
 - U0_UART_TX/seriz_done
   ( U0_UART_TX/U0_Serializer/U18 Y )
   ( U0_UART_TX/U0_fsm/U8 A )
   + ROUTED M1 ( 48776 17464 ) VIA12SQ_C ( * 18072 ) VIA23SQ_C W ( 50600 * ) VIA23SQ_C W
   NEW M2 ( 50600 17489 ) ( * 18072 )
   NEW M1 ( 50600 17489 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/seriz_en
   ( U0_UART_TX/U0_fsm/U18 Y )
   ( U0_UART_TX/U0_Serializer/U34 A1 )
   ( U0_UART_TX/U0_Serializer/U33 A1 )
   ( U0_UART_TX/U0_Serializer/U32 A1 )
   ( U0_UART_TX/U0_Serializer/U31 A1 )
   ( U0_UART_TX/U0_Serializer/U28 A1 )
   + ROUTED M1 ( 49992 21112 ) VIA12SQ_C
   NEW M2 ( 49992 20504 ) ( * 21112 )
   NEW M2 ( 49992 20504 ) VIA23SQ_C W
   NEW M3 ( 48776 20504 ) ( 49992 * )
   NEW M2 ( 48776 22632 ) VIA23SQ_C W
   NEW M3 ( 47560 22632 ) ( 48776 * )
   NEW M1 ( 47560 24304 ) VIA12SQ_C
   NEW M2 ( 47560 22632 ) ( * 24304 )
   NEW M2 ( 47560 22632 ) VIA23SQ_C W
   NEW M2 ( 48776 20504 ) ( * 22455 )
   NEW M2 ( 48776 20504 ) VIA23SQ_C W
   NEW M1 ( 48776 22480 ) VIA12SQ_C
   NEW M1 ( 46040 22480 ) VIA12SQ_C
   NEW M2 ( 46040 22632 ) VIA23SQ_C W ( 47560 * )
   NEW M4 ( 48472 13512 ) ( * 20504 ) VIA34SQ_C ( 48776 * )
   NEW M1 ( 38896 8952 ) VIA12SQ_C W
   NEW M2 ( 38896 8648 ) ( * 8952 )
   NEW M2 ( 38896 8648 ) VIA23SQ_C W ( 42392 * ) VIA34SQ_C ( * 9256 ) VIA45SQ_C W ( 48472 * ) VIA45SQ_C W ( * 13512 )
   NEW M1 ( 48776 13512 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 48472 13512 ) ( 48776 * )
   NEW M3 ( 48472 13512 ) VIA34SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/ser_data
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_0_ Q )
   ( U0_UART_TX/U0_Serializer/U19 A5 )
   ( U0_UART_TX/U0_mux/U7 A2 )
   + ROUTED M1 ( 36464 12296 ) VIA12SQ_C
   NEW M1 ( 36464 10776 ) VIA12SQ_C W ( * 12296 )
   NEW M1 ( 41632 15640 ) VIA12SQ_C
   NEW M2 ( 41632 15336 ) ( * 15640 )
   NEW M2 ( 41480 15336 ) ( 41632 * )
   NEW M2 ( 41480 12600 ) ( * 15336 )
   NEW M2 ( 41480 12600 ) VIA23SQ_C W
   NEW M3 ( 36464 12600 ) ( 41480 * )
   NEW M2 ( 36464 12600 ) VIA23SQ_C W
   NEW M2 ( 36464 12296 ) ( * 12600 )
   + USE SIGNAL ;
 - U0_UART_TX/parity
   ( U0_UART_TX/U0_parity_calc/parity_reg Q )
   ( U0_UART_TX/U0_parity_calc/U2 A1 )
   ( U0_UART_TX/U0_mux/U8 A3 )
   + ROUTED M1 ( 36616 22328 ) VIA12SQ_C VIA23SQ_C W ( 38592 * ) VIA23SQ_C W ( * 24152 ) VIA12SQ_C
   NEW M1 ( 41328 20200 ) VIA12SQ_C ( * 20808 ) VIA23SQ_C W
   NEW M3 ( 38592 20808 ) ( 41328 * )
   NEW M2 ( 38592 20808 ) VIA23SQ_C W
   NEW M2 ( 38592 20808 ) ( * 22328 )
   + USE SIGNAL ;
 - HFSNET_0
   ( HFSINV_155_1 Y )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ SE )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ SE )
   ( U0_UART_TX/U0_parity_calc/parity_reg SE )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ SE )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ SE )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ SE )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ SE )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ SE )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ SE )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ SE )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ SE )
   ( U0_UART_TX/U0_mux/OUT_reg SE )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_2_ SE )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_1_ SE )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_0_ SE )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_0_ SE )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_1_ SE )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_2_ SE )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_3_ SE )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_4_ SE )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_5_ SE )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_6_ SE )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_7_ SE )
   ( U0_UART_TX/U0_fsm/busy_reg SE )
   ( U0_UART_TX/U0_fsm/current_state_reg_2_ SE )
   ( U0_UART_TX/U0_fsm/current_state_reg_1_ SE )
   ( U0_UART_TX/U0_fsm/current_state_reg_0_ SE )
   + ROUTED M1 ( 46648 9408 ) VIA12SQ_C ( * 9864 ) VIA23SQ_C W
   NEW M3 ( 45736 9864 ) ( 46648 * )
   NEW M2 ( 45736 6216 ) ( * 9864 ) VIA23SQ_C W
   NEW M1 ( 34792 15944 ) VIA12SQ_C
   NEW M3 ( 21416 16248 ) ( * 16552 )
   NEW M3 ( 21416 16552 ) ( 24760 * ) VIA23SQ_C W
   NEW M1 ( 21416 9408 ) VIA12SQ_C
   NEW M2 ( 21416 9560 ) ( * 10624 ) VIA12SQ_C
   NEW M1 ( 25368 12752 ) VIA12SQ_C
   NEW M1 ( 34792 7280 ) VIA12SQ_C
   NEW M1 ( 30840 12752 ) VIA12SQ_C
   NEW M1 ( 34792 6064 ) VIA12SQ_C ( * 7280 )
   NEW M1 ( 45736 6064 ) VIA12SQ_C
   NEW M2 ( 27800 24456 ) VIA23SQ_C W ( 31144 * )
   NEW M1 ( 27496 46952 ) VIA12SQ_C
   NEW M2 ( 27496 34336 ) ( * 46952 )
   NEW M2 ( 27496 34336 ) ( 27800 * )
   NEW M2 ( 27800 24456 ) ( * 34336 )
   NEW M2 ( 41480 23848 ) ( 41632 * )
   NEW M2 ( 41480 23848 ) ( * 24000 ) VIA12SQ_C
   NEW M2 ( 41632 22632 ) ( * 23848 )
   NEW M2 ( 24912 16096 ) ( * 16552 )
   NEW M2 ( 24760 16552 ) ( 24912 * )
   NEW M1 ( 41024 12600 ) VIA12SQ_C ( * 13816 )
   NEW M1 ( 18832 14060 ) VIA12SQ_C ( * 16248 ) VIA23SQ_C ( 19440 * )
   NEW M1 ( 31296 22784 ) VIA12SQ_C ( * 24456 )
   NEW M2 ( 31144 24456 ) ( 31296 * )
   NEW M3 ( 34792 15944 ) ( 35856 * ) VIA23SQ_C W
   NEW M2 ( 24912 16096 ) ( 25216 * )
   NEW M2 ( 25216 14272 ) ( * 16096 )
   NEW M2 ( 25216 14272 ) ( 25368 * )
   NEW M2 ( 25368 12904 ) ( * 14272 )
   NEW M1 ( 44368 26036 ) VIA12SQ_C
   NEW M2 ( 44368 23848 ) ( * 26036 )
   NEW M2 ( 44368 23848 ) VIA23SQ_C W
   NEW M3 ( 41632 23848 ) ( 44368 * )
   NEW M2 ( 41632 23848 ) VIA23SQ_C W
   NEW M1 ( 31144 26036 ) VIA12SQ_C
   NEW M2 ( 31144 24456 ) ( * 26036 )
   NEW M1 ( 27648 24000 ) VIA12SQ_C ( * 24456 )
   NEW M2 ( 27648 24456 ) ( 27800 * )
   NEW M2 ( 34792 15944 ) VIA23SQ_C W
   NEW M3 ( 30840 15944 ) ( 34792 * )
   NEW M2 ( 30840 15944 ) VIA23SQ_C W
   NEW M2 ( 30840 12904 ) ( * 15944 )
   NEW M2 ( 44824 6064 ) ( 45736 * )
   NEW M1 ( 44824 6064 ) VIA12SQ_C
   NEW M1 ( 41024 13968 ) VIA12SQ_C
   NEW M1 ( 20808 6064 ) VIA12SQ_C ( * 9560 ) VIA23SQ_C W ( 21416 * ) VIA23SQ_C W
   NEW M1 ( 24608 19348 ) VIA12SQ_C
   NEW M2 ( 24608 16552 ) ( * 19348 )
   NEW M2 ( 24608 16552 ) ( 24760 * )
   NEW M2 ( 34792 7280 ) ( * 15944 )
   NEW M2 ( 25368 12904 ) VIA23SQ_C W ( 30840 * ) VIA23SQ_C W
   NEW M2 ( 35096 19592 ) VIA23SQ_C W ( 35856 * )
   NEW M3 ( 19440 16248 ) ( 21416 * )
   NEW M3 ( 41632 13816 ) ( 41784 * ) VIA34SQ_C W ( * 17160 ) VIA34SQ_C ( 42544 * )
   NEW M1 ( 35856 16096 ) VIA12SQ_C
   NEW M2 ( 41632 19592 ) ( * 22632 )
   NEW M2 ( 41632 19592 ) VIA23SQ_C W
   NEW M2 ( 41632 13816 ) VIA23SQ_C W
   NEW M2 ( 41632 9864 ) ( * 13816 )
   NEW M2 ( 41632 9864 ) VIA23SQ_C W ( 45736 * )
   NEW M3 ( 41632 19592 ) ( 42544 * )
   NEW M1 ( 47408 20656 ) VIA12SQ_C
   NEW M2 ( 47408 19592 ) ( * 20656 )
   NEW M2 ( 47408 19592 ) VIA23SQ_C W
   NEW M3 ( 42544 19592 ) ( 47408 * )
   NEW M2 ( 42544 17160 ) VIA23SQ_C W
   NEW M2 ( 42544 17160 ) ( * 19592 ) VIA23SQ_C W
   NEW M3 ( 35856 19592 ) ( 41632 * )
   NEW M2 ( 31144 24456 ) VIA23SQ_C W
   NEW M2 ( 21416 10624 ) ( * 16248 ) VIA23SQ_C W
   NEW M2 ( 35856 16096 ) ( * 19592 ) VIA23SQ_C W
   NEW M3 ( 31144 24456 ) ( 34488 * ) VIA23SQ_C W
   NEW M2 ( 34488 20504 ) ( * 24456 )
   NEW M2 ( 34488 20504 ) ( 35096 * )
   NEW M2 ( 35096 19592 ) ( * 20504 )
   NEW M1 ( 24912 16096 ) VIA12SQ_C
   NEW M1 ( 19440 16096 ) VIA12SQ_C
   NEW M2 ( 19440 16248 ) VIA23SQ_C W
   NEW M3 ( 42544 17160 ) ( 43304 * ) VIA23SQ_C W
   NEW M1 ( 43304 17312 ) VIA12SQ_C
   NEW M3 ( 41024 13816 ) ( 41632 * )
   NEW M2 ( 41024 13816 ) VIA23SQ_C W
   NEW M1 ( 41328 22632 ) VIA12SQ_C ( 41632 * )
   NEW M1 ( 35096 19348 ) VIA12SQ_C ( * 19592 )
   + USE SIGNAL ;
 - U1_mux2X1/cts0
   ( U1_mux2X1/IN_0_btd308 Y )
   ( U1_mux2X1/U1 A1 )
   + ROUTED M1 ( 33424 17312 ) VIA12SQ_C
   NEW M2 ( 32664 17312 ) ( 33424 * )
   NEW M2 ( 32664 6520 ) ( * 17312 )
   NEW M2 ( 32664 6520 ) VIA23SQ_C W
   NEW M3 ( 30840 6520 ) ( 32664 * )
   NEW M2 ( 30840 6520 ) VIA23SQ_C W
   NEW M1 ( 30840 6520 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/mux_sel[1]
   ( U0_UART_TX/U0_fsm/U15 Y )
   ( U0_UART_TX/U0_mux/U5 A )
   ( U0_UART_TX/U0_mux/U6 A1 )
   + ROUTED M1 ( 45584 19288 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 43334 19288 ) ( 45128 * ) VIA12SQ_C VIA23SQ_C W ( 45584 * )
   NEW M1 ( 47408 11536 ) VIA12SQ_C ( * 19288 ) VIA23SQ_C W
   NEW M3 ( 45584 19288 ) ( 47408 * )
   + USE SIGNAL ;
 - U0_UART_TX/mux_sel[0]
   ( U0_UART_TX/U0_fsm/U16 Y )
   ( U0_UART_TX/U0_mux/U4 A )
   ( U0_UART_TX/U0_mux/U8 A2 )
   ( U0_UART_TX/U0_mux/U7 A1 )
   + ROUTED M1 ( 41480 15944 ) VIA12SQ_C
   NEW M2 ( 41480 15640 ) ( * 15944 )
   NEW M1 ( 40872 17464 ) VIA12SQ_C
   NEW M2 ( 41024 15640 ) ( 41480 * )
   NEW M2 ( 41024 15640 ) ( * 16856 )
   NEW M2 ( 40872 16856 ) ( 41024 * )
   NEW M2 ( 40872 16856 ) ( * 17464 )
   NEW M2 ( 40872 17464 ) ( * 21112 ) VIA12SQ_C
   NEW M1 ( 45280 13056 ) ( 46648 * )
   NEW M1 ( 45280 13056 ) VIA12SQ_C ( * 15640 ) VIA23SQ_C W
   NEW M3 ( 41480 15640 ) ( 45280 * )
   NEW M2 ( 41480 15640 ) VIA23SQ_C W
   + USE SIGNAL ;
 - HFSNET_1
   ( HFSINV_363_f_2 Y )
   ( U0_UART_RX/HFSINV_321_0 A )
   ( HFSINV_155_1 A )
   + ROUTED M2 ( 27344 47560 ) ( * 49536 )
   NEW M1 ( 27344 47560 ) VIA12SQ_C
   NEW M1 ( 27344 49536 ) VIA12SQ_C
   NEW M1 ( 28560 49384 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 27344 49384 ) ( 28560 * )
   NEW M3 ( 27344 49384 ) ( * 49688 ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/dftopt3_gOb20
   ( U0_UART_TX/U0_fsm/current_state_reg_2_ Q )
   ( U0_UART_TX/U0_fsm/current_state_reg_0_ SI )
   ( U0_UART_TX/U0_fsm/U16 A3 )
   ( U0_UART_TX/U0_fsm/U9 A2 )
   + ROUTED M1 ( 45736 14424 ) VIA12SQ_C
   NEW M2 ( 45736 13512 ) ( * 14424 )
   NEW M1 ( 45948 8648 ) VIA12SQ_C_1_2
   NEW M2 ( 45888 8648 ) ( * 12904 )
   NEW M2 ( 45736 12904 ) ( 45888 * )
   NEW M2 ( 45736 12904 ) ( * 13512 )
   NEW M1 ( 47256 16248 ) VIA12SQ_C
   NEW M2 ( 47256 15640 ) ( * 16248 )
   NEW M2 ( 47104 15640 ) ( 47256 * )
   NEW M2 ( 47104 14728 ) ( * 15640 )
   NEW M2 ( 46952 14728 ) ( 47104 * )
   NEW M2 ( 46952 13512 ) ( * 14728 )
   NEW M1 ( 47332 16218 ) ( * 16253 )
   NEW M1 ( 47367 16218 ) ( * 16253 )
   NEW M1 ( 47104 13208 ) VIA12SQ_C
   NEW M2 ( 46952 13208 ) ( 47104 * )
   NEW M2 ( 46952 13208 ) ( * 13512 )
   NEW M2 ( 45736 13512 ) VIA23SQ_C W ( 46952 * ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/current_state_1_
   ( U0_UART_TX/U0_fsm/current_state_reg_1_ Q )
   ( U0_UART_TX/U0_fsm/U21 A1 )
   + ROUTED M1 ( 50144 6368 ) VIA12SQ_C
   NEW M2 ( 49688 6368 ) ( 50144 * )
   NEW M2 ( 49688 6368 ) ( * 7584 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/current_state_0_
   ( U0_UART_TX/U0_fsm/current_state_reg_0_ Q )
   ( U0_UART_TX/U0_fsm/U20 A1 )
   ( U0_UART_TX/U0_fsm/U19 A2 )
   ( U0_UART_TX/U0_fsm/U17 A1 )
   ( U0_UART_TX/U0_fsm/U14 A2 )
   ( U0_UART_TX/U0_fsm/U13 A1 )
   ( U0_UART_TX/U0_fsm/U10 A3 )
   + ROUTED M3 ( 42088 11384 ) ( 43912 * )
   NEW M2 ( 42088 11384 ) VIA23SQ_C W
   NEW M2 ( 42088 10751 ) ( * 11384 )
   NEW M2 ( 50448 12600 ) ( * 13664 )
   NEW M2 ( 49992 13664 ) ( 50448 * )
   NEW M2 ( 49992 13664 ) ( * 15792 ) VIA12SQ_C
   NEW M1 ( 46040 10776 ) VIA12SQ_C ( * 11384 ) VIA23SQ_C W
   NEW M1 ( 50448 12600 ) VIA12SQ_C
   NEW M2 ( 49840 11384 ) VIA23SQ_C
   NEW M2 ( 49840 9104 ) ( * 11384 )
   NEW M1 ( 49840 9104 ) VIA12SQ_C
   NEW M1 ( 43912 12448 ) VIA12SQ_C
   NEW M2 ( 43912 11384 ) ( * 12448 )
   NEW M2 ( 43912 11384 ) VIA23SQ_C W
   NEW M1 ( 41936 8952 ) VIA12SQ_C ( 42088 * )
   NEW M2 ( 42088 8952 ) ( * 10751 )
   NEW M3 ( 46040 11384 ) ( 49840 * )
   NEW M3 ( 49840 11384 ) ( 50448 * ) VIA23SQ_C W ( * 12600 )
   NEW M3 ( 43912 11384 ) ( 46040 * )
   NEW M1 ( 42088 10751 ) VIA12BAR_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/busy_c
   ( U0_UART_TX/U0_fsm/U17 Y )
   ( U0_UART_TX/U0_fsm/busy_reg D )
   + ROUTED M1 ( 44368 5912 ) VIA12SQ_C ( * 11992 ) VIA23SQ_C W
   NEW M3 ( 43304 11992 ) ( 44368 * )
   NEW M2 ( 43304 11992 ) VIA23SQ_C W
   NEW M1 ( 43304 11992 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n5
   ( U0_UART_TX/U0_fsm/current_state_reg_2_ QN )
   ( U0_UART_TX/U0_fsm/U18 A1 )
   ( U0_UART_TX/U0_fsm/U17 A2 )
   ( U0_UART_TX/U0_fsm/U16 A2 )
   ( U0_UART_TX/U0_fsm/U15 A2 )
   ( U0_UART_TX/U0_fsm/U12 A2 )
   ( U0_UART_TX/U0_fsm/U11 A3 )
   + ROUTED M1 ( 45918 14576 ) ( 46648 * ) VIA12SQ_C
   NEW M2 ( 46648 14120 ) ( * 14576 )
   NEW M1 ( 47560 7584 ) VIA12SQ_C
   NEW M2 ( 47560 7432 ) ( * 7584 )
   NEW M2 ( 47104 7432 ) ( 47560 * )
   NEW M1 ( 44216 12600 ) VIA12SQ_C ( * 13208 ) VIA23SQ_C W ( 46648 * )
   NEW M1 ( 48320 10776 ) VIA12SQ_C ( * 11080 ) VIA23SQ_C W
   NEW M3 ( 47104 11080 ) ( 48320 * )
   NEW M2 ( 47104 11080 ) VIA23SQ_C W
   NEW M2 ( 47104 12904 ) VIA23SQ_C W
   NEW M2 ( 47104 11080 ) ( * 12904 )
   NEW M1 ( 49232 14120 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 46648 14120 ) ( 49232 * )
   NEW M2 ( 46648 14120 ) VIA23SQ_C W
   NEW M3 ( 46648 12904 ) ( * 13208 )
   NEW M3 ( 46648 12904 ) ( 47104 * )
   NEW M2 ( 47104 7432 ) ( * 11080 )
   NEW M2 ( 46648 13208 ) ( * 14120 )
   NEW M2 ( 46648 13208 ) VIA23SQ_C W
   NEW M1 ( 44064 7432 ) VIA12SQ_C VIA23SQ_C W ( 47104 * ) VIA23SQ_C W
   NEW M3 ( 47104 12904 ) ( 47712 * ) VIA23SQ_C W
   NEW M2 ( 47712 12296 ) ( * 12904 )
   NEW M1 ( 47712 12296 ) VIA12SQ_C
   NEW M1 ( 47408 12296 ) ( 47712 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n7
   ( U0_UART_TX/U0_fsm/current_state_reg_1_ QN )
   ( U0_UART_TX/U0_fsm/busy_reg SI )
   ( U0_UART_TX/U0_fsm/U20 A2 )
   ( U0_UART_TX/U0_fsm/U13 A4 )
   ( U0_UART_TX/U0_fsm/U9 A1 )
   + ROUTED M1 ( 50448 6493 ) VIA12SQ_C ( * 9560 )
   NEW M2 ( 50296 9560 ) ( 50448 * )
   NEW M3 ( 45584 9560 ) ( 46192 * )
   NEW M1 ( 44096 5304 ) ( 44520 * ) VIA12SQ_C ( * 9560 ) VIA23SQ_C W ( 45584 * )
   NEW M1 ( 50296 9256 ) VIA12SQ_C ( * 9560 ) VIA23SQ_C W
   NEW M3 ( 46192 9560 ) ( 50296 * )
   NEW M1 ( 47560 15944 ) VIA12SQ_C
   NEW M2 ( 47560 15032 ) ( * 15944 )
   NEW M2 ( 47560 15032 ) VIA23SQ_C W
   NEW M3 ( 46192 15032 ) ( 47560 * )
   NEW M2 ( 46192 15032 ) VIA23SQ_C W
   NEW M2 ( 46192 9560 ) ( * 15032 )
   NEW M2 ( 46192 9560 ) VIA23SQ_C W
   NEW M1 ( 45736 10624 ) VIA12SQ_C
   NEW M2 ( 45584 10624 ) ( 45736 * )
   NEW M2 ( 45584 9560 ) ( * 10624 )
   NEW M2 ( 45584 9560 ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n10
   ( U0_UART_TX/U0_fsm/U10 Y )
   ( U0_UART_TX/U0_fsm/U9 A3 )
   + ROUTED M1 ( 47104 16096 ) VIA12SQ_C
   NEW M2 ( 47104 16248 ) VIA23SQ_C W ( 49384 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n11
   ( U0_UART_TX/U0_fsm/U19 Y )
   ( U0_UART_TX/U0_fsm/U18 A3 )
   ( U0_UART_TX/U0_fsm/U11 A1 )
   + ROUTED M1 ( 48168 7432 ) VIA12SQ_C ( * 11992 ) VIA23SQ_C W ( 49688 * ) VIA23SQ_C W ( * 12752 ) VIA12SQ_C
   NEW M1 ( 49688 14120 ) VIA12SQ_C
   NEW M2 ( 49688 12752 ) ( * 14120 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n12
   ( U0_UART_TX/U0_fsm/U20 Y )
   ( U0_UART_TX/U0_fsm/U7 A )
   ( U0_UART_TX/U0_fsm/U11 A2 )
   + ROUTED M1 ( 49384 8800 ) VIA12SQ_C
   NEW M1 ( 49384 10776 ) ( 49810 * )
   NEW M1 ( 49384 10776 ) VIA12SQ_C
   NEW M2 ( 49384 8800 ) ( * 10776 )
   NEW M1 ( 47864 8192 ) VIA12SQ_C
   NEW M2 ( 47864 8344 ) VIA23SQ_C W ( 49384 * ) VIA23SQ_C W ( * 8800 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n13
   ( U0_UART_TX/U0_fsm/U13 Y )
   ( U0_UART_TX/U0_fsm/U12 A1 )
   + ROUTED M1 ( 44216 7584 ) VIA12SQ_C ( * 10320 ) VIA12SQ_C ( 45128 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n14
   ( U0_UART_TX/U0_fsm/U14 Y )
   ( U0_UART_TX/U0_fsm/U13 A3 )
   + ROUTED M1 ( 45432 10168 ) VIA12SQ_C ( * 10472 ) VIA23SQ_C W
   NEW M3 ( 42544 10472 ) ( 45432 * )
   NEW M2 ( 42544 10472 ) VIA23SQ_C W
   NEW M1 ( 42544 10472 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n15
   ( U0_UART_TX/U0_fsm/U21 Y )
   ( U0_UART_TX/U0_fsm/U20 A3 )
   ( U0_UART_TX/U0_fsm/U17 A3 )
   ( U0_UART_TX/U0_fsm/U16 A4 )
   ( U0_UART_TX/U0_fsm/U15 A3 )
   + ROUTED M1 ( 47864 10168 ) VIA12SQ_C
   NEW M1 ( 47256 12752 ) VIA12SQ_C
   NEW M1 ( 49688 9864 ) VIA12SQ_C
   NEW M2 ( 49688 9256 ) ( * 9864 )
   NEW M2 ( 49688 9256 ) VIA23SQ_C W
   NEW M1 ( 50144 8192 ) VIA12SQ_C ( * 9256 ) VIA23SQ_C W
   NEW M3 ( 49688 9256 ) ( 50144 * )
   NEW M3 ( 47864 9256 ) ( 49688 * )
   NEW M2 ( 47864 9256 ) VIA23SQ_C W
   NEW M2 ( 47864 9256 ) ( * 10168 )
   NEW M1 ( 43790 13208 ) ( 44064 * ) VIA12SQ_C
   NEW M2 ( 44064 12600 ) ( * 13208 )
   NEW M2 ( 44064 12600 ) VIA23SQ_C W ( 47256 * ) VIA23SQ_C W
   NEW M2 ( 47256 11384 ) ( * 12600 )
   NEW M2 ( 47256 11384 ) ( 47864 * )
   NEW M2 ( 47864 10168 ) ( * 11384 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n6
   ( U0_UART_TX/U0_fsm/U8 Y )
   ( U0_UART_TX/U0_fsm/U18 A2 )
   ( U0_UART_TX/U0_fsm/U13 A2 )
   ( U0_UART_TX/U0_fsm/U10 A2 )
   + ROUTED M2 ( 48624 14424 ) ( 49232 * ) VIA12SQ_C
   NEW M2 ( 48624 14424 ) ( * 15032 )
   NEW M1 ( 48776 16856 ) VIA12SQ_C
   NEW M2 ( 48472 16856 ) ( 48776 * )
   NEW M2 ( 48472 15032 ) ( * 16856 )
   NEW M2 ( 48472 15032 ) ( 48624 * )
   NEW M2 ( 48624 14424 ) VIA23SQ_C W
   NEW M3 ( 46800 14424 ) ( 48624 * )
   NEW M2 ( 46800 14424 ) VIA23SQ_C W
   NEW M2 ( 46800 11080 ) ( * 14424 )
   NEW M1 ( 46800 11080 ) VIA12SQ_C
   NEW M1 ( 45888 11080 ) ( 46800 * )
   NEW M2 ( 48624 15032 ) VIA23SQ_C W ( 50234 * ) VIA23SQ_C W
   NEW M1 ( 50234 15184 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/n9
   ( U0_UART_TX/U0_fsm/U7 Y )
   ( U0_UART_TX/U0_fsm/U19 A1 )
   ( U0_UART_TX/U0_fsm/U16 A1 )
   + ROUTED M1 ( 47560 12600 ) VIA12SQ_C VIA23SQ_C W ( 49080 * )
   NEW M3 ( 49080 12296 ) ( * 12600 )
   NEW M3 ( 49080 12296 ) ( 50144 * ) VIA23SQ_C W
   NEW M1 ( 50296 12448 ) VIA12SQ_C
   NEW M2 ( 50296 12296 ) ( * 12448 )
   NEW M2 ( 50144 12296 ) ( 50296 * )
   NEW M1 ( 49840 11536 ) VIA12SQ_C ( 50144 * )
   NEW M2 ( 50144 11536 ) ( * 12296 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/next_state[2]
   ( U0_UART_TX/U0_fsm/U9 Y )
   ( U0_UART_TX/U0_fsm/current_state_reg_2_ D )
   + ROUTED M1 ( 41632 14120 ) VIA12SQ_C VIA23SQ_C W ( 45584 * ) VIA23SQ_C W ( * 15184 ) VIA12SQ_C ( 46496 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/next_state[1]
   ( U0_UART_TX/U0_fsm/U11 Y )
   ( U0_UART_TX/U0_fsm/current_state_reg_1_ D )
   + ROUTED M1 ( 46344 7128 ) ( 46949 * )
   NEW M1 ( 46344 7128 ) VIA12SQ_C
   NEW M2 ( 46344 5912 ) ( * 7128 )
   NEW M1 ( 46344 5912 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_fsm/next_state[0]
   ( U0_UART_TX/U0_fsm/U12 Y )
   ( U0_UART_TX/U0_fsm/current_state_reg_0_ D )
   + ROUTED M1 ( 44672 7584 ) ( 46192 * ) VIA12SQ_C ( * 9256 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/HFSNET_2
   ( U0_UART_RX/HFSBUF_428_3 Y )
   ( U0_UART_RX/U0_strt_chk/strt_glitch_reg RSTB )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_1_ RSTB )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_2_ RSTB )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_0_ RSTB )
   ( U0_UART_RX/U0_data_sampling/sampled_bit_reg RSTB )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_0_ RSTB )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_1_ RSTB )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_2_ RSTB )
   ( U0_UART_RX/U0_stp_chk/stp_err_reg RSTB )
   ( U0_UART_RX/U0_par_chk/par_err_reg RSTB )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_0_ RSTB )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_1_ RSTB )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_2_ RSTB )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_3_ RSTB )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_4_ RSTB )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_5_ RSTB )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_6_ RSTB )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_7_ RSTB )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ RSTB )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ RSTB )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ RSTB )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ RSTB )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ RSTB )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ RSTB )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ RSTB )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ RSTB )
   + ROUTED M2 ( 27648 39960 ) ( 27800 * ) VIA12SQ_C W
   NEW M2 ( 26432 30232 ) ( 26584 * )
   NEW M2 ( 26432 30232 ) ( * 33272 ) VIA23SQ_C W
   NEW M3 ( 22328 33272 ) ( 26432 * )
   NEW M2 ( 22024 43304 ) ( 22480 * )
   NEW M2 ( 22024 43304 ) ( * 46648 )
   NEW M1 ( 37072 40264 ) VIA12SQ_C ( * 40568 ) VIA23SQ_C W ( 37680 * )
   NEW M1 ( 22328 36920 ) VIA12SQ_C
   NEW M1 ( 21416 46952 ) VIA12SQ_C ( 21720 * )
   NEW M2 ( 21720 46648 ) ( * 46952 )
   NEW M2 ( 21720 46648 ) VIA23SQ_C W ( 22024 * ) VIA23SQ_C W
   NEW M1 ( 22024 33272 ) VIA12SQ_C VIA23SQ_C W ( 22328 * )
   NEW M1 ( 22328 39960 ) VIA12SQ_C
   NEW M1 ( 22480 43304 ) VIA12SQ_C
   NEW M1 ( 27648 36616 ) VIA12SQ_C ( * 39960 )
   NEW M2 ( 22480 39960 ) VIA23SQ_C W ( 27648 * )
   NEW M1 ( 26584 30232 ) VIA12SQ_C
   NEW M2 ( 48016 46648 ) ( 48320 * ) VIA12SQ_C
   NEW M1 ( 31448 46952 ) VIA12SQ_C ( * 47256 )
   NEW M2 ( 37528 43608 ) ( * 46952 )
   NEW M1 ( 37528 43608 ) VIA12SQ_C
   NEW M1 ( 42240 39960 ) VIA12SQ_C ( * 40568 )
   NEW M1 ( 47408 36616 ) VIA12SQ_C
   NEW M1 ( 47408 36920 ) VIA12SQ_C
   NEW M1 ( 46648 43608 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 48016 49992 ) VIA12SQ_C
   NEW M2 ( 48016 46648 ) ( * 49992 )
   NEW M1 ( 35856 49992 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 41328 29928 ) VIA12SQ_C
   NEW M1 ( 47104 33272 ) VIA12SQ_C
   NEW M1 ( 46952 30232 ) VIA12SQ_C
   NEW M2 ( 22328 33272 ) ( * 36920 )
   NEW M2 ( 22328 33272 ) VIA23SQ_C W
   NEW M2 ( 29016 43608 ) ( * 47256 ) VIA23SQ_C W ( 31448 * ) VIA23SQ_C W
   NEW M2 ( 22328 39960 ) ( 22480 * )
   NEW M2 ( 22480 39960 ) ( * 43304 )
   NEW M2 ( 37528 43608 ) ( 37680 * )
   NEW M2 ( 37680 40568 ) ( * 43608 )
   NEW M2 ( 37680 40568 ) VIA23SQ_C W
   NEW M2 ( 22328 36920 ) ( * 39960 )
   NEW M1 ( 36768 26888 ) VIA12SQ_C ( * 27192 ) VIA23SQ_C W ( 41328 * ) VIA23SQ_C W ( * 29928 )
   NEW M3 ( 42240 43608 ) ( 46648 * )
   NEW M2 ( 42240 43608 ) VIA23SQ_C W
   NEW M2 ( 42240 40568 ) ( * 43608 )
   NEW M2 ( 29016 39656 ) ( * 43608 )
   NEW M2 ( 29016 39656 ) VIA23SQ_C W
   NEW M2 ( 47408 36616 ) ( * 36920 )
   NEW M2 ( 47104 33272 ) ( 47408 * )
   NEW M2 ( 47408 33272 ) ( * 36616 )
   NEW M3 ( 37680 40568 ) ( 42240 * ) VIA23SQ_C W
   NEW M1 ( 28104 8192 ) VIA12SQ_C ( * 18832 )
   NEW M2 ( 27192 18832 ) ( 28104 * )
   NEW M2 ( 27192 18832 ) ( * 30232 )
   NEW M2 ( 26584 30232 ) ( 27192 * )
   NEW M3 ( 46648 43608 ) ( 47408 * )
   NEW M2 ( 37528 46952 ) ( * 49992 ) VIA23SQ_C W
   NEW M3 ( 35856 49992 ) ( 37528 * )
   NEW M3 ( 31448 49992 ) ( 35856 * )
   NEW M2 ( 31448 49992 ) VIA23SQ_C W
   NEW M2 ( 31448 47256 ) ( * 49992 )
   NEW M2 ( 28712 43608 ) ( 29016 * )
   NEW M1 ( 28712 43608 ) VIA12SQ_C
   NEW M2 ( 46952 30232 ) ( * 32360 )
   NEW M2 ( 46952 32360 ) ( 47104 * )
   NEW M2 ( 47104 32360 ) ( * 33272 )
   NEW M2 ( 47408 36920 ) ( * 43608 ) VIA23SQ_C W
   NEW M1 ( 32664 39960 ) VIA12SQ_C
   NEW M2 ( 32664 39656 ) ( * 39960 )
   NEW M2 ( 32664 39656 ) VIA23SQ_C W
   NEW M3 ( 29016 39656 ) ( 32664 * )
   NEW M1 ( 22024 46648 ) VIA12SQ_C
   NEW M3 ( 29016 39656 ) ( * 39960 )
   NEW M3 ( 27648 39960 ) ( 29016 * )
   NEW M2 ( 48016 43608 ) ( * 46648 )
   NEW M2 ( 48016 43608 ) VIA23SQ_C W
   NEW M3 ( 47408 43608 ) ( 48016 * )
   NEW M2 ( 27648 39960 ) VIA23SQ_C W
   NEW M2 ( 46952 30232 ) VIA23SQ_C W
   NEW M3 ( 46952 29928 ) ( * 30232 )
   NEW M3 ( 41328 29928 ) ( 46952 * )
   NEW M2 ( 41328 29928 ) VIA23SQ_C W
   NEW M1 ( 37528 46952 ) VIA12SQ_C
   NEW M1 ( 37528 46952 ) ( 38136 * ) VIA12SQ_C
   NEW M2 ( 38136 46648 ) ( * 46952 )
   NEW M1 ( 38136 46648 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/N23
   ( U0_UART_TX/U0_Serializer/U34 Y )
   ( U0_UART_TX/U0_Serializer/U32 A3 )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_0_ D )
   + ROUTED M1 ( 46952 20808 ) VIA12SQ_C ( * 22328 )
   NEW M1 ( 48472 23240 ) VIA12SQ_C
   NEW M2 ( 48472 22328 ) ( * 23240 )
   NEW M2 ( 48472 22328 ) VIA23SQ_C W
   NEW M3 ( 46952 22328 ) ( 48472 * )
   NEW M2 ( 46952 22328 ) VIA23SQ_C W
   NEW M1 ( 46648 22784 ) VIA12SQ_C
   NEW M2 ( 46648 22328 ) ( * 22784 )
   NEW M2 ( 46648 22328 ) ( 46952 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/N24
   ( U0_UART_TX/U0_Serializer/U33 Y )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_1_ D )
   + ROUTED M1 ( 44824 25976 ) VIA12SQ_C VIA23SQ_C W ( 46800 * ) VIA23SQ_C W
   NEW M2 ( 46800 24912 ) ( * 25976 )
   NEW M1 ( 46800 24912 ) VIA12SQ_C
   NEW M1 ( 46800 24912 ) ( 47104 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/N25
   ( U0_UART_TX/U0_Serializer/U30 Y )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_2_ D )
   + ROUTED M1 ( 43760 17464 ) VIA12SQ_C ( * 18680 ) VIA23SQ_C W ( 47712 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n14
   ( U0_UART_TX/U0_Serializer/ser_count_reg_0_ QN )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_2_ SI )
   ( U0_UART_TX/U0_Serializer/U34 A2 )
   + ROUTED M1 ( 42514 20504 ) VIA12SQ_C VIA23SQ_C W ( 43912 * ) VIA23SQ_C W
   NEW M1 ( 43912 22632 ) ( 45858 * )
   NEW M1 ( 43912 22632 ) VIA12SQ_C
   NEW M2 ( 43912 20504 ) ( * 22632 )
   NEW M2 ( 43912 18072 ) ( * 20504 )
   NEW M1 ( 43912 18072 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n18
   ( U0_UART_TX/U0_Serializer/U27 Y )
   ( U0_UART_TX/U0_Serializer/U26 A5 )
   ( U0_UART_TX/U0_Serializer/U25 A6 )
   ( U0_UART_TX/U0_Serializer/U24 A6 )
   ( U0_UART_TX/U0_Serializer/U23 A6 )
   ( U0_UART_TX/U0_Serializer/U22 A6 )
   ( U0_UART_TX/U0_Serializer/U21 A6 )
   ( U0_UART_TX/U0_Serializer/U20 A2 )
   ( U0_UART_TX/U0_Serializer/U19 A6 )
   + ROUTED M1 ( 36616 10320 ) VIA12SQ_C W
   NEW M1 ( 23321 5608 ) VIA12SQ_C W
   NEW M2 ( 23088 5608 ) ( 23321 * )
   NEW M2 ( 23088 5608 ) ( * 6976 ) VIA12SQ_C W
   NEW M1 ( 23392 10320 ) VIA12SQ_C W
   NEW M2 ( 23392 10168 ) ( * 10320 )
   NEW M1 ( 26128 10320 ) VIA12SQ_C W ( * 10776 ) VIA23SQ_C W ( 31144 * )
   NEW M1 ( 31144 10320 ) VIA12SQ_C W
   NEW M1 ( 33880 10776 ) VIA12SQ_C W VIA23SQ_C W
   NEW M1 ( 36616 9864 ) VIA12SQ_C ( * 10320 )
   NEW M2 ( 36616 10320 ) ( * 10776 ) VIA23SQ_C W
   NEW M3 ( 33880 10776 ) ( 36616 * )
   NEW M2 ( 23088 6976 ) ( * 10168 )
   NEW M2 ( 23088 10168 ) ( 23392 * )
   NEW M2 ( 26128 10168 ) ( * 10320 )
   NEW M2 ( 26128 10168 ) VIA23SQ_C W
   NEW M3 ( 23392 10168 ) ( 26128 * )
   NEW M2 ( 23392 10168 ) VIA23SQ_C W
   NEW M2 ( 31144 10320 ) ( * 10776 ) VIA23SQ_C W ( 33880 * )
   NEW M2 ( 31144 9560 ) ( * 10320 )
   NEW M2 ( 31144 9560 ) VIA23SQ_C W
   NEW M3 ( 29018 9560 ) ( 31144 * )
   NEW M2 ( 29018 9560 ) VIA23SQ_C W
   NEW M1 ( 29018 9712 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n19
   ( U0_UART_TX/U0_Serializer/U29 Y )
   ( U0_UART_TX/U0_Serializer/U15 A )
   ( U0_UART_TX/U0_Serializer/U28 A2 )
   ( U0_UART_TX/U0_Serializer/U27 A1 )
   + ROUTED M1 ( 37072 9104 ) VIA12SQ_C
   NEW M2 ( 37072 8344 ) ( * 9104 )
   NEW M2 ( 37072 8344 ) VIA23SQ_C W
   NEW M1 ( 38744 9256 ) VIA12SQ_C W
   NEW M2 ( 38744 8344 ) ( * 9256 )
   NEW M1 ( 35734 7432 ) ( 36160 * ) VIA12SQ_C ( * 8344 ) VIA23SQ_C W ( 37072 * )
   NEW M2 ( 38744 8344 ) VIA23SQ_C W
   NEW M3 ( 37072 8344 ) ( 38744 * )
   NEW M1 ( 38744 7584 ) ( 40234 * )
   NEW M1 ( 38744 7584 ) VIA12SQ_C ( * 8344 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n20
   ( U0_UART_TX/U0_Serializer/U28 Y )
   ( U0_UART_TX/U0_Serializer/U14 A )
   ( U0_UART_TX/U0_Serializer/U27 A2 )
   + ROUTED M1 ( 37224 9256 ) VIA12SQ_C VIA23SQ_C W ( 37680 * )
   NEW M1 ( 37680 7432 ) VIA12SQ_C ( * 9256 ) VIA23SQ_C W
   NEW M1 ( 39048 9104 ) VIA12SQ_C
   NEW M2 ( 39048 9256 ) VIA23SQ_C W
   NEW M3 ( 37680 9256 ) ( 39048 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n21
   ( U0_UART_TX/U0_Serializer/U32 Y )
   ( U0_UART_TX/U0_Serializer/U30 A2 )
   + ROUTED M1 ( 48624 19288 ) VIA12SQ_C ( * 21720 ) VIA23SQ_C W
   NEW M3 ( 48016 21720 ) ( 48624 * )
   NEW M2 ( 48016 21720 ) VIA23SQ_C W
   NEW M1 ( 48016 21872 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n22
   ( U0_UART_TX/U0_Serializer/U31 Y )
   ( U0_UART_TX/U0_Serializer/U30 A3 )
   + ROUTED M1 ( 48472 20656 ) ( 49384 * )
   NEW M1 ( 48472 20656 ) VIA12SQ_C
   NEW M2 ( 48472 19896 ) ( * 20656 )
   NEW M1 ( 48472 19896 ) VIA12SQ_C
   NEW M1 ( 48168 19896 ) ( 48472 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n23
   ( U0_UART_TX/U0_Serializer/U17 Y )
   ( U0_UART_TX/U0_Serializer/U33 A2 )
   + ROUTED M1 ( 47712 24152 ) ( 48721 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n24
   ( U0_UART_TX/U0_Serializer/U19 Y )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_0_ D )
   + ROUTED M1 ( 40720 12600 ) VIA12SQ_C
   NEW M2 ( 40720 11080 ) ( * 12600 )
   NEW M2 ( 40720 11080 ) VIA23SQ_C W
   NEW M3 ( 37072 11080 ) ( 40720 * )
   NEW M2 ( 37072 11080 ) VIA23SQ_C W
   NEW M1 ( 37072 11080 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n25
   ( U0_UART_TX/U0_Serializer/U20 Y )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_7_ D )
   + ROUTED M1 ( 22632 6368 ) VIA12SQ_C
   NEW M2 ( 22632 6520 ) VIA23SQ_C W
   NEW M3 ( 20352 6520 ) ( 22632 * )
   NEW M2 ( 20352 6520 ) VIA23SQ_C W
   NEW M2 ( 20352 5912 ) ( * 6520 )
   NEW M1 ( 20352 5912 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n26
   ( U0_UART_TX/U0_Serializer/U21 Y )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_6_ D )
   + ROUTED M1 ( 20960 8192 ) ( 22632 * )
   NEW M1 ( 20960 8192 ) VIA12SQ_C ( * 9256 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n27
   ( U0_UART_TX/U0_Serializer/U22 Y )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_5_ D )
   + ROUTED M1 ( 20960 10776 ) VIA12SQ_C VIA23SQ_C W ( 22784 * ) VIA23SQ_C W ( * 11232 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n28
   ( U0_UART_TX/U0_Serializer/U23 Y )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_4_ D )
   + ROUTED M1 ( 25824 12600 ) VIA12SQ_C ( 26432 * )
   NEW M2 ( 26432 11536 ) ( * 12600 )
   NEW M2 ( 26432 11536 ) ( 26584 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n29
   ( U0_UART_TX/U0_Serializer/U24 Y )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_3_ D )
   + ROUTED M1 ( 34184 7432 ) VIA12SQ_C ( * 8648 ) VIA23SQ_C W
   NEW M3 ( 28560 8648 ) ( 34184 * )
   NEW M2 ( 28560 8648 ) VIA23SQ_C W
   NEW M1 ( 28560 8648 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n30
   ( U0_UART_TX/U0_Serializer/U25 Y )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_2_ D )
   + ROUTED M1 ( 31296 12600 ) VIA12SQ_C
   NEW M2 ( 31296 11536 ) ( * 12600 )
   NEW M2 ( 30688 11536 ) ( 31296 * )
   NEW M1 ( 30688 11536 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n31
   ( U0_UART_TX/U0_Serializer/U26 Y )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_1_ D )
   + ROUTED M1 ( 35248 5912 ) VIA12SQ_C ( * 6520 ) VIA23SQ_C W
   NEW M3 ( 34488 6520 ) ( 35248 * )
   NEW M2 ( 34488 6520 ) VIA23SQ_C W
   NEW M2 ( 34488 6520 ) ( * 10168 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n15
   ( U0_UART_TX/U0_Serializer/U14 Y )
   ( U0_UART_TX/U0_Serializer/U26 A4 )
   ( U0_UART_TX/U0_Serializer/U25 A4 )
   ( U0_UART_TX/U0_Serializer/U24 A4 )
   ( U0_UART_TX/U0_Serializer/U23 A4 )
   ( U0_UART_TX/U0_Serializer/U22 A4 )
   ( U0_UART_TX/U0_Serializer/U21 A4 )
   ( U0_UART_TX/U0_Serializer/U19 A4 )
   + ROUTED M1 ( 36008 11080 ) VIA12SQ_C W
   NEW M2 ( 36008 10472 ) ( * 11080 )
   NEW M2 ( 36008 10472 ) VIA23SQ_C W
   NEW M1 ( 24000 11080 ) VIA12SQ_C W
   NEW M2 ( 24000 10472 ) ( * 11080 )
   NEW M2 ( 25064 10472 ) VIA23SQ_C W
   NEW M2 ( 25064 10472 ) ( * 11080 ) VIA12SQ_C ( 25520 * )
   NEW M1 ( 33424 11080 ) VIA12SQ_C W
   NEW M2 ( 33424 10472 ) ( * 11080 )
   NEW M2 ( 33424 10472 ) VIA23SQ_C W
   NEW M1 ( 37376 7280 ) VIA12SQ_C ( * 7736 ) VIA23SQ_C W
   NEW M3 ( 36008 7736 ) ( 37376 * )
   NEW M3 ( 36008 7736 ) VIA34SQ_C ( * 10472 ) VIA34SQ_C
   NEW M3 ( 24000 10472 ) ( 25064 * )
   NEW M2 ( 24000 10472 ) VIA23SQ_C W
   NEW M1 ( 23728 7736 ) ( 24000 * ) VIA12SQ_C ( * 10472 )
   NEW M2 ( 31752 10472 ) ( * 11080 ) VIA12SQ_C W
   NEW M3 ( 33424 10472 ) ( 36008 * )
   NEW M3 ( 32360 10472 ) ( 33424 * )
   NEW M2 ( 32360 10472 ) VIA23SQ_C W
   NEW M2 ( 32360 10472 ) ( * 11080 ) VIA12SQ_C
   NEW M1 ( 31752 11080 ) ( 32360 * )
   NEW M3 ( 25064 10472 ) ( 31752 * ) VIA23SQ_C W
   NEW M2 ( 31600 10472 ) ( 31752 * )
   NEW M2 ( 31600 8952 ) ( * 10472 )
   NEW M1 ( 31600 8952 ) VIA12SQ_C
   NEW M1 ( 29624 8952 ) ( 31600 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n16
   ( U0_UART_TX/U0_Serializer/U15 Y )
   ( U0_UART_TX/U0_Serializer/U26 A2 )
   ( U0_UART_TX/U0_Serializer/U25 A2 )
   ( U0_UART_TX/U0_Serializer/U24 A2 )
   ( U0_UART_TX/U0_Serializer/U23 A2 )
   ( U0_UART_TX/U0_Serializer/U22 A2 )
   ( U0_UART_TX/U0_Serializer/U21 A2 )
   ( U0_UART_TX/U0_Serializer/U20 A4 )
   ( U0_UART_TX/U0_Serializer/U19 A2 )
   + ROUTED M3 ( 33272 10168 ) ( 35856 * ) VIA23SQ_C W
   NEW M1 ( 35856 10624 ) VIA12SQ_C
   NEW M2 ( 35856 10168 ) ( * 10624 )
   NEW M2 ( 29624 9256 ) VIA23SQ_C W
   NEW M1 ( 29624 9408 ) VIA12SQ_C
   NEW M1 ( 25443 10624 ) ( 25672 * ) VIA12SQ_C ( * 10776 )
   NEW M2 ( 25368 10776 ) ( 25672 * )
   NEW M3 ( 25368 9256 ) ( 29624 * )
   NEW M2 ( 25368 9256 ) VIA23SQ_C W
   NEW M1 ( 31904 10624 ) VIA12SQ_C
   NEW M2 ( 31904 10168 ) ( * 10624 )
   NEW M2 ( 31752 10168 ) ( 31904 * )
   NEW M1 ( 33272 10624 ) VIA12SQ_C
   NEW M2 ( 33272 10168 ) ( * 10624 )
   NEW M2 ( 33272 10168 ) VIA23SQ_C W
   NEW M3 ( 23848 7128 ) ( 25368 * ) VIA23SQ_C W ( * 9256 )
   NEW M2 ( 25368 9256 ) ( * 10776 )
   NEW M3 ( 29624 9256 ) ( 31752 * ) VIA23SQ_C W ( * 10168 )
   NEW M1 ( 23240 6064 ) VIA12SQ_C ( * 6824 ) VIA23SQ_C W ( 23848 * )
   NEW M3 ( 23848 6824 ) ( * 7128 )
   NEW M3 ( 31752 10168 ) ( 33272 * )
   NEW M2 ( 31752 10168 ) VIA23SQ_C W
   NEW M2 ( 23848 7128 ) VIA23SQ_C W
   NEW M1 ( 23848 7280 ) VIA12SQ_C
   NEW M1 ( 24152 10624 ) VIA12SQ_C
   NEW M2 ( 24152 10776 ) VIA23SQ_C W ( 25368 * ) VIA23SQ_C W
   NEW M2 ( 35704 10168 ) ( 35856 * )
   NEW M2 ( 35704 8192 ) ( * 10168 )
   NEW M1 ( 35704 8192 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n17
   ( U0_UART_TX/U0_Serializer/U16 Y )
   ( U0_UART_TX/U0_Serializer/U29 A2 )
   + ROUTED M1 ( 41480 7280 ) VIA12SQ_C
   NEW M2 ( 41480 7432 ) VIA23SQ_C W
   NEW M3 ( 39960 7432 ) ( 41480 * )
   NEW M2 ( 39960 7432 ) VIA23SQ_C W
   NEW M1 ( 39960 7432 ) VIA12SQ_C W
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/dftopt10_gOb18
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_7_ QN )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_6_ SI )
   + ROUTED M1 ( 15944 6493 ) VIA12SQ_C ( * 9256 ) VIA23SQ_C W ( 20656 * ) VIA23SQ_C W
   NEW M2 ( 20656 8623 ) ( * 9256 )
   NEW M1 ( 20656 8623 ) VIA12BAR_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n34
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_6_ QN )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_5_ SI )
   + ROUTED M1 ( 16552 9837 ) VIA12SQ_C ( * 10472 ) VIA23SQ_C W ( 20656 * ) VIA23SQ_C W ( * 11384 )
   NEW M1 ( 20716 11384 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/n36
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_4_ QN )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_2_ SI )
   + ROUTED M1 ( 31540 11992 ) VIA12SQ_C_1_2
   NEW M2 ( 31600 11992 ) VIA23SQ_C W
   NEW M3 ( 30232 11992 ) ( 31600 * )
   NEW M2 ( 30232 11992 ) VIA23SQ_C W
   NEW M1 ( 30232 12144 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/dftopt4_gOb7
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_3_ QN )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_7_ SI )
   + ROUTED M1 ( 20080 5304 ) ( 20504 * ) VIA12SQ_C ( * 7128 ) VIA23SQ_C W ( 23544 * )
   NEW M3 ( 23544 7128 ) ( * 7432 )
   NEW M3 ( 23544 7432 ) ( 29903 * ) VIA23SQ_C W ( * 7888 ) VIA12SQ_C W
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/dftopt6_gOb9
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_2_ QN )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_1_ SI )
   + ROUTED M1 ( 35492 5304 ) VIA12SQ_C_1_2
   NEW M2 ( 35552 5304 ) ( * 11840 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/DATA_V[7]
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_7_ Q )
   ( U0_UART_TX/U0_Serializer/U21 A3 )
   ( U0_UART_TX/U0_Serializer/U20 A1 )
   + ROUTED M1 ( 23544 5912 ) VIA12SQ_C
   NEW M1 ( 23544 6824 ) VIA12SQ_C
   NEW M2 ( 23544 5912 ) ( * 6824 )
   NEW M1 ( 16096 5608 ) VIA12SQ_C ( * 5912 ) VIA23SQ_C W ( 23544 * ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/DATA_V[6]
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_6_ Q )
   ( U0_UART_TX/U0_Serializer/U22 A3 )
   ( U0_UART_TX/U0_Serializer/U21 A5 )
   + ROUTED M1 ( 23848 10168 ) VIA12SQ_C
   NEW M2 ( 23848 7736 ) ( * 10168 )
   NEW M2 ( 23848 7736 ) VIA23SQ_C W
   NEW M3 ( 23240 7736 ) ( 23848 * )
   NEW M1 ( 23240 7432 ) VIA12SQ_C W ( * 7736 ) VIA23SQ_C W
   NEW M3 ( 21720 7736 ) ( 23240 * )
   NEW M2 ( 21720 7736 ) VIA23SQ_C W
   NEW M1 ( 21720 7888 ) VIA12SQ_C
   NEW M1 ( 16704 7888 ) ( 21720 * )
   NEW M1 ( 16704 7888 ) VIA12SQ_C ( * 8952 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/DATA_V[5]
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_5_ Q )
   ( U0_UART_TX/U0_Serializer/U23 A3 )
   ( U0_UART_TX/U0_Serializer/U22 A5 )
   + ROUTED M1 ( 25824 10168 ) VIA12SQ_C ( * 11080 ) VIA23SQ_C W
   NEW M3 ( 23544 11080 ) ( 25824 * )
   NEW M1 ( 23544 10776 ) VIA12SQ_C W ( * 11080 ) VIA23SQ_C W
   NEW M1 ( 16704 11080 ) VIA12SQ_C VIA23SQ_C W ( 23544 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/DATA_V[4]
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_4_ Q )
   ( U0_UART_TX/U0_Serializer/U24 A3 )
   ( U0_UART_TX/U0_Serializer/U23 A5 )
   + ROUTED M1 ( 30080 12296 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 29624 12296 ) ( 30080 * )
   NEW M1 ( 29472 9864 ) VIA12SQ_C ( * 12296 )
   NEW M2 ( 29472 12296 ) ( 29624 * ) VIA23SQ_C W
   NEW M3 ( 25976 12296 ) ( 29624 * )
   NEW M2 ( 25976 12296 ) VIA23SQ_C W
   NEW M2 ( 25976 10776 ) ( * 12296 )
   NEW M1 ( 25976 10776 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/DATA_V[3]
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_3_ Q )
   ( U0_UART_TX/U0_Serializer/U25 A3 )
   ( U0_UART_TX/U0_Serializer/U24 A5 )
   + ROUTED M1 ( 29016 9256 ) VIA12SQ_C
   NEW M2 ( 29016 8192 ) ( * 9256 )
   NEW M2 ( 29016 8192 ) ( 30384 * ) VIA12SQ_C W
   NEW M1 ( 29076 9218 ) ( 29191 * )
   NEW M1 ( 29076 9261 ) ( 29191 * )
   NEW M2 ( 30384 8192 ) ( 31448 * )
   NEW M2 ( 31448 8192 ) ( * 10168 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/DATA_V[2]
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_2_ Q )
   ( U0_UART_TX/U0_Serializer/U26 A3 )
   ( U0_UART_TX/U0_Serializer/U25 A5 )
   + ROUTED M1 ( 35552 12296 ) VIA12SQ_C ( * 12904 ) VIA23SQ_C W
   NEW M3 ( 33576 12904 ) ( 35552 * )
   NEW M2 ( 33576 12904 ) VIA23SQ_C W
   NEW M2 ( 33576 11080 ) ( * 12904 )
   NEW M1 ( 31298 10776 ) VIA12SQ_C ( * 11080 ) VIA23SQ_C W ( 33576 * ) VIA23SQ_C W
   NEW M1 ( 33576 10168 ) VIA12SQ_C ( * 11080 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/DATA_V[1]
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_1_ Q )
   ( U0_UART_TX/U0_Serializer/U26 A6 )
   ( U0_UART_TX/U0_Serializer/U19 A3 )
   + ROUTED M1 ( 36160 10168 ) VIA12SQ_C
   NEW M2 ( 36008 10168 ) ( 36160 * )
   NEW M2 ( 36008 9864 ) ( * 10168 )
   NEW M2 ( 35856 9864 ) ( 36008 * )
   NEW M1 ( 34032 10320 ) VIA12SQ_C W
   NEW M2 ( 34032 9864 ) ( * 10320 )
   NEW M1 ( 34032 9864 ) VIA12SQ_C
   NEW M1 ( 34032 9864 ) ( 35856 * ) VIA12SQ_C
   NEW M1 ( 39200 6368 ) VIA12SQ_C
   NEW M2 ( 39200 6520 ) VIA23SQ_C W
   NEW M3 ( 35856 6520 ) ( 39200 * )
   NEW M2 ( 35856 6520 ) VIA23SQ_C W
   NEW M2 ( 35856 6520 ) ( * 9864 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/ser_count[2]
   ( U0_UART_TX/U0_Serializer/ser_count_reg_2_ Q )
   ( U0_UART_TX/U0_Serializer/U30 A1 )
   ( U0_UART_TX/U0_Serializer/U18 A3 )
   + ROUTED M1 ( 48016 17768 ) VIA12SQ_C
   NEW M1 ( 49384 17464 ) ( 49658 * )
   NEW M1 ( 49384 17464 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 48016 17464 ) ( 49384 * )
   NEW M2 ( 48016 17464 ) VIA23SQ_C W
   NEW M2 ( 48016 17464 ) ( * 17768 )
   NEW M2 ( 48016 17768 ) ( * 18376 )
   NEW M2 ( 48016 18376 ) ( 48168 * )
   NEW M2 ( 48168 18376 ) ( * 19136 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/ser_count[1]
   ( U0_UART_TX/U0_Serializer/ser_count_reg_1_ Q )
   ( U0_UART_TX/U0_Serializer/U31 A2 )
   ( U0_UART_TX/U0_Serializer/U18 A1 )
   + ROUTED M1 ( 49080 25672 ) VIA12SQ_C
   NEW M2 ( 49080 21112 ) ( * 25672 )
   NEW M2 ( 49080 21112 ) VIA23SQ_C W ( 49840 * )
   NEW M3 ( 49840 20808 ) ( * 21112 )
   NEW M1 ( 49992 17464 ) VIA12SQ_C
   NEW M2 ( 49840 17464 ) ( 49992 * )
   NEW M2 ( 49840 17464 ) ( * 20808 ) VIA23SQ_C W
   NEW M1 ( 50144 20808 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 49840 20808 ) ( 50144 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_Serializer/ser_count[0]
   ( U0_UART_TX/U0_Serializer/ser_count_reg_0_ Q )
   ( U0_UART_TX/U0_Serializer/U17 A2 )
   ( U0_UART_TX/U0_Serializer/U31 A3 )
   ( U0_UART_TX/U0_Serializer/U18 A2 )
   + ROUTED M1 ( 42696 21112 ) VIA12SQ_C ( * 22024 ) VIA23SQ_C W ( 50296 * ) VIA23SQ_C W
   NEW M1 ( 50296 24152 ) VIA12SQ_C
   NEW M2 ( 50296 22024 ) ( * 24152 )
   NEW M1 ( 50296 21112 ) VIA12SQ_C ( * 22024 )
   NEW M1 ( 49992 17768 ) VIA12SQ_C VIA23SQ_C W ( 50296 * ) VIA23SQ_C W ( * 21112 )
   + USE SIGNAL ;
 - optlc_net_426
   ( optlc_1019 Y )
   ( U0_UART_TX/U0_mux/U8 A1 )
   + ROUTED M1 ( 40872 20808 ) ( * 20960 )
   NEW M1 ( 40264 20960 ) ( 40872 * )
   + USE SIGNAL ;
 - HFSNET_2
   ( HFSBUF_223_4 Y )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ RSTB )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ RSTB )
   ( U0_UART_TX/U0_fsm/busy_reg RSTB )
   ( U0_UART_TX/U0_fsm/current_state_reg_2_ RSTB )
   ( U0_UART_TX/U0_fsm/current_state_reg_1_ RSTB )
   ( U0_UART_TX/U0_fsm/current_state_reg_0_ RSTB )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_2_ RSTB )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_1_ RSTB )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_0_ RSTB )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_0_ RSTB )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_1_ RSTB )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_2_ RSTB )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_3_ RSTB )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_4_ RSTB )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_5_ RSTB )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_6_ RSTB )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_7_ RSTB )
   ( U0_UART_TX/U0_mux/OUT_reg RSTB )
   ( U0_UART_TX/U0_parity_calc/parity_reg RSTB )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ RSTB )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ RSTB )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ RSTB )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ RSTB )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ RSTB )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ RSTB )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ RSTB )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ RSTB )
   + ROUTED M1 ( 48320 6520 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 43760 6520 ) ( 48320 * )
   NEW M2 ( 32968 11688 ) ( * 13208 ) VIA23SQ_C W
   NEW M1 ( 43608 13512 ) VIA12SQ_C
   NEW M1 ( 42240 6520 ) VIA12SQ_C
   NEW M1 ( 18224 6520 ) VIA12SQ_C VIA23SQ_C W ( 18832 * )
   NEW M1 ( 18832 9864 ) VIA12SQ_C
   NEW M1 ( 18832 10168 ) VIA12SQ_C
   NEW M2 ( 18832 9864 ) ( * 10168 )
   NEW M1 ( 32208 6824 ) VIA12SQ_C ( * 7128 ) VIA23SQ_C W
   NEW M1 ( 33424 13208 ) VIA12SQ_C VIA23SQ_C W
   NEW M2 ( 43608 15944 ) VIA23SQ_C W
   NEW M3 ( 38440 15944 ) ( 43608 * )
   NEW M2 ( 38440 15944 ) VIA23SQ_C W
   NEW M1 ( 38592 13208 ) VIA12SQ_C
   NEW M2 ( 38440 13208 ) ( 38592 * )
   NEW M2 ( 44368 16856 ) ( * 20200 )
   NEW M2 ( 44368 16856 ) VIA23SQ_C W
   NEW M1 ( 32512 19896 ) VIA12SQ_C
   NEW M2 ( 32360 19896 ) ( 32512 * )
   NEW M2 ( 32360 16552 ) ( * 19896 )
   NEW M2 ( 43608 9560 ) ( * 13512 )
   NEW M2 ( 43608 9560 ) ( 43760 * )
   NEW M1 ( 44064 23544 ) VIA12SQ_C
   NEW M2 ( 27496 16552 ) VIA23SQ_C W
   NEW M3 ( 26736 16552 ) ( 27496 * )
   NEW M1 ( 27040 19896 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 26736 19896 ) ( 27040 * )
   NEW M1 ( 22024 16552 ) VIA12SQ_C
   NEW M2 ( 27800 13208 ) ( * 14576 )
   NEW M2 ( 27496 14576 ) ( 27800 * )
   NEW M2 ( 27496 14576 ) ( * 16552 )
   NEW M1 ( 33880 23240 ) VIA12SQ_C
   NEW M1 ( 38440 16552 ) VIA12SQ_C
   NEW M2 ( 38440 15944 ) ( * 16552 )
   NEW M1 ( 32360 16552 ) VIA12SQ_C
   NEW M1 ( 38744 23240 ) VIA12SQ_C
   NEW M2 ( 38744 22936 ) ( * 23240 )
   NEW M2 ( 38744 22936 ) VIA23SQ_C W
   NEW M1 ( 29320 6064 ) VIA12SQ_C
   NEW M1 ( 33728 26584 ) VIA12SQ_C
   NEW M2 ( 33728 23240 ) ( * 26584 )
   NEW M2 ( 33728 23240 ) ( 33880 * )
   NEW M1 ( 46952 26584 ) VIA12SQ_C ( 47104 * )
   NEW M2 ( 47104 23544 ) ( * 26584 )
   NEW M2 ( 47104 23544 ) VIA23SQ_C W
   NEW M3 ( 44064 23544 ) ( 47104 * )
   NEW M2 ( 44064 23544 ) VIA23SQ_C W
   NEW M2 ( 43760 6520 ) ( * 9560 )
   NEW M2 ( 43760 6520 ) VIA23SQ_C W
   NEW M2 ( 42240 6520 ) VIA23SQ_C W ( 43760 * )
   NEW M2 ( 18832 6520 ) ( * 9864 )
   NEW M2 ( 18832 6520 ) VIA23SQ_C W
   NEW M3 ( 32208 7128 ) ( 32968 * ) VIA23SQ_C W ( * 11688 )
   NEW M3 ( 29320 7128 ) ( 32208 * )
   NEW M2 ( 29320 7128 ) VIA23SQ_C W
   NEW M2 ( 29320 6216 ) ( * 7128 )
   NEW M3 ( 33424 13208 ) ( 38440 * ) VIA23SQ_C W
   NEW M3 ( 32968 13208 ) ( 33424 * )
   NEW M2 ( 44064 22936 ) ( 44216 * )
   NEW M2 ( 44216 20200 ) ( * 22936 )
   NEW M2 ( 44216 20200 ) ( 44368 * )
   NEW M2 ( 26736 19896 ) VIA23SQ_C W
   NEW M2 ( 26736 16552 ) ( * 19896 )
   NEW M2 ( 26736 16552 ) VIA23SQ_C W
   NEW M3 ( 33880 22936 ) ( 38744 * )
   NEW M3 ( 33880 22936 ) ( * 23240 ) VIA23SQ_C W
   NEW M2 ( 43608 15944 ) ( * 16856 ) VIA23SQ_C W ( 44368 * )
   NEW M2 ( 43608 13512 ) ( * 15944 )
   NEW M2 ( 38440 13208 ) ( * 15944 )
   NEW M2 ( 32360 13208 ) ( * 16552 )
   NEW M2 ( 32360 13208 ) VIA23SQ_C W ( 32968 * )
   NEW M1 ( 45888 16856 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 44368 16856 ) ( 45888 * )
   NEW M1 ( 37376 6520 ) VIA12SQ_C
   NEW M2 ( 37376 5912 ) ( * 6520 )
   NEW M2 ( 37376 5912 ) VIA23SQ_C W ( 42240 * ) VIA23SQ_C W ( * 6520 )
   NEW M3 ( 38744 22936 ) ( 44064 * ) VIA23SQ_C W
   NEW M1 ( 27952 13208 ) VIA12SQ_C
   NEW M2 ( 27800 13208 ) ( 27952 * )
   NEW M2 ( 44368 20200 ) ( 44824 * ) VIA12SQ_C
   NEW M2 ( 44064 22936 ) ( * 23544 )
   NEW M2 ( 32968 11688 ) VIA23SQ_C W
   NEW M3 ( 27800 11688 ) ( 32968 * )
   NEW M2 ( 27800 11688 ) VIA23SQ_C W
   NEW M2 ( 27800 11688 ) ( * 13208 )
   NEW M2 ( 43760 9560 ) ( 44064 * )
   NEW M2 ( 44064 9560 ) ( * 9864 ) VIA12SQ_C
   NEW M1 ( 25064 23544 ) VIA12SQ_C ( 25368 * )
   NEW M2 ( 25368 19896 ) ( * 23544 )
   NEW M2 ( 25368 19896 ) VIA23SQ_C W ( 26736 * )
   NEW M2 ( 29320 6216 ) VIA23SQ_C W
   NEW M3 ( 18832 6216 ) ( 29320 * )
   NEW M3 ( 18832 6216 ) ( * 6520 )
   NEW M1 ( 27496 16552 ) VIA12SQ_C
   NEW M2 ( 21264 16552 ) ( 22024 * )
   NEW M2 ( 21264 13512 ) ( * 16552 )
   NEW M1 ( 21264 13512 ) VIA12SQ_C
   NEW M3 ( 25520 16552 ) ( 26736 * )
   NEW M3 ( 25520 16248 ) ( * 16552 )
   NEW M3 ( 22024 16248 ) ( 25520 * )
   NEW M2 ( 22024 16248 ) VIA23SQ_C W
   NEW M2 ( 22024 16248 ) ( * 16552 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_mux/mux_out
   ( U0_UART_TX/U0_mux/U6 Y )
   ( U0_UART_TX/U0_mux/OUT_reg D )
   + ROUTED M1 ( 42010 24152 ) ( 42240 * ) VIA12SQ_C
   NEW M2 ( 42240 19744 ) ( * 24152 )
   NEW M1 ( 42240 19744 ) VIA12SQ_C
   NEW M1 ( 42240 19744 ) ( 42392 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_mux/n4
   ( U0_UART_TX/U0_mux/U8 Y )
   ( U0_UART_TX/U0_mux/U6 A2 )
   + ROUTED M1 ( 43081 18984 ) VIA12SQ_C W VIA23SQ_C W
   NEW M3 ( 41784 18984 ) ( 43081 * )
   NEW M2 ( 41784 18984 ) VIA23SQ_C W
   NEW M2 ( 41784 18984 ) ( * 20352 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_mux/n5
   ( U0_UART_TX/U0_mux/U7 Y )
   ( U0_UART_TX/U0_mux/U6 A3 )
   + ROUTED M1 ( 42848 19896 ) VIA12SQ_C
   NEW M2 ( 42848 16400 ) ( * 19896 )
   NEW M1 ( 42848 16400 ) VIA12SQ_C
   NEW M1 ( 42392 16400 ) ( 42848 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_mux/n2
   ( U0_UART_TX/U0_mux/U5 Y )
   ( U0_UART_TX/U0_mux/U6 A4 )
   + ROUTED M1 ( 43152 19440 ) VIA12SQ_C ( * 19896 ) VIA12SQ_C ( 45280 * )
   NEW M1 ( 45280 19448 ) ( * 19896 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_mux/n3
   ( U0_UART_TX/U0_mux/U4 Y )
   ( U0_UART_TX/U0_mux/U8 A4 )
   ( U0_UART_TX/U0_mux/U7 A4 )
   + ROUTED M2 ( 41176 17312 ) ( 41632 * )
   NEW M2 ( 41632 16096 ) ( * 17312 )
   NEW M1 ( 41632 16096 ) VIA12SQ_C
   NEW M1 ( 41176 17312 ) VIA12SQ_C
   NEW M1 ( 41176 20656 ) VIA12SQ_C
   NEW M2 ( 41176 17312 ) ( * 20656 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/dftopt8_gOb12
   ( U0_UART_TX/U0_parity_calc/parity_reg QN )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ SI )
   + ROUTED M1 ( 34488 18680 ) VIA12SQ_C ( * 19896 ) VIA23SQ_C W ( 36464 * ) VIA23SQ_C W ( * 21872 ) VIA12SQ_C ( 36616 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n2
   ( U0_UART_TX/U0_parity_calc/U3 Y )
   ( U0_UART_TX/U0_parity_calc/U2 A4 )
   + ROUTED M1 ( 39048 24000 ) VIA12SQ_C ( * 25368 ) VIA23SQ_C W
   NEW M3 ( 37680 25368 ) ( 39048 * )
   NEW M2 ( 37680 25368 ) VIA23SQ_C W
   NEW M1 ( 37680 25368 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n3
   ( U0_UART_TX/U0_parity_calc/U6 Y )
   ( U0_UART_TX/U0_parity_calc/U3 A2 )
   + ROUTED M1 ( 40264 25890 ) VIA12SQ_C
   NEW M2 ( 40264 25064 ) ( * 25890 )
   NEW M2 ( 40264 25064 ) VIA23SQ_C W
   NEW M3 ( 38288 25064 ) ( 40264 * )
   NEW M2 ( 38288 25064 ) VIA23SQ_C W
   NEW M2 ( 38288 21568 ) ( * 25064 )
   NEW M1 ( 38288 21568 ) VIA12SQ_C
   NEW M1 ( 38136 21568 ) ( 38288 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n4
   ( U0_UART_TX/U0_parity_calc/U4 Y )
   ( U0_UART_TX/U0_parity_calc/U3 A3 )
   + ROUTED M1 ( 38136 26128 ) VIA12SQ_C
   NEW M2 ( 38136 26280 ) VIA23SQ_C W
   NEW M3 ( 27192 26280 ) ( 38136 * )
   NEW M3 ( 27192 26280 ) VIA34SQ_C
   NEW M4 ( 27192 20504 ) ( * 26280 )
   NEW M3 ( 27192 20504 ) VIA34SQ_C
   NEW M3 ( 25824 20504 ) ( 27192 * )
   NEW M2 ( 25824 20504 ) VIA23SQ_C W
   NEW M1 ( 25824 20504 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n5
   ( U0_UART_TX/U0_parity_calc/U8 Y )
   ( U0_UART_TX/U0_parity_calc/U4 A3 )
   + ROUTED M1 ( 26280 20656 ) VIA12SQ_C
   NEW M2 ( 26128 20656 ) ( 26280 * )
   NEW M2 ( 26128 17464 ) ( * 20656 )
   NEW M1 ( 26128 17464 ) VIA12SQ_C
   NEW M1 ( 23878 17464 ) ( 26128 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n8
   ( U0_UART_TX/U0_parity_calc/U10 Y )
   ( U0_UART_TX/U0_parity_calc/U5 A )
   ( U0_UART_TX/U0_parity_calc/U23 A1 )
   ( U0_UART_TX/U0_parity_calc/U21 A1 )
   ( U0_UART_TX/U0_parity_calc/U19 A1 )
   ( U0_UART_TX/U0_parity_calc/U17 A1 )
   ( U0_UART_TX/U0_parity_calc/U15 A1 )
   ( U0_UART_TX/U0_parity_calc/U13 A1 )
   ( U0_UART_TX/U0_parity_calc/U11 A1 )
   ( U0_UART_TX/U0_parity_calc/U9 A1 )
   + ROUTED M1 ( 32512 14120 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 36616 14120 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 30536 20808 ) ( 30962 * )
   NEW M1 ( 30536 20808 ) VIA12SQ_C
   NEW M2 ( 30536 20200 ) ( * 20808 )
   NEW M2 ( 30536 20200 ) VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 30536 18072 ) ( * 20200 )
   NEW M2 ( 27344 14120 ) ( 27496 * )
   NEW M2 ( 27344 14120 ) ( * 17464 ) VIA12SQ_C
   NEW M4 ( 30536 17768 ) ( * 18072 )
   NEW M4 ( 30536 17768 ) ( 31144 * )
   NEW M4 ( 31144 14120 ) ( * 17768 )
   NEW M3 ( 31144 14120 ) VIA34SQ_C
   NEW M1 ( 24608 12600 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 23848 12600 ) ( 24608 * )
   NEW M2 ( 27496 14120 ) VIA23SQ_C W
   NEW M1 ( 30262 14120 ) ( 30688 * ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 27496 14120 ) ( 30688 * )
   NEW M1 ( 27496 14120 ) ( 27725 * )
   NEW M1 ( 27496 14120 ) VIA12SQ_C
   NEW M3 ( 32512 14120 ) ( 36616 * )
   NEW M3 ( 31144 14120 ) ( 32512 * )
   NEW M3 ( 30536 18072 ) VIA34SQ_C
   NEW M2 ( 30536 18072 ) VIA23SQ_C W
   NEW M2 ( 30536 17464 ) ( * 18072 )
   NEW M1 ( 30536 17464 ) VIA12SQ_C
   NEW M1 ( 30232 17464 ) ( 30536 * )
   NEW M1 ( 22784 12600 ) VIA12SQ_C VIA23SQ_C W ( 23848 * )
   NEW M3 ( 30688 14120 ) ( 31144 * )
   NEW M3 ( 23848 14120 ) ( 27496 * )
   NEW M2 ( 23848 14120 ) VIA23SQ_C W
   NEW M2 ( 23848 12600 ) ( * 14120 )
   NEW M2 ( 23848 12600 ) VIA23SQ_C W
   NEW M1 ( 38896 11384 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 37224 11384 ) ( 38896 * )
   NEW M3 ( 37224 11384 ) VIA34SQ_C ( * 14120 ) VIA34SQ_C
   NEW M3 ( 36616 14120 ) ( 37224 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n18
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ QN )
   ( U0_UART_TX/U0_parity_calc/U7 A2 )
   + ROUTED M1 ( 30232 15488 ) VIA12SQ_C ( * 16248 ) VIA23SQ_C W ( 36312 * ) VIA23SQ_C W ( * 17464 ) VIA23SQ_C W ( 38440 * ) VIA23SQ_C W VIA12SQ_C
   NEW M1 ( 30118 15458 ) ( 30232 * )
   NEW M1 ( 30118 15493 ) ( 30232 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n20
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ QN )
   ( U0_UART_TX/U0_parity_calc/U6 A1 )
   + ROUTED M1 ( 36008 21568 ) VIA12SQ_C ( * 21872 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n22
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ QN )
   ( U0_UART_TX/U0_parity_calc/U8 A1 )
   + ROUTED M1 ( 23392 14880 ) VIA12SQ_C
   NEW M2 ( 22328 14880 ) ( 23392 * )
   NEW M2 ( 22328 14880 ) ( * 17312 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n23
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ QN )
   ( U0_UART_TX/U0_parity_calc/U8 A2 )
   + ROUTED M1 ( 24304 16525 ) VIA12SQ_C ( * 17464 ) VIA23SQ_C W
   NEW M3 ( 22024 17464 ) ( 24304 * )
   NEW M2 ( 22024 17464 ) VIA23SQ_C W
   NEW M1 ( 22024 17464 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n24
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ QN )
   ( U0_UART_TX/U0_parity_calc/U4 A1 )
   + ROUTED M1 ( 29320 19869 ) VIA12SQ_C ( * 21416 ) VIA23SQ_C W
   NEW M3 ( 28256 21416 ) ( 29320 * )
   NEW M2 ( 28256 21416 ) VIA23SQ_C W
   NEW M1 ( 28256 21568 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n25
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ QN )
   ( U0_UART_TX/U0_parity_calc/U4 A2 )
   + ROUTED M1 ( 28408 20808 ) VIA12SQ_C
   NEW M2 ( 28408 17768 ) ( * 20808 )
   NEW M2 ( 28408 17768 ) ( 29624 * )
   NEW M2 ( 29624 16552 ) ( * 17768 )
   NEW M1 ( 29624 16552 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n27
   ( U0_UART_TX/U0_parity_calc/U2 Y )
   ( U0_UART_TX/U0_parity_calc/parity_reg D )
   + ROUTED M1 ( 39656 23848 ) ( 40568 * ) VIA12SQ_C
   NEW M2 ( 40568 22632 ) ( * 23848 )
   NEW M1 ( 40568 22632 ) VIA12SQ_C
   NEW M1 ( 40568 22632 ) ( 40773 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n29
   ( U0_UART_TX/U0_parity_calc/U9 Y )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ D )
   + ROUTED M1 ( 33424 14880 ) ( 34488 * ) VIA12SQ_C ( * 15944 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n31
   ( U0_UART_TX/U0_parity_calc/U11 Y )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ D )
   + ROUTED M1 ( 36312 15944 ) VIA12SQ_C
   NEW M2 ( 36312 14880 ) ( * 15944 )
   NEW M2 ( 35704 14880 ) ( 36312 * )
   NEW M1 ( 35704 14880 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n33
   ( U0_UART_TX/U0_parity_calc/U13 Y )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ D )
   + ROUTED M1 ( 31752 22632 ) VIA12SQ_C
   NEW M2 ( 31752 21568 ) ( * 22632 )
   NEW M2 ( 31752 21568 ) ( 31904 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n35
   ( U0_UART_TX/U0_parity_calc/U15 Y )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ D )
   + ROUTED M1 ( 34640 19288 ) VIA12SQ_C ( * 19592 ) VIA23SQ_C W
   NEW M3 ( 29776 19592 ) ( 34640 * )
   NEW M2 ( 29776 19592 ) VIA23SQ_C W
   NEW M2 ( 29776 18224 ) ( * 19592 )
   NEW M2 ( 29320 18224 ) ( 29776 * )
   NEW M1 ( 29320 18224 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n37
   ( U0_UART_TX/U0_parity_calc/U17 Y )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ D )
   + ROUTED M1 ( 19136 14120 ) VIA12SQ_C
   NEW M2 ( 19136 12144 ) ( * 14120 )
   NEW M1 ( 19136 12144 ) VIA12SQ_C
   NEW M1 ( 19136 12144 ) ( 21690 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n39
   ( U0_UART_TX/U0_parity_calc/U19 Y )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ D )
   + ROUTED M1 ( 19896 15944 ) VIA12SQ_C
   NEW M2 ( 19744 15944 ) ( 19896 * )
   NEW M2 ( 19744 12296 ) ( * 15944 )
   NEW M2 ( 19744 12296 ) VIA23SQ_C W ( 23696 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n41
   ( U0_UART_TX/U0_parity_calc/U21 Y )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ D )
   + ROUTED M1 ( 24912 19288 ) VIA12SQ_C
   NEW M2 ( 24760 19288 ) ( 24912 * )
   NEW M2 ( 24760 16856 ) ( * 19288 )
   NEW M2 ( 24760 16856 ) VIA23SQ_C W ( 26432 * ) VIA23SQ_C W
   NEW M1 ( 26432 17008 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n43
   ( U0_UART_TX/U0_parity_calc/U23 Y )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ D )
   + ROUTED M1 ( 25368 14880 ) ( 26888 * )
   NEW M1 ( 25368 14880 ) VIA12SQ_C ( * 15944 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/dftopt2_gOb13
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ Q )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ SI )
   ( U0_UART_TX/U0_parity_calc/U13 A2 )
   + ROUTED M1 ( 35704 21872 ) VIA12SQ_C W ( 35856 * )
   NEW M2 ( 35856 21416 ) ( * 21872 )
   NEW M2 ( 35856 21416 ) VIA23SQ_C W
   NEW M3 ( 34184 21416 ) ( 35856 * )
   NEW M3 ( 34184 21112 ) ( * 21416 )
   NEW M1 ( 31215 21112 ) VIA12SQ_C W VIA23SQ_C W ( 34184 * )
   NEW M1 ( 34244 15336 ) VIA12SQ_C_1_2
   NEW M2 ( 34184 15336 ) ( * 19896 )
   NEW M2 ( 34184 19896 ) ( 34336 * )
   NEW M2 ( 34336 19896 ) ( * 21112 ) VIA23SQ_C W
   NEW M3 ( 34184 21112 ) ( 34336 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/dftopt9_gOb17
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ Q )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ SI )
   ( U0_UART_TX/U0_parity_calc/U19 A2 )
   + ROUTED M1 ( 24152 15640 ) VIA12SQ_C ( * 19592 )
   NEW M2 ( 24152 19592 ) ( 25064 * )
   NEW M2 ( 25064 18832 ) ( * 19592 )
   NEW M1 ( 25064 18832 ) VIA12SQ_C
   NEW M1 ( 25062 18827 ) ( 25216 * )
   NEW M1 ( 25062 18832 ) ( 25216 * )
   NEW M2 ( 24152 15640 ) ( 24304 * )
   NEW M2 ( 24304 12600 ) ( * 15640 )
   NEW M2 ( 24304 12600 ) ( 24456 * )
   NEW M2 ( 24456 12296 ) ( * 12600 )
   NEW M1 ( 24456 12296 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n7
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_0_ Q )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ SI )
   ( U0_UART_TX/U0_parity_calc/U9 A2 )
   + ROUTED M1 ( 30384 14424 ) ( 32664 * )
   NEW M1 ( 30384 14424 ) VIA12SQ_C ( * 15336 )
   NEW M1 ( 25612 15336 ) VIA12SQ_C_1_2
   NEW M2 ( 25672 15336 ) ( * 16248 ) VIA23SQ_C W ( 30080 * ) VIA23SQ_C
   NEW M2 ( 30080 15336 ) ( * 16248 )
   NEW M2 ( 30080 15336 ) ( 30384 * )
   NEW M1 ( 30384 15792 ) VIA12SQ_C
   NEW M2 ( 30384 15336 ) ( * 15792 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/dftopt3_gOb8
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ Q )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_5_ SI )
   ( U0_UART_TX/U0_parity_calc/U17 A2 )
   + ROUTED M1 ( 20352 15336 ) VIA12SQ_C
   NEW M2 ( 20352 14120 ) ( * 15336 )
   NEW M2 ( 20352 14120 ) VIA23SQ_C W ( 22632 * )
   NEW M1 ( 22632 12296 ) VIA12SQ_C ( * 14120 ) VIA23SQ_C W
   NEW M1 ( 23392 14424 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 22632 14424 ) ( 23392 * )
   NEW M3 ( 22632 14120 ) ( * 14424 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n10
   ( U0_UART_TX/U0_parity_calc/U7 Y )
   ( U0_UART_TX/U0_parity_calc/U6 A3 )
   + ROUTED M1 ( 37376 20656 ) ( 37523 * )
   NEW M1 ( 37376 20656 ) VIA12SQ_C
   NEW M2 ( 37376 18224 ) ( * 20656 )
   NEW M2 ( 36920 18224 ) ( 37376 * )
   NEW M1 ( 36920 18224 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n13
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ Q )
   ( U0_UART_TX/U0_parity_calc/U6 A2 )
   ( U0_UART_TX/U0_parity_calc/U15 A2 )
   + ROUTED M1 ( 30384 18984 ) VIA12SQ_C
   NEW M1 ( 35552 20808 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 34488 20808 ) ( 35552 * )
   NEW M3 ( 34488 20504 ) ( * 20808 )
   NEW M3 ( 32360 20504 ) ( 34488 * )
   NEW M3 ( 32360 20504 ) ( * 20808 )
   NEW M3 ( 30384 20808 ) ( 32360 * )
   NEW M2 ( 30384 20808 ) VIA23SQ_C W
   NEW M2 ( 30384 18984 ) ( * 20808 )
   NEW M1 ( 30110 17768 ) ( 30384 * ) VIA12SQ_C ( * 18984 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n14
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ Q )
   ( U0_UART_TX/U0_parity_calc/U7 A1 )
   ( U0_UART_TX/U0_parity_calc/U11 A2 )
   + ROUTED M1 ( 40568 15640 ) VIA12SQ_C ( * 16248 ) VIA23SQ_C W
   NEW M3 ( 38136 16248 ) ( 40568 * )
   NEW M2 ( 38136 16248 ) VIA23SQ_C W
   NEW M1 ( 36464 14424 ) VIA12SQ_C VIA23SQ_C W ( 38136 * ) VIA23SQ_C W ( * 16248 )
   NEW M1 ( 38136 17312 ) VIA12SQ_C
   NEW M2 ( 38136 16248 ) ( * 17312 )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n15
   ( U0_UART_TX/U0_parity_calc/U5 Y )
   ( U0_UART_TX/U0_parity_calc/U23 A4 )
   ( U0_UART_TX/U0_parity_calc/U21 A4 )
   ( U0_UART_TX/U0_parity_calc/U19 A4 )
   ( U0_UART_TX/U0_parity_calc/U17 A4 )
   ( U0_UART_TX/U0_parity_calc/U15 A4 )
   ( U0_UART_TX/U0_parity_calc/U13 A4 )
   ( U0_UART_TX/U0_parity_calc/U11 A4 )
   ( U0_UART_TX/U0_parity_calc/U9 A4 )
   + ROUTED M1 ( 29928 17312 ) VIA12SQ_C
   NEW M1 ( 22328 12752 ) VIA12SQ_C
   NEW M2 ( 22328 12904 ) VIA23SQ_C W ( 24456 * ) VIA23SQ_C W
   NEW M2 ( 32816 13816 ) VIA23SQ_C W
   NEW M1 ( 32816 13968 ) VIA12SQ_C
   NEW M1 ( 24456 12752 ) VIA12SQ_C
   NEW M3 ( 29624 18072 ) VIA34SQ_C ( * 20504 ) VIA34SQ_C ( 31296 * ) VIA23SQ_C W
   NEW M1 ( 31296 20656 ) VIA12SQ_C
   NEW M2 ( 29928 17312 ) ( 30536 * )
   NEW M2 ( 30536 14880 ) ( * 17312 )
   NEW M1 ( 30536 14880 ) VIA12SQ_C
   NEW M1 ( 30232 14880 ) ( 30536 * )
   NEW M1 ( 27496 13968 ) VIA12SQ_C W
   NEW M2 ( 27496 13512 ) ( * 13968 )
   NEW M2 ( 27496 13512 ) VIA23SQ_C W
   NEW M2 ( 29928 17312 ) ( * 18072 ) VIA23SQ_C W
   NEW M3 ( 29624 18072 ) ( 29928 * )
   NEW M3 ( 29472 13816 ) ( 32816 * )
   NEW M3 ( 27496 13512 ) ( 29472 * )
   NEW M3 ( 29472 13512 ) ( * 13816 )
   NEW M3 ( 24456 13512 ) ( 27496 * )
   NEW M2 ( 24456 13512 ) VIA23SQ_C W
   NEW M2 ( 24456 12904 ) ( * 13512 )
   NEW M2 ( 29472 13816 ) VIA23SQ_C W
   NEW M1 ( 29472 13968 ) VIA12SQ_C
   NEW M1 ( 29472 13968 ) ( 29898 * )
   NEW M1 ( 27192 17312 ) VIA12SQ_C ( * 18072 ) VIA23SQ_C W ( 29447 * )
   NEW M3 ( 32816 13816 ) ( 36312 * ) VIA23SQ_C W
   NEW M1 ( 36312 13968 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n16
   ( U0_UART_TX/U0_parity_calc/U12 Y )
   ( U0_UART_TX/U0_parity_calc/U10 A2 )
   + ROUTED M1 ( 39225 10776 ) ( 39656 * ) VIA12SQ_C
   NEW M2 ( 39656 9864 ) ( * 10776 )
   NEW M1 ( 39656 9864 ) VIA12SQ_C
   NEW M1 ( 39656 9864 ) ( 39808 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/n17
   ( U0_UART_TX/U0_parity_calc/U14 Y )
   ( U0_UART_TX/U0_parity_calc/U2 A2 )
   + ROUTED M1 ( 38896 24456 ) VIA12SQ_C
   NEW M2 ( 38896 24152 ) ( * 24456 )
   NEW M2 ( 38896 24152 ) VIA23SQ_C W ( 41936 * ) VIA23SQ_C W
   NEW M2 ( 41936 22825 ) ( * 24152 )
   NEW M1 ( 41936 22825 ) VIA12SQ_C
   NEW M1 ( 41936 22825 ) ( 42818 * )
   + USE SIGNAL ;
 - U0_UART_TX/U0_parity_calc/dftopt1_gOb19
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ QN )
   ( U0_UART_TX/U0_parity_calc/parity_reg SI )
   + ROUTED M1 ( 40720 22024 ) VIA12SQ_C
   NEW M2 ( 40720 16525 ) ( * 22024 )
   NEW M1 ( 40720 16525 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/test_so_gOb0
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_2_ QN )
   ( U0_UART_RX/U0_uart_fsm/U75 A3 )
   ( U0_UART_RX/U0_uart_fsm/U33 A1 )
   ( U0_UART_RX/U0_uart_fsm/U28 A2 )
   ( U0_UART_RX/U0_strt_chk/strt_glitch_reg SI )
   + ROUTED M1 ( 38896 28256 ) ( 39504 * ) VIA12SQ_C ( * 28712 )
   NEW M2 ( 36464 33576 ) VIA23SQ_C W ( 37984 * ) VIA23SQ_C W ( * 35856 ) VIA12SQ_C
   NEW M2 ( 37984 29624 ) ( * 33576 )
   NEW M2 ( 37984 29624 ) VIA23SQ_C W ( 39504 * ) VIA23SQ_C W
   NEW M2 ( 39504 28712 ) ( * 29624 )
   NEW M1 ( 36464 34184 ) VIA12SQ_C
   NEW M2 ( 36464 33576 ) ( * 34184 )
   NEW M1 ( 39444 28712 ) VIA12SQ_C_1_2
   NEW M2 ( 36464 32664 ) ( * 33576 )
   NEW M1 ( 36464 32664 ) VIA12SQ_C
   NEW M1 ( 36464 32664 ) ( 36920 * )
   + USE SIGNAL ;
 - U0_UART_RX/strt_glitch
   ( U0_UART_RX/U0_strt_chk/strt_glitch_reg Q )
   ( U0_UART_RX/U0_strt_chk/U2 A3 )
   ( U0_UART_RX/U0_uart_fsm/U54 A1 )
   ( U0_UART_RX/U0_uart_fsm/U35 A )
   + ROUTED M1 ( 39443 32512 ) ( 40416 * ) VIA12SQ_C
   NEW M2 ( 40416 30232 ) ( * 32512 )
   NEW M2 ( 40416 30232 ) VIA23SQ_C W ( 41176 * )
   NEW M1 ( 42240 36008 ) VIA12SQ_C
   NEW M2 ( 42240 30232 ) ( * 36008 )
   NEW M1 ( 42240 30232 ) VIA12SQ_C
   NEW M1 ( 41176 30232 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 41480 30232 ) ( 42240 * )
   NEW M1 ( 41480 30232 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 41176 30232 ) ( 41480 * )
   NEW M1 ( 42240 30232 ) ( 43152 * ) VIA12SQ_C
   NEW M2 ( 43152 29928 ) ( * 30232 )
   NEW M1 ( 43152 29928 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/strt_chk_en
   ( U0_UART_RX/U0_uart_fsm/U27 Y )
   ( U0_UART_RX/U0_strt_chk/U3 A )
   ( U0_UART_RX/U0_strt_chk/U2 A2 )
   + ROUTED M1 ( 43304 30688 ) VIA12SQ_C ( * 31144 )
   NEW M2 ( 43152 31144 ) ( 43304 * )
   NEW M1 ( 42726 32664 ) ( 43152 * ) VIA12SQ_C
   NEW M2 ( 43152 31144 ) ( * 32664 )
   NEW M1 ( 41632 31144 ) VIA12SQ_C VIA23SQ_C W ( 43152 * ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/edge_bit_en
   ( U0_UART_RX/U0_uart_fsm/U73 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U14 A )
   ( U0_UART_RX/U0_edge_bit_counter/U28 A4 )
   ( U0_UART_RX/U0_edge_bit_counter/U27 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U26 A3 )
   ( U0_UART_RX/U0_edge_bit_counter/U24 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U17 A1 )
   + ROUTED M4 ( 28712 27192 ) ( * 29016 )
   NEW M3 ( 28712 27192 ) VIA34SQ_C
   NEW M3 ( 27040 27192 ) ( 28712 * )
   NEW M2 ( 27040 27192 ) VIA23SQ_C W
   NEW M1 ( 26432 25824 ) VIA12SQ_C ( * 26584 ) VIA23SQ_C W ( 27040 * ) VIA23SQ_C W
   NEW M1 ( 27040 25976 ) ( 28226 * )
   NEW M1 ( 27040 25976 ) VIA12SQ_C ( * 26584 )
   NEW M1 ( 26736 34032 ) VIA12SQ_C
   NEW M2 ( 26736 32664 ) ( * 34032 )
   NEW M2 ( 26736 32664 ) VIA23SQ_C W ( 27648 * )
   NEW M1 ( 27040 27496 ) VIA12SQ_C
   NEW M2 ( 27040 27192 ) ( * 27496 )
   NEW M2 ( 27040 26584 ) ( * 27192 )
   NEW M4 ( 28712 29016 ) ( * 32664 )
   NEW M1 ( 33272 36920 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 32360 36920 ) ( 33272 * )
   NEW M3 ( 32360 36920 ) VIA34SQ_C
   NEW M4 ( 32360 32968 ) ( * 36920 )
   NEW M4 ( 32360 32968 ) VIA45SQ_C W
   NEW M5 ( 28712 32968 ) ( 32360 * )
   NEW M4 ( 28712 32968 ) VIA45SQ_C W
   NEW M4 ( 28712 32664 ) ( * 32968 )
   NEW M3 ( 27648 32664 ) ( 28712 * ) VIA34SQ_C
   NEW M3 ( 28712 29016 ) VIA34SQ_C
   NEW M2 ( 28712 29016 ) VIA23SQ_C W
   NEW M1 ( 28712 29168 ) VIA12SQ_C
   NEW M1 ( 27648 32512 ) VIA12SQ_C
   NEW M2 ( 27648 32664 ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/deser_en
   ( U0_UART_RX/U0_uart_fsm/U75 Y )
   ( U0_UART_RX/U0_uart_fsm/U36 A3 )
   ( U0_UART_RX/U0_uart_fsm/U32 A1 )
   ( U0_UART_RX/U0_deserializer/U9 A2 )
   + ROUTED M1 ( 34184 32512 ) VIA12SQ_C ( * 33880 ) VIA23SQ_C W ( 35552 * ) VIA23SQ_C W ( * 34184 )
   NEW M1 ( 31144 36616 ) VIA12SQ_C
   NEW M2 ( 31144 36312 ) ( * 36616 )
   NEW M2 ( 31144 36312 ) VIA23SQ_C W
   NEW M1 ( 35552 34184 ) VIA12SQ_C ( * 36312 ) VIA23SQ_C W
   NEW M3 ( 31144 36312 ) ( 35552 * )
   NEW M1 ( 29320 37528 ) VIA12SQ_C
   NEW M2 ( 29320 36312 ) ( * 37528 )
   NEW M2 ( 29320 36312 ) VIA23SQ_C W ( 31144 * )
   + USE SIGNAL ;
 - U0_UART_RX/par_chk_en
   ( U0_UART_RX/U0_uart_fsm/U28 Y )
   ( U0_UART_RX/U0_par_chk/U9 A )
   ( U0_UART_RX/U0_par_chk/U2 A3 )
   + ROUTED M1 ( 37528 32360 ) VIA12SQ_C VIA23SQ_C W ( 40720 * ) VIA23SQ_C W ( * 33880 ) VIA23SQ_C W ( 41784 * )
   NEW M1 ( 43912 33576 ) VIA12SQ_C ( * 33880 ) VIA23SQ_C W
   NEW M3 ( 41784 33880 ) ( 43912 * )
   NEW M1 ( 41784 34184 ) VIA12SQ_C
   NEW M2 ( 41784 33880 ) ( * 34184 )
   NEW M2 ( 41784 33880 ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/stp_chk_en
   ( U0_UART_RX/U0_uart_fsm/U43 Y )
   ( U0_UART_RX/U0_uart_fsm/U40 A1 )
   ( U0_UART_RX/U0_stp_chk/U3 A )
   ( U0_UART_RX/U0_stp_chk/U2 A3 )
   + ROUTED M1 ( 32208 27496 ) VIA12SQ_C ( * 29016 ) VIA23SQ_C W ( 37072 * )
   NEW M1 ( 37072 29472 ) VIA12SQ_C
   NEW M2 ( 37072 29016 ) ( * 29472 )
   NEW M2 ( 37072 29016 ) VIA23SQ_C W
   NEW M1 ( 40568 27496 ) VIA12SQ_C ( * 29016 ) VIA23SQ_C W
   NEW M1 ( 45817 29016 ) VIA12SQ_C W VIA23SQ_C W
   NEW M3 ( 40568 29016 ) ( 45817 * )
   NEW M3 ( 37072 29016 ) ( 40568 * )
   + USE SIGNAL ;
 - U0_UART_RX/dat_samp_en
   ( U0_UART_RX/U0_uart_fsm/U78 Y )
   ( U0_UART_RX/U0_data_sampling/U62 A1 )
   ( U0_UART_RX/U0_data_sampling/U61 A2 )
   ( U0_UART_RX/U0_data_sampling/U60 A1 )
   ( U0_UART_RX/U0_data_sampling/U45 A1 )
   ( U0_UART_RX/U0_data_sampling/U36 A1 )
   + ROUTED M1 ( 28560 41024 ) VIA12SQ_C ( * 42088 )
   NEW M1 ( 31448 45888 ) VIA12SQ_C
   NEW M2 ( 31448 43304 ) ( * 45888 )
   NEW M1 ( 28712 42696 ) ( 29898 * )
   NEW M1 ( 28712 42696 ) VIA12SQ_C
   NEW M2 ( 28712 42088 ) ( * 42696 )
   NEW M2 ( 28560 42088 ) ( 28712 * )
   NEW M3 ( 31448 43304 ) ( 34336 * )
   NEW M2 ( 31448 43304 ) VIA23SQ_C W
   NEW M1 ( 28256 42544 ) VIA12SQ_C
   NEW M2 ( 28256 42088 ) ( * 42544 )
   NEW M2 ( 28256 42088 ) ( 28560 * )
   NEW M2 ( 31448 42088 ) ( * 43304 )
   NEW M2 ( 31448 42088 ) VIA23SQ_C W
   NEW M3 ( 28712 42088 ) ( 31448 * )
   NEW M2 ( 28712 42088 ) VIA23SQ_C W
   NEW M1 ( 34336 42544 ) VIA12SQ_C ( * 43304 ) VIA23SQ_C W ( 38592 * ) VIA23SQ_C W VIA12SQ_C ( 38744 * )
   + USE SIGNAL ;
 - U0_UART_RX/sampled_bit
   ( U0_UART_RX/U0_data_sampling/sampled_bit_reg Q )
   ( U0_UART_RX/U0_stp_chk/U2 A1 )
   ( U0_UART_RX/U0_par_chk/U8 A1 )
   ( U0_UART_RX/U0_strt_chk/U2 A1 )
   ( U0_UART_RX/U0_deserializer/U16 A3 )
   + ROUTED M2 ( 41632 30536 ) VIA23SQ_C W
   NEW M2 ( 41632 30536 ) ( * 30840 ) VIA12SQ_C
   NEW M1 ( 43304 27344 ) VIA12SQ_C ( * 28104 ) VIA23SQ_C W
   NEW M1 ( 41328 40264 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 40264 40264 ) ( 41328 * )
   NEW M3 ( 40264 40264 ) VIA34SQ_C
   NEW M1 ( 45280 29320 ) VIA12SQ_C
   NEW M2 ( 45280 28104 ) ( * 29320 )
   NEW M2 ( 45280 28104 ) VIA23SQ_C W
   NEW M3 ( 43304 28104 ) ( 45280 * )
   NEW M3 ( 41480 28104 ) ( 43304 * )
   NEW M3 ( 41480 28104 ) VIA34SQ_C ( * 30536 ) VIA34SQ_C
   NEW M3 ( 40264 30536 ) ( 41455 * )
   NEW M3 ( 40264 30536 ) VIA34SQ_C ( * 40264 )
   NEW M4 ( 40264 40264 ) ( * 40872 ) VIA34SQ_C
   NEW M3 ( 39656 40872 ) ( 40264 * )
   NEW M2 ( 39656 40872 ) VIA23SQ_C W
   NEW M2 ( 39656 40872 ) ( * 43760 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/n5
   ( U0_UART_RX/U0_par_chk/par_err_reg QN )
   ( U0_UART_RX/U0_stp_chk/stp_err_reg SI )
   + ROUTED M1 ( 49232 31904 ) ( 49384 * ) VIA12SQ_C
   NEW M2 ( 49384 30536 ) ( * 31904 )
   NEW M2 ( 49384 30536 ) VIA23SQ_C W
   NEW M3 ( 45128 30536 ) ( 49384 * )
   NEW M2 ( 45128 30536 ) VIA23SQ_C W
   NEW M2 ( 45128 30536 ) ( * 31448 )
   NEW M1 ( 45068 31448 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - U0_mux2X1/cts0
   ( U0_mux2X1/IN_0_btd309 Y )
   ( U0_mux2X1/U1 A1 )
   + ROUTED M1 ( 36160 37376 ) VIA12SQ_C
   NEW M2 ( 36160 36616 ) ( * 37376 )
   NEW M2 ( 36160 36616 ) VIA23SQ_C W
   NEW M3 ( 33576 36616 ) ( 36160 * )
   NEW M3 ( 33576 36616 ) VIA34SQ_C
   NEW M4 ( 33576 36008 ) ( * 36616 )
   NEW M4 ( 33576 36008 ) VIA45SQ_C W
   NEW M5 ( 6216 36008 ) ( 33576 * )
   NEW M4 ( 6216 36008 ) VIA45SQ_C W
   NEW M4 ( 6216 29928 ) ( * 36008 )
   NEW M4 ( 5912 29928 ) ( 6216 * )
   NEW M3 ( 5912 29928 ) VIA34SQ_C
   NEW M2 ( 5912 29928 ) VIA23SQ_C W
   NEW M1 ( 5912 29928 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/dftopt0
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ QN )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_1_ SI )
   + ROUTED M1 ( 24304 46621 ) VIA12SQ_C
   NEW M2 ( 24304 46648 ) VIA23SQ_C W ( 29624 * ) VIA23SQ_C W ( * 48168 )
   NEW M1 ( 29564 48168 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - U0_UART_RX/bit_count[3]
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ Q )
   ( U0_UART_RX/U0_uart_fsm/U58 A3 )
   ( U0_UART_RX/U0_uart_fsm/U57 A )
   ( U0_UART_RX/U0_uart_fsm/U40 A3 )
   ( U0_UART_RX/U0_uart_fsm/U30 A1 )
   + ROUTED M1 ( 30688 32664 ) VIA12SQ_C VIA23SQ_C W ( 32208 * ) VIA23SQ_C W
   NEW M1 ( 32360 32512 ) VIA12SQ_C ( * 32664 )
   NEW M2 ( 32208 32664 ) ( 32360 * )
   NEW M2 ( 31904 27344 ) ( * 29320 )
   NEW M2 ( 31904 29320 ) ( 32208 * )
   NEW M2 ( 32208 29320 ) ( * 32664 )
   NEW M2 ( 32208 29320 ) ( 32512 * ) VIA12SQ_C
   NEW M1 ( 22936 24456 ) VIA12SQ_C
   NEW M2 ( 22936 23848 ) ( * 24456 )
   NEW M2 ( 22936 23848 ) VIA23SQ_C W ( 31904 * ) VIA23SQ_C W ( * 27344 )
   NEW M2 ( 31904 27344 ) ( 32512 * ) VIA12SQ_C ( * 27496 )
   + USE SIGNAL ;
 - U0_UART_RX/bit_count[2]
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ Q )
   ( U0_UART_RX/U0_edge_bit_counter/U23 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U22 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U20 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U17 A4 )
   ( U0_UART_RX/U0_uart_fsm/U67 A )
   + ROUTED M2 ( 29624 25976 ) VIA23SQ_C W
   NEW M2 ( 29624 25976 ) ( * 27496 ) VIA12SQ_C
   NEW M1 ( 35856 25672 ) VIA12SQ_C ( * 25976 ) VIA23SQ_C W
   NEW M3 ( 30840 25976 ) ( 35856 * )
   NEW M1 ( 25976 25976 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 23696 25976 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 25976 25976 ) ( 29624 * )
   NEW M1 ( 30840 23975 ) VIA12BAR_C ( * 25976 ) VIA23SQ_C W
   NEW M3 ( 23696 25976 ) ( 25976 * )
   NEW M3 ( 29624 25976 ) ( 30840 * )
   NEW M1 ( 22662 27496 ) ( 23088 * ) VIA12SQ_C
   NEW M2 ( 23088 26280 ) ( * 27496 )
   NEW M2 ( 23088 26280 ) VIA23SQ_C W ( 23696 * )
   NEW M3 ( 23696 25976 ) ( * 26280 )
   + USE SIGNAL ;
 - U0_UART_RX/bit_count[1]
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ Q )
   ( U0_UART_RX/U0_edge_bit_counter/U25 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U21 A1 )
   ( U0_UART_RX/U0_uart_fsm/U68 A )
   ( U0_UART_RX/U0_uart_fsm/U52 A1 )
   ( U0_UART_RX/U0_uart_fsm/U41 A1 )
   + ROUTED M1 ( 24304 29016 ) VIA12SQ_C W
   NEW M2 ( 24304 27496 ) VIA23SQ_C W
   NEW M2 ( 24304 27496 ) ( * 29016 )
   NEW M1 ( 23848 27496 ) VIA12SQ_C VIA23SQ_C W ( 24304 * )
   NEW M1 ( 28712 31144 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 27344 29320 ) VIA12SQ_C ( * 29624 ) VIA23SQ_C W
   NEW M3 ( 24304 29624 ) ( 27344 * )
   NEW M2 ( 24304 29624 ) VIA23SQ_C W
   NEW M2 ( 24304 29016 ) ( * 29624 )
   NEW M2 ( 27344 29624 ) ( * 31144 ) VIA23SQ_C W ( 28712 * )
   NEW M1 ( 31240 30688 ) VIA12SQ_C ( * 31144 ) VIA23SQ_C W
   NEW M3 ( 28712 31144 ) ( 31240 * )
   NEW M3 ( 24304 27496 ) ( 25672 * ) VIA23SQ_C W
   NEW M1 ( 25672 27648 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/bit_count[0]
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ Q )
   ( U0_UART_RX/U0_edge_bit_counter/U28 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U26 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U21 A2 )
   ( U0_UART_RX/U0_uart_fsm/U59 A )
   ( U0_UART_RX/U0_uart_fsm/U52 A2 )
   ( U0_UART_RX/U0_uart_fsm/U41 A2 )
   + ROUTED M1 ( 28560 25976 ) VIA12SQ_C
   NEW M2 ( 28560 25368 ) ( * 25976 )
   NEW M2 ( 28560 25368 ) VIA23SQ_C W ( 30232 * ) VIA34SQ_C ( * 28104 )
   NEW M1 ( 30232 31144 ) VIA12SQ_C
   NEW M2 ( 30232 30840 ) ( * 31144 )
   NEW M2 ( 30232 30840 ) VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 29016 34184 ) VIA12SQ_C ( * 34488 )
   NEW M1 ( 29472 35248 ) VIA12SQ_C W
   NEW M2 ( 29016 35248 ) ( 29472 * )
   NEW M2 ( 29016 34488 ) ( * 35248 )
   NEW M1 ( 25824 27496 ) VIA12SQ_C ( * 28104 ) VIA23SQ_C W
   NEW M1 ( 24608 29320 ) VIA12SQ_C
   NEW M2 ( 24608 28104 ) ( * 29320 )
   NEW M2 ( 24608 28104 ) VIA23SQ_C W ( 25824 * )
   NEW M4 ( 30232 30840 ) ( * 34488 ) VIA34SQ_C
   NEW M3 ( 29016 34488 ) ( 30232 * )
   NEW M1 ( 26918 34488 ) ( 27192 * ) VIA12SQ_C VIA23SQ_C W ( 29016 * ) VIA23SQ_C W
   NEW M4 ( 30232 28104 ) ( * 30840 )
   NEW M3 ( 25824 28104 ) ( 30232 * ) VIA34SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[5]
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ Q )
   ( U0_UART_RX/U0_edge_bit_counter/U54 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U49 A2 )
   ( U0_UART_RX/U0_deserializer/U39 A2 )
   ( U0_UART_RX/U0_data_sampling/U51 A )
   ( U0_UART_RX/U0_uart_fsm/U69 A1 )
   ( U0_UART_RX/U0_uart_fsm/U51 A1 )
   + ROUTED M1 ( 15944 24000 ) VIA12SQ_C
   NEW M2 ( 15944 23848 ) ( * 24000 )
   NEW M1 ( 24152 45736 ) VIA12SQ_C ( * 46344 ) VIA23SQ_C W
   NEW M3 ( 16096 46344 ) ( 24152 * )
   NEW M3 ( 16096 46040 ) ( * 46344 )
   NEW M2 ( 16096 46040 ) VIA23SQ_C W
   NEW M1 ( 16096 46040 ) VIA12SQ_C
   NEW M1 ( 16856 15944 ) VIA12SQ_C
   NEW M2 ( 16704 15944 ) ( 16856 * )
   NEW M2 ( 16704 15944 ) ( * 17464 ) VIA23SQ_C W
   NEW M3 ( 15944 17464 ) ( 16704 * )
   NEW M1 ( 15792 44216 ) VIA12SQ_C ( 15944 * )
   NEW M1 ( 15488 17464 ) VIA12SQ_C VIA23SQ_C W ( 15944 * )
   NEW M2 ( 15944 44216 ) VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 15944 26584 ) ( * 44216 )
   NEW M3 ( 15944 26584 ) VIA34SQ_C
   NEW M3 ( 15944 26280 ) ( * 26584 )
   NEW M2 ( 15944 24000 ) VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 15944 17464 ) ( * 24000 )
   NEW M3 ( 15944 17464 ) VIA34SQ_C
   NEW M2 ( 15944 24000 ) ( * 26280 ) VIA23SQ_C W
   NEW M2 ( 15944 44216 ) ( * 45736 )
   NEW M2 ( 15944 45736 ) ( 16096 * )
   NEW M2 ( 16096 45736 ) ( * 46040 )
   NEW M1 ( 17160 26128 ) VIA12SQ_C
   NEW M2 ( 17160 26280 ) VIA23SQ_C W
   NEW M3 ( 15944 26280 ) ( 17160 * )
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[4]
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ Q )
   ( U0_UART_RX/U0_edge_bit_counter/U52 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_4 A0 )
   ( U0_UART_RX/U0_deserializer/U37 A2 )
   ( U0_UART_RX/U0_data_sampling/U59 A )
   ( U0_UART_RX/U0_data_sampling/U33 A1 )
   ( U0_UART_RX/U0_uart_fsm/U63 A1 )
   ( U0_UART_RX/U0_uart_fsm/U49 A1 )
   + ROUTED M1 ( 13208 17312 ) VIA12SQ_C ( * 17768 ) VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 13208 32816 ) VIA12SQ_C
   NEW M2 ( 13208 32968 ) VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 13208 26280 ) ( * 32968 )
   NEW M1 ( 15640 47560 ) VIA12SQ_C
   NEW M4 ( 13208 32968 ) ( * 47560 ) VIA45SQ_C W ( 15640 * )
   NEW M1 ( 12448 9256 ) VIA12SQ_C ( * 10168 ) VIA23SQ_C W
   NEW M1 ( 11992 10776 ) VIA12SQ_C
   NEW M2 ( 11992 10168 ) ( * 10776 )
   NEW M2 ( 11992 10168 ) VIA23SQ_C W ( 12448 * )
   NEW M4 ( 13208 10472 ) ( * 17768 )
   NEW M3 ( 13208 10472 ) VIA34SQ_C
   NEW M3 ( 12448 10472 ) ( 13208 * )
   NEW M3 ( 12448 10168 ) ( * 10472 )
   NEW M2 ( 15640 47560 ) VIA23SQ_C W VIA34SQ_C VIA45SQ_C W
   NEW M1 ( 23544 47864 ) VIA12SQ_C
   NEW M2 ( 23544 47560 ) ( * 47864 )
   NEW M2 ( 23544 47560 ) VIA23SQ_C W VIA34SQ_C VIA45SQ_C W
   NEW M5 ( 15640 47560 ) ( 23544 * )
   NEW M4 ( 13208 17768 ) ( * 26280 )
   NEW M1 ( 13056 26128 ) VIA12SQ_C
   NEW M2 ( 13056 26280 ) VIA23SQ_C W
   NEW M3 ( 13208 26280 ) VIA34SQ_C
   NEW M2 ( 15640 47560 ) ( 16096 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[3]
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ Q )
   ( U0_UART_RX/U0_edge_bit_counter/U50 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_3 A0 )
   ( U0_UART_RX/U0_deserializer/U35 A2 )
   ( U0_UART_RX/U0_data_sampling/U53 A )
   ( U0_UART_RX/U0_data_sampling/U32 A1 )
   ( U0_UART_RX/U0_uart_fsm/U62 A1 )
   ( U0_UART_RX/U0_uart_fsm/U48 A1 )
   + ROUTED M1 ( 24608 42392 ) VIA12SQ_C ( * 42696 ) VIA23SQ_C W
   NEW M3 ( 16552 42696 ) ( 24608 * )
   NEW M1 ( 12144 29472 ) VIA12SQ_C
   NEW M2 ( 12144 29624 ) VIA23SQ_C W ( 12600 * ) VIA34SQ_C
   NEW M1 ( 16552 42696 ) VIA12SQ_C VIA23SQ_C W
   NEW M4 ( 12600 19592 ) ( * 29624 )
   NEW M1 ( 12600 36160 ) VIA12SQ_C
   NEW M2 ( 12600 35704 ) ( * 36160 )
   NEW M2 ( 12600 35704 ) VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 14272 40872 ) VIA12SQ_C ( * 41480 ) VIA23SQ_C W
   NEW M4 ( 12600 35704 ) ( * 41480 ) VIA34SQ_C ( 14272 * )
   NEW M4 ( 12600 14120 ) ( * 19592 )
   NEW M1 ( 11688 19440 ) VIA12SQ_C
   NEW M2 ( 11688 19592 ) VIA23SQ_C W ( 12600 * ) VIA34SQ_C
   NEW M4 ( 12600 29624 ) ( * 35704 )
   NEW M3 ( 16248 42696 ) ( 16552 * )
   NEW M2 ( 16248 42696 ) VIA23SQ_C W
   NEW M2 ( 16248 41480 ) ( * 42696 )
   NEW M2 ( 16248 41480 ) VIA23SQ_C W
   NEW M3 ( 14272 41480 ) ( 16248 * )
   NEW M1 ( 14576 10776 ) VIA12SQ_C ( * 11384 ) VIA23SQ_C W
   NEW M3 ( 12600 11384 ) ( 14576 * )
   NEW M3 ( 12600 11384 ) VIA34SQ_C ( * 14120 ) VIA34SQ_C
   NEW M2 ( 12752 14120 ) VIA23SQ_C W
   NEW M1 ( 12752 14120 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[2]
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ Q )
   ( U0_UART_RX/U0_edge_bit_counter/U51 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_2 A0 )
   ( U0_UART_RX/U0_deserializer/U36 A2 )
   ( U0_UART_RX/U0_data_sampling/U50 A )
   ( U0_UART_RX/U0_data_sampling/U29 A2 )
   ( U0_UART_RX/U0_uart_fsm/U70 A1 )
   ( U0_UART_RX/U0_uart_fsm/U50 A1 )
   + ROUTED M1 ( 14424 42696 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 14424 37832 ) ( * 42696 )
   NEW M1 ( 17160 37528 ) VIA12SQ_C ( * 37832 )
   NEW M2 ( 17008 37832 ) ( 17160 * )
   NEW M1 ( 14120 37528 ) VIA12SQ_C ( 14272 * )
   NEW M2 ( 14272 37528 ) ( * 37832 ) VIA23SQ_C W
   NEW M1 ( 24456 39048 ) VIA12SQ_C ( * 39656 ) VIA23SQ_C W
   NEW M3 ( 17008 39656 ) ( 24456 * )
   NEW M2 ( 17008 39656 ) VIA23SQ_C W
   NEW M2 ( 17008 37832 ) ( * 39656 )
   NEW M3 ( 14728 27192 ) VIA34SQ_C
   NEW M2 ( 14880 27192 ) VIA23SQ_C W
   NEW M1 ( 14880 27344 ) VIA12SQ_C
   NEW M4 ( 14272 37832 ) ( 14424 * )
   NEW M3 ( 14272 37832 ) VIA34SQ_C
   NEW M4 ( 14424 27192 ) ( * 37832 )
   NEW M4 ( 14424 27192 ) ( 14728 * )
   NEW M4 ( 14728 20504 ) ( * 27192 )
   NEW M1 ( 15488 15944 ) VIA12SQ_C ( * 16552 ) VIA23SQ_C W
   NEW M3 ( 14272 37832 ) ( 17008 * ) VIA23SQ_C W
   NEW M4 ( 14728 16552 ) ( * 20504 )
   NEW M3 ( 14728 16552 ) VIA34SQ_C
   NEW M3 ( 14728 16552 ) ( 15488 * )
   NEW M3 ( 14728 20504 ) VIA34SQ_C
   NEW M2 ( 14880 20504 ) VIA23SQ_C W
   NEW M1 ( 14880 20656 ) VIA12SQ_C
   NEW M3 ( 15488 16552 ) ( 17464 * ) VIA23SQ_C W
   NEW M2 ( 17464 14120 ) ( * 16552 )
   NEW M1 ( 17464 14120 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[1]
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ Q )
   ( U0_UART_RX/U0_edge_bit_counter/U58 A3 )
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_1 A0 )
   ( U0_UART_RX/U0_deserializer/U43 A3 )
   ( U0_UART_RX/U0_deserializer/U11 A )
   ( U0_UART_RX/U0_data_sampling/U57 A )
   ( U0_UART_RX/U0_data_sampling/U35 A1 )
   ( U0_UART_RX/U0_uart_fsm/U65 A1 )
   ( U0_UART_RX/U0_uart_fsm/U46 A1 )
   + ROUTED M1 ( 20048 30688 ) VIA12SQ_C ( * 31144 ) VIA23SQ_C W
   NEW M1 ( 15792 32816 ) VIA12SQ_C
   NEW M3 ( 20504 31144 ) ( 24152 * ) VIA23SQ_C W ( * 32360 ) VIA12SQ_C
   NEW M1 ( 20048 36008 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 15944 36008 ) ( 20048 * )
   NEW M2 ( 20352 21112 ) ( * 22328 ) VIA23SQ_C W
   NEW M1 ( 15944 36160 ) VIA12SQ_C
   NEW M1 ( 14576 36008 ) VIA12SQ_C VIA23SQ_C W ( 15944 * )
   NEW M1 ( 20352 19288 ) VIA12SQ_C ( * 21112 )
   NEW M3 ( 20504 22328 ) VIA34SQ_C ( * 31144 ) VIA34SQ_C
   NEW M2 ( 15944 36008 ) VIA23SQ_C W
   NEW M2 ( 15792 36008 ) ( 15944 * )
   NEW M2 ( 15792 32968 ) ( * 36008 )
   NEW M3 ( 20048 31144 ) ( 20504 * )
   NEW M3 ( 17312 31144 ) ( 20048 * )
   NEW M2 ( 17312 31144 ) VIA23SQ_C W
   NEW M2 ( 17312 31144 ) ( * 32968 ) VIA23SQ_C W
   NEW M3 ( 15792 32968 ) ( 17312 * )
   NEW M2 ( 15792 32968 ) VIA23SQ_C W
   NEW M1 ( 21416 22328 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 20504 22328 ) ( 21416 * )
   NEW M2 ( 19744 21112 ) ( 20352 * )
   NEW M1 ( 19744 21112 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/edge_count[0]
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ Q )
   ( U0_UART_RX/U0_edge_bit_counter/U57 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U55 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_1 B0 )
   ( U0_UART_RX/U0_deserializer/U42 A1 )
   ( U0_UART_RX/U0_deserializer/U40 A2 )
   ( U0_UART_RX/U0_data_sampling/U55 A )
   ( U0_UART_RX/U0_data_sampling/U34 A1 )
   ( U0_UART_RX/U0_uart_fsm/U64 A1 )
   ( U0_UART_RX/U0_uart_fsm/U42 A1 )
   + ROUTED M1 ( 18224 27344 ) VIA12SQ_C
   NEW M1 ( 17920 30688 ) VIA12SQ_C ( * 30840 )
   NEW M2 ( 17920 30840 ) ( 18072 * )
   NEW M2 ( 19440 22936 ) ( * 24304 )
   NEW M2 ( 19440 22936 ) VIA23SQ_C W
   NEW M3 ( 18680 22936 ) ( 19440 * )
   NEW M1 ( 19744 26153 ) VIA12BAR_C
   NEW M2 ( 19744 25672 ) ( * 26153 )
   NEW M2 ( 19592 25672 ) ( 19744 * )
   NEW M1 ( 19440 36160 ) VIA12SQ_C
   NEW M2 ( 19440 35704 ) ( * 36160 )
   NEW M2 ( 19440 35704 ) VIA23SQ_C W
   NEW M1 ( 18072 34032 ) VIA12SQ_C
   NEW M1 ( 18072 36008 ) VIA12SQ_C
   NEW M2 ( 18072 35704 ) ( * 36008 )
   NEW M1 ( 24456 37832 ) VIA12SQ_C
   NEW M2 ( 24456 35704 ) ( * 37832 )
   NEW M2 ( 24456 35704 ) VIA23SQ_C W
   NEW M3 ( 19440 35704 ) ( 24456 * )
   NEW M1 ( 18680 22480 ) VIA12SQ_C ( * 22936 ) VIA23SQ_C W
   NEW M2 ( 19592 25672 ) ( * 27192 ) VIA23SQ_C W
   NEW M3 ( 18224 27192 ) ( 19592 * )
   NEW M2 ( 18224 27192 ) VIA23SQ_C W
   NEW M2 ( 19440 25672 ) ( 19592 * )
   NEW M2 ( 19440 24304 ) ( * 25672 )
   NEW M2 ( 18072 30840 ) ( * 34032 )
   NEW M3 ( 18072 35704 ) ( 19440 * )
   NEW M2 ( 18072 35704 ) VIA23SQ_C W
   NEW M2 ( 18072 34032 ) ( * 35704 )
   NEW M2 ( 18072 27192 ) ( * 30840 )
   NEW M2 ( 18072 27192 ) ( 18224 * )
   NEW M1 ( 17008 22809 ) VIA12BAR_C
   NEW M2 ( 17008 22936 ) VIA23SQ_C W ( 18680 * )
   NEW M2 ( 19136 24304 ) ( 19440 * )
   NEW M1 ( 19136 24304 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/error_check_edge_5_
   ( U0_UART_RX/U0_uart_fsm/U10 Y )
   ( U0_UART_RX/U0_uart_fsm/U51 A2 )
   + ROUTED M1 ( 7584 22480 ) VIA12SQ_C
   NEW M2 ( 7584 22632 ) VIA23SQ_C W ( 15640 * ) VIA23SQ_C W ( * 24152 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/error_check_edge_4_
   ( U0_UART_RX/U0_uart_fsm/U12 Y )
   ( U0_UART_RX/U0_uart_fsm/U49 A2 )
   + ROUTED M1 ( 7280 18680 ) VIA12SQ_C VIA23SQ_C W ( 12904 * ) VIA23SQ_C W
   NEW M2 ( 12904 17464 ) ( * 18680 )
   NEW M1 ( 12904 17464 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/error_check_edge_3_
   ( U0_UART_RX/U0_uart_fsm/U14 Y )
   ( U0_UART_RX/U0_uart_fsm/U48 A2 )
   + ROUTED M1 ( 10168 19136 ) VIA12SQ_C
   NEW M2 ( 10168 19288 ) VIA23SQ_C W ( 11384 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/error_check_edge_2_
   ( U0_UART_RX/U0_uart_fsm/U16 Y )
   ( U0_UART_RX/U0_uart_fsm/U50 A2 )
   + ROUTED M1 ( 10168 22024 ) VIA12SQ_C VIA23SQ_C W ( 15184 * ) VIA23SQ_C W
   NEW M2 ( 15184 20808 ) ( * 22024 )
   NEW M1 ( 15184 20808 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/error_check_edge_1_
   ( U0_UART_RX/U0_uart_fsm/U9 Y )
   ( U0_UART_RX/U0_uart_fsm/U46 A2 )
   + ROUTED M1 ( 18528 31904 ) VIA12SQ_C ( 18832 * )
   NEW M2 ( 18832 30840 ) ( * 31904 )
   NEW M2 ( 18832 30840 ) ( 19744 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n18
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_0_ QN )
   ( U0_UART_RX/U0_uart_fsm/U79 A1 )
   ( U0_UART_RX/U0_uart_fsm/U74 A1 )
   + ROUTED M1 ( 36464 39048 ) VIA12SQ_C W ( * 39960 ) VIA23SQ_C W
   NEW M3 ( 32056 39960 ) ( 36464 * )
   NEW M1 ( 32056 41024 ) VIA12SQ_C
   NEW M2 ( 32056 39960 ) ( * 41024 )
   NEW M2 ( 32056 39960 ) VIA23SQ_C W
   NEW M3 ( 30384 39960 ) ( 32056 * )
   NEW M2 ( 30384 39960 ) VIA23SQ_C W
   NEW M1 ( 30384 39960 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n1
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_2_ Q )
   ( U0_UART_RX/U0_uart_fsm/U79 A3 )
   ( U0_UART_RX/U0_uart_fsm/U77 A3 )
   ( U0_UART_RX/U0_uart_fsm/U44 A2 )
   + ROUTED M1 ( 38896 27800 ) VIA12SQ_C ( * 30536 ) VIA23SQ_C W
   NEW M3 ( 38288 30536 ) ( 38896 * )
   NEW M1 ( 38288 30840 ) VIA12SQ_C W
   NEW M2 ( 38288 30536 ) ( * 30840 )
   NEW M2 ( 38288 30536 ) VIA23SQ_C W
   NEW M1 ( 35096 35856 ) VIA12SQ_C ( 35248 * )
   NEW M2 ( 35248 30536 ) ( * 35856 )
   NEW M2 ( 35248 30536 ) VIA23SQ_C W ( 38288 * )
   NEW M1 ( 34640 35856 ) ( 35096 * )
   NEW M1 ( 34640 35856 ) VIA12SQ_C ( * 39352 ) VIA23SQ_C W
   NEW M3 ( 32360 39352 ) ( 34640 * )
   NEW M2 ( 32360 39352 ) VIA23SQ_C W
   NEW M2 ( 32360 39352 ) ( * 40264 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n2
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_0_ Q )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_1_ SI )
   ( U0_UART_RX/U0_uart_fsm/U77 A2 )
   ( U0_UART_RX/U0_uart_fsm/U75 A2 )
   ( U0_UART_RX/U0_uart_fsm/U56 A4 )
   + ROUTED M1 ( 30840 39048 ) VIA12SQ_C W VIA23SQ_C W ( 32360 * ) VIA23SQ_C W
   NEW M2 ( 32360 34792 ) ( * 39048 )
   NEW M1 ( 35344 41480 ) ( 35552 * ) VIA12SQ_C
   NEW M2 ( 35552 36616 ) ( * 41480 )
   NEW M2 ( 35400 36616 ) ( 35552 * )
   NEW M2 ( 35400 35856 ) ( * 36616 )
   NEW M1 ( 32360 34184 ) VIA12SQ_C ( * 34792 )
   NEW M1 ( 36312 34488 ) VIA12SQ_C ( * 34792 ) VIA23SQ_C W
   NEW M3 ( 35400 34792 ) ( 36312 * )
   NEW M1 ( 35400 35856 ) VIA12SQ_C
   NEW M2 ( 35400 34792 ) ( * 35856 )
   NEW M2 ( 35400 34792 ) VIA23SQ_C W
   NEW M3 ( 32360 34792 ) ( 35400 * )
   NEW M2 ( 32360 34792 ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n3
   ( U0_UART_RX/U0_uart_fsm/U18 Y )
   ( U0_UART_RX/U0_uart_fsm/U21 A2 )
   ( U0_UART_RX/U0_uart_fsm/U20 A1 )
   ( U0_UART_RX/U0_uart_fsm/U4 A )
   + ROUTED M1 ( 10168 28712 ) VIA12SQ_C
   NEW M2 ( 10168 28104 ) ( * 28712 )
   NEW M2 ( 10168 28104 ) VIA23SQ_C W
   NEW M1 ( 9712 27648 ) VIA12SQ_C ( * 28104 ) VIA23SQ_C W ( 10168 * )
   NEW M1 ( 12600 27496 ) VIA12SQ_C ( * 28104 ) VIA23SQ_C W
   NEW M3 ( 10928 28104 ) ( 12600 * )
   NEW M3 ( 10168 28104 ) ( 10928 * ) VIA23SQ_C W
   NEW M2 ( 10928 27496 ) ( * 28104 )
   NEW M1 ( 10928 27496 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n4
   ( U0_UART_RX/U0_uart_fsm/U20 Y )
   ( U0_UART_RX/U0_uart_fsm/U23 A2 )
   ( U0_UART_RX/U0_uart_fsm/U22 A1 )
   ( U0_UART_RX/U0_uart_fsm/U5 A )
   + ROUTED M1 ( 10320 27496 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 8496 27496 ) ( 10320 * )
   NEW M1 ( 8648 27192 ) ( 8922 * )
   NEW M1 ( 8648 27192 ) VIA12SQ_C
   NEW M2 ( 8496 27192 ) ( 8648 * )
   NEW M2 ( 8496 27192 ) ( * 27496 ) VIA23SQ_C W
   NEW M1 ( 6824 29320 ) VIA12SQ_C
   NEW M2 ( 6824 27800 ) ( * 29320 )
   NEW M2 ( 6824 27800 ) VIA23SQ_C W ( 8496 * )
   NEW M3 ( 8496 27496 ) ( * 27800 )
   NEW M1 ( 8556 27496 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n5
   ( U0_UART_RX/U0_uart_fsm/U22 Y )
   ( U0_UART_RX/U0_uart_fsm/U25 A1 )
   ( U0_UART_RX/U0_uart_fsm/U24 A2 )
   ( U0_UART_RX/U0_uart_fsm/U23 A3 )
   + ROUTED M1 ( 7432 27192 ) VIA12SQ_C
   NEW M1 ( 7432 29928 ) VIA12SQ_C
   NEW M2 ( 7432 27192 ) ( * 29928 )
   NEW M2 ( 7584 24456 ) ( * 25976 )
   NEW M2 ( 7432 25976 ) ( 7584 * )
   NEW M2 ( 7432 25976 ) ( * 27192 )
   NEW M2 ( 6672 24456 ) ( 7584 * )
   NEW M1 ( 6672 24456 ) VIA12SQ_C
   NEW M1 ( 7888 24152 ) VIA12SQ_C ( * 24456 )
   NEW M2 ( 7584 24456 ) ( 7888 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n6
   ( U0_UART_RX/U0_uart_fsm/U25 Y )
   ( U0_UART_RX/U0_uart_fsm/U26 A1 )
   + ROUTED M1 ( 6064 26128 ) VIA12SQ_C
   NEW M2 ( 6064 24912 ) ( * 26128 )
   NEW M1 ( 6064 24912 ) VIA12SQ_C
   NEW M1 ( 6064 24912 ) ( 6520 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n7
   ( U0_UART_RX/U0_uart_fsm/U4 Y )
   ( U0_UART_RX/U0_uart_fsm/U19 A3 )
   + ROUTED M1 ( 12904 27344 ) VIA12SQ_C ( * 28104 ) VIA23SQ_C W ( 14272 * ) VIA23SQ_C W ( * 29928 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n8
   ( U0_UART_RX/U0_uart_fsm/U5 Y )
   ( U0_UART_RX/U0_uart_fsm/U21 A3 )
   + ROUTED M1 ( 10776 27344 ) VIA12SQ_C
   NEW M2 ( 10776 26888 ) ( * 27344 )
   NEW M2 ( 10776 26888 ) ( 11232 * ) VIA12SQ_C ( 11536 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n9
   ( U0_UART_RX/U0_uart_fsm/U6 Y )
   ( U0_UART_RX/U0_uart_fsm/U25 A2 )
   ( U0_UART_RX/U0_uart_fsm/U24 A1 )
   + ROUTED M1 ( 8192 24000 ) VIA12SQ_C
   NEW M2 ( 8192 23848 ) VIA23SQ_C W
   NEW M3 ( 5760 23848 ) ( 8192 * )
   NEW M2 ( 5760 23848 ) VIA23SQ_C W
   NEW M1 ( 5760 24000 ) VIA12SQ_C
   NEW M1 ( 5760 24152 ) ( 6495 * )
   NEW M1 ( 5760 24000 ) ( * 24152 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n13
   ( U0_UART_RX/U0_uart_fsm/U55 Y )
   ( U0_UART_RX/U0_uart_fsm/U54 A3 )
   ( U0_UART_RX/U0_uart_fsm/U27 A )
   + ROUTED M1 ( 43608 30840 ) VIA12SQ_C ( * 32968 ) VIA23SQ_C W
   NEW M3 ( 39200 32968 ) ( 43608 * )
   NEW M3 ( 39200 32968 ) ( * 33272 )
   NEW M1 ( 39200 33272 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 38288 37072 ) VIA12SQ_C
   NEW M2 ( 38288 33272 ) ( * 37072 )
   NEW M2 ( 38288 33272 ) VIA23SQ_C W ( 39200 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n14
   ( U0_UART_RX/U0_uart_fsm/U45 Y )
   ( U0_UART_RX/U0_uart_fsm/U44 A1 )
   ( U0_UART_RX/U0_uart_fsm/U33 A3 )
   ( U0_UART_RX/U0_uart_fsm/U31 A1 )
   ( U0_UART_RX/U0_uart_fsm/U28 A1 )
   + ROUTED M1 ( 37072 32512 ) VIA12SQ_C
   NEW M2 ( 37072 32360 ) ( * 32512 )
   NEW M2 ( 37072 32360 ) ( 37224 * )
   NEW M1 ( 35856 30688 ) VIA12SQ_C ( * 31144 ) VIA23SQ_C W ( 37224 * )
   NEW M1 ( 38136 31144 ) VIA12SQ_C W VIA23SQ_C W
   NEW M3 ( 37224 31144 ) ( 38136 * )
   NEW M2 ( 37224 32360 ) ( * 36616 )
   NEW M1 ( 37984 36616 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 37224 36616 ) ( 37984 * )
   NEW M2 ( 37224 36616 ) VIA23SQ_C W
   NEW M2 ( 37224 31144 ) ( * 32360 )
   NEW M2 ( 37224 31144 ) VIA23SQ_C W
   NEW M1 ( 37224 36616 ) VIA12SQ_C
   NEW M1 ( 35856 36616 ) ( 37224 * )
   NEW M1 ( 35856 36616 ) VIA12SQ_C ( * 37072 ) VIA12SQ_C
   NEW M1 ( 35552 37072 ) ( 35856 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n16
   ( U0_UART_RX/U0_uart_fsm/U44 Y )
   ( U0_UART_RX/U0_uart_fsm/U43 A )
   ( U0_UART_RX/U0_uart_fsm/U29 A1 )
   + ROUTED M1 ( 36768 29320 ) VIA12SQ_C ( * 29624 )
   NEW M1 ( 36768 30232 ) ( 37984 * )
   NEW M1 ( 36768 30232 ) VIA12SQ_C
   NEW M2 ( 36768 29624 ) ( * 30232 )
   NEW M2 ( 36768 29624 ) VIA23SQ_C W
   NEW M3 ( 34488 29624 ) ( 36768 * )
   NEW M2 ( 34488 29624 ) VIA23SQ_C W
   NEW M2 ( 34488 29016 ) ( * 29624 )
   NEW M1 ( 34488 29016 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n19
   ( U0_UART_RX/U0_uart_fsm/U30 Y )
   ( U0_UART_RX/U0_uart_fsm/U29 A2 )
   + ROUTED M1 ( 34184 29320 ) ( 34463 * )
   NEW M1 ( 34184 29320 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 32816 29320 ) ( 34184 * )
   NEW M2 ( 32816 29320 ) VIA23SQ_C W
   NEW M2 ( 32816 28965 ) ( * 29320 )
   NEW M1 ( 32816 28965 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n20
   ( U0_UART_RX/U0_uart_fsm/U60 Y )
   ( U0_UART_RX/U0_uart_fsm/U58 A1 )
   ( U0_UART_RX/U0_uart_fsm/U56 A1 )
   ( U0_UART_RX/U0_uart_fsm/U30 A2 )
   + ROUTED M1 ( 32664 29168 ) VIA12SQ_C ( * 30536 )
   NEW M1 ( 32816 34488 ) VIA12SQ_C
   NEW M2 ( 32816 32664 ) ( * 34488 )
   NEW M1 ( 31996 32664 ) ( 32816 * ) VIA12SQ_C
   NEW M1 ( 22936 30536 ) VIA12SQ_C VIA23SQ_C W ( 32664 * ) VIA23SQ_C W
   NEW M2 ( 32816 30536 ) ( * 32664 )
   NEW M2 ( 32664 30536 ) ( 32816 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n21
   ( U0_UART_RX/U0_uart_fsm/U31 Y )
   ( U0_UART_RX/U0_uart_fsm/U30 A3 )
   + ROUTED M1 ( 33728 30840 ) ( 34335 * )
   NEW M1 ( 33728 30840 ) VIA12SQ_C
   NEW M2 ( 33728 29168 ) ( * 30840 )
   NEW M1 ( 33728 29168 ) VIA12SQ_C
   NEW M1 ( 32968 29168 ) ( 33728 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n22
   ( U0_UART_RX/U0_uart_fsm/U32 Y )
   ( U0_UART_RX/U0_uart_fsm/U31 A2 )
   + ROUTED M1 ( 34792 31144 ) VIA12SQ_C ( * 31904 ) VIA12SQ_C
   NEW M1 ( 34640 31904 ) ( 34792 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n23
   ( U0_UART_RX/U0_uart_fsm/U59 Y )
   ( U0_UART_RX/U0_uart_fsm/U58 A2 )
   ( U0_UART_RX/U0_uart_fsm/U56 A2 )
   ( U0_UART_RX/U0_uart_fsm/U31 S0 )
   + ROUTED M2 ( 32360 33880 ) VIA23SQ_C W
   NEW M3 ( 29320 33880 ) ( 32360 * )
   NEW M2 ( 29320 33880 ) VIA23SQ_C W
   NEW M1 ( 29320 33991 ) VIA12SQ_C
   NEW M1 ( 35400 30840 ) VIA12SQ_C ( * 32056 ) VIA23SQ_C W
   NEW M3 ( 32056 32056 ) ( 35400 * )
   NEW M2 ( 32056 32056 ) VIA23SQ_C W
   NEW M2 ( 32056 32056 ) ( * 32512 )
   NEW M1 ( 32664 34184 ) VIA12SQ_C
   NEW M2 ( 32664 33880 ) ( * 34184 )
   NEW M2 ( 32360 33880 ) ( 32664 * )
   NEW M1 ( 32056 32512 ) VIA12SQ_C
   NEW M2 ( 32360 33272 ) ( * 33880 )
   NEW M2 ( 32056 33272 ) ( 32360 * )
   NEW M2 ( 32056 32512 ) ( * 33272 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n24
   ( U0_UART_RX/U0_uart_fsm/U53 Y )
   ( U0_UART_RX/U0_uart_fsm/U52 S0 )
   ( U0_UART_RX/U0_uart_fsm/U32 A2 )
   + ROUTED M1 ( 30688 30840 ) VIA12SQ_C VIA23SQ_C W ( 33880 * ) VIA23SQ_C W
   NEW M1 ( 34032 24608 ) ( 35248 * )
   NEW M1 ( 34032 24608 ) VIA12SQ_C ( * 30840 )
   NEW M2 ( 33880 30840 ) ( 34032 * )
   NEW M2 ( 33880 30840 ) ( * 32664 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n25
   ( U0_UART_RX/U0_uart_fsm/U34 Y )
   ( U0_UART_RX/U0_uart_fsm/U33 A2 )
   + ROUTED M1 ( 38470 36008 ) ( 38744 * ) VIA12SQ_C
   NEW M2 ( 38744 34944 ) ( * 36008 )
   NEW M1 ( 38744 34944 ) VIA12SQ_C
   NEW M1 ( 38744 34944 ) ( 39808 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n26
   ( U0_UART_RX/U0_uart_fsm/U56 Y )
   ( U0_UART_RX/U0_uart_fsm/U54 A2 )
   ( U0_UART_RX/U0_uart_fsm/U34 A1 )
   + ROUTED M1 ( 39656 32664 ) VIA12SQ_C ( * 34184 ) VIA23SQ_C W ( 40416 * ) VIA23SQ_C W
   NEW M1 ( 40416 34336 ) VIA12SQ_C
   NEW M1 ( 33454 34032 ) ( 34336 * ) VIA12SQ_C
   NEW M2 ( 34336 34184 ) VIA23SQ_C W ( 39656 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n27
   ( U0_UART_RX/U0_uart_fsm/U35 Y )
   ( U0_UART_RX/U0_uart_fsm/U34 A2 )
   + ROUTED M1 ( 40720 34184 ) VIA12SQ_C ( * 35096 ) VIA23SQ_C W ( 42088 * ) VIA23SQ_C W ( * 35552 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n28
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_1_ Q )
   ( U0_UART_RX/U0_uart_fsm/U77 A1 )
   ( U0_UART_RX/U0_uart_fsm/U75 A1 )
   ( U0_UART_RX/U0_uart_fsm/U74 A2 )
   ( U0_UART_RX/U0_uart_fsm/U55 A1 )
   ( U0_UART_RX/U0_uart_fsm/U34 A3 )
   + ROUTED M1 ( 39200 41176 ) VIA12SQ_C
   NEW M2 ( 39048 41176 ) ( 39200 * )
   NEW M2 ( 39048 38744 ) ( * 41176 )
   NEW M2 ( 38896 38744 ) ( 39048 * )
   NEW M2 ( 36616 36008 ) ( * 38744 )
   NEW M2 ( 36616 36008 ) VIA23SQ_C W
   NEW M3 ( 35856 36008 ) ( 36616 * )
   NEW M1 ( 38896 37680 ) VIA12SQ_C ( * 38744 )
   NEW M1 ( 36616 39352 ) VIA12SQ_C W
   NEW M2 ( 36616 38744 ) ( * 39352 )
   NEW M1 ( 36160 34184 ) VIA12SQ_C
   NEW M1 ( 34944 36008 ) ( 35552 * )
   NEW M1 ( 34944 36008 ) VIA12SQ_C
   NEW M2 ( 34944 35704 ) ( * 36008 )
   NEW M2 ( 34944 35704 ) VIA23SQ_C W ( 35856 * )
   NEW M3 ( 35856 35704 ) ( * 36008 )
   NEW M2 ( 36160 34184 ) ( * 34488 )
   NEW M2 ( 36008 34488 ) ( 36160 * )
   NEW M2 ( 36008 34488 ) ( * 35704 )
   NEW M2 ( 35856 35704 ) ( 36008 * )
   NEW M2 ( 35856 35704 ) ( * 36008 ) VIA23SQ_C
   NEW M2 ( 36616 38744 ) VIA23SQ_C W ( 38896 * ) VIA23SQ_C W
   NEW M1 ( 40264 33576 ) VIA12SQ_C ( * 33880 ) VIA23SQ_C W
   NEW M3 ( 36160 33880 ) ( 40264 * )
   NEW M2 ( 36160 33880 ) VIA23SQ_C W
   NEW M2 ( 36160 33880 ) ( * 34184 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n29
   ( U0_UART_RX/U0_uart_fsm/U72 Y )
   ( U0_UART_RX/U0_uart_fsm/U36 A1 )
   + ROUTED M1 ( 30688 35856 ) VIA12SQ_C
   NEW M2 ( 30688 36008 ) VIA23SQ_C W ( 33120 * ) VIA23SQ_C W
   NEW M1 ( 33120 36160 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n30
   ( U0_UART_RX/U0_uart_fsm/U71 Y )
   ( U0_UART_RX/U0_uart_fsm/U36 A2 )
   + ROUTED M1 ( 30840 36160 ) VIA12SQ_C ( * 37335 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n31
   ( U0_UART_RX/U0_uart_fsm/U58 Y )
   ( U0_UART_RX/U0_uart_fsm/U36 A4 )
   + ROUTED M1 ( 30992 35704 ) VIA12SQ_C ( 31144 * )
   NEW M2 ( 31144 33272 ) ( * 35704 )
   NEW M1 ( 31144 33272 ) VIA12SQ_C
   NEW M1 ( 31144 33272 ) ( 31904 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n32
   ( U0_UART_RX/U0_uart_fsm/U37 Y )
   ( U0_UART_RX/U0_uart_fsm/U36 A5 )
   + ROUTED M1 ( 31448 36008 ) VIA12SQ_C
   NEW M2 ( 31448 34944 ) ( * 36008 )
   NEW M1 ( 31448 34944 ) VIA12SQ_C
   NEW M1 ( 30080 34944 ) ( 31448 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n33
   ( U0_UART_RX/U0_uart_fsm/U54 Y )
   ( U0_UART_RX/U0_uart_fsm/U37 A1 )
   + ROUTED M1 ( 29928 34488 ) VIA12SQ_C W
   NEW M2 ( 29776 34488 ) ( 29928 * )
   NEW M2 ( 29776 32968 ) ( * 34488 )
   NEW M2 ( 29776 32968 ) VIA23SQ_C W ( 38744 * ) VIA23SQ_C W
   NEW M2 ( 38744 32208 ) ( * 32968 )
   NEW M1 ( 38744 32208 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n34
   ( U0_UART_RX/U0_uart_fsm/U38 Y )
   ( U0_UART_RX/U0_uart_fsm/U37 A2 )
   + ROUTED M1 ( 30080 34184 ) VIA12SQ_C W VIA23SQ_C W
   NEW M3 ( 29472 34184 ) ( 30080 * )
   NEW M2 ( 29472 34184 ) VIA23SQ_C W
   NEW M2 ( 29472 32360 ) ( * 34184 )
   NEW M2 ( 29472 32360 ) VIA23SQ_C W
   NEW M3 ( 22480 32360 ) ( 29472 * )
   NEW M2 ( 22480 32360 ) VIA23SQ_C W
   NEW M2 ( 22480 26584 ) ( * 32360 )
   NEW M1 ( 22480 26584 ) VIA12SQ_C
   NEW M1 ( 21872 26584 ) ( 22480 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n35
   ( U0_UART_RX/U0_uart_fsm/U52 Y )
   ( U0_UART_RX/U0_uart_fsm/U40 A2 )
   + ROUTED M1 ( 29928 31448 ) VIA12SQ_C VIA23SQ_C W ( 32968 * ) VIA23SQ_C W
   NEW M2 ( 32968 27800 ) ( * 31448 )
   NEW M1 ( 32968 27800 ) VIA12SQ_C
   NEW M1 ( 32360 27800 ) ( 32968 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n36
   ( U0_UART_RX/U0_uart_fsm/U51 Y )
   ( U0_UART_RX/U0_uart_fsm/U38 A2 )
   + ROUTED M1 ( 21568 25976 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 17464 25976 ) ( 21568 * )
   NEW M2 ( 17464 25976 ) VIA23SQ_C W
   NEW M2 ( 17464 24912 ) ( * 25976 )
   NEW M1 ( 17464 24912 ) VIA12SQ_C
   NEW M1 ( 17160 24912 ) ( 17464 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n37
   ( U0_UART_RX/U0_uart_fsm/U47 Y )
   ( U0_UART_RX/U0_uart_fsm/U38 A3 )
   + ROUTED M1 ( 14880 19288 ) VIA12SQ_C VIA23SQ_C W ( 21264 * ) VIA23SQ_C W ( * 25824 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n38
   ( U0_UART_RX/U0_uart_fsm/U39 Y )
   ( U0_UART_RX/U0_uart_fsm/U38 A4 )
   + ROUTED M1 ( 21264 25976 ) VIA12SQ_C W ( 21416 * )
   NEW M2 ( 21416 25976 ) ( * 28560 ) VIA12SQ_C ( 21720 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n39
   ( U0_UART_RX/U0_uart_fsm/U46 Y )
   ( U0_UART_RX/U0_uart_fsm/U39 A3 )
   + ROUTED M1 ( 22632 29016 ) VIA12SQ_C ( * 30232 ) VIA23SQ_C W
   NEW M3 ( 21264 30232 ) ( 22632 * )
   NEW M2 ( 21264 30232 ) VIA23SQ_C W
   NEW M1 ( 21264 30232 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n40
   ( U0_UART_RX/U0_uart_fsm/U42 Y )
   ( U0_UART_RX/U0_uart_fsm/U39 A2 )
   + ROUTED M1 ( 22176 29320 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 19744 29320 ) ( 22176 * )
   NEW M2 ( 19744 29320 ) VIA23SQ_C W
   NEW M2 ( 19744 28256 ) ( * 29320 )
   NEW M1 ( 19744 28256 ) VIA12SQ_C
   NEW M1 ( 19440 28256 ) ( 19744 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n41
   ( U0_UART_RX/U0_uart_fsm/U40 Y )
   ( U0_UART_RX/U0_uart_fsm/U39 A4 )
   + ROUTED M1 ( 22662 29320 ) ( 23088 * ) VIA12SQ_C
   NEW M2 ( 23088 28712 ) ( * 29320 )
   NEW M2 ( 23088 28712 ) VIA23SQ_C W ( 30992 * ) VIA23SQ_C W
   NEW M2 ( 30992 28104 ) ( * 28712 )
   NEW M1 ( 30992 28104 ) VIA12SQ_C
   NEW M1 ( 30992 28104 ) ( 31752 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n42
   ( U0_UART_RX/U0_uart_fsm/U41 Y )
   ( U0_UART_RX/U0_uart_fsm/U39 A1 )
   + ROUTED M1 ( 22176 29016 ) VIA12SQ_C W VIA23SQ_C W ( 24117 * ) VIA23SQ_C W ( * 29168 ) VIA12SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n43
   ( U0_UART_RX/U0_uart_fsm/U67 Y )
   ( U0_UART_RX/U0_uart_fsm/U38 A1 )
   ( U0_UART_RX/U0_uart_fsm/U66 A4 )
   + ROUTED M1 ( 21720 27344 ) ( 22298 * )
   NEW M1 ( 21720 25824 ) VIA12SQ_C ( * 27319 )
   NEW M1 ( 21720 27344 ) VIA12SQ_C
   NEW M1 ( 21720 27344 ) ( * 27496 )
   NEW M1 ( 20960 27496 ) ( 21720 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n44
   ( U0_UART_RX/U0_uart_fsm/U74 Y )
   ( U0_UART_RX/U0_uart_fsm/U73 A2 )
   ( U0_UART_RX/U0_uart_fsm/U45 A )
   + ROUTED M1 ( 35400 37528 ) VIA12SQ_C
   NEW M1 ( 35400 38592 ) ( 36312 * )
   NEW M1 ( 35400 38592 ) VIA12SQ_C
   NEW M2 ( 35400 37528 ) ( * 38592 )
   NEW M1 ( 33728 37528 ) VIA12SQ_C
   NEW M2 ( 33728 36920 ) ( * 37528 )
   NEW M2 ( 33728 36920 ) VIA23SQ_C W ( 35400 * ) VIA23SQ_C W ( * 37528 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n45
   ( U0_UART_RX/U0_uart_fsm/U50 Y )
   ( U0_UART_RX/U0_uart_fsm/U47 A2 )
   + ROUTED M1 ( 13664 18984 ) ( 14090 * )
   NEW M1 ( 13664 18984 ) VIA12SQ_C ( * 20352 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n46
   ( U0_UART_RX/U0_uart_fsm/U49 Y )
   ( U0_UART_RX/U0_uart_fsm/U47 A1 )
   + ROUTED M1 ( 14272 19288 ) VIA12SQ_C
   NEW M2 ( 14272 18224 ) ( * 19288 )
   NEW M2 ( 14272 18224 ) ( 14424 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n47
   ( U0_UART_RX/U0_uart_fsm/U48 Y )
   ( U0_UART_RX/U0_uart_fsm/U47 A3 )
   + ROUTED M1 ( 13968 19136 ) ( * 19288 )
   NEW M1 ( 13056 19136 ) ( 13968 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n48
   ( U0_UART_RX/U0_uart_fsm/U79 Y )
   ( U0_UART_RX/U0_uart_fsm/U78 A2 )
   ( U0_UART_RX/U0_uart_fsm/U73 A1 )
   ( U0_UART_RX/U0_uart_fsm/U55 A2 )
   + ROUTED M1 ( 33424 37832 ) VIA12SQ_C W
   NEW M2 ( 32816 37832 ) ( 33424 * )
   NEW M2 ( 32816 37832 ) ( * 41328 )
   NEW M2 ( 38440 42240 ) ( * 42696 )
   NEW M2 ( 38440 42240 ) ( 38592 * )
   NEW M2 ( 38592 37503 ) ( * 42240 )
   NEW M1 ( 38592 37503 ) VIA12BAR_C
   NEW M1 ( 38440 42696 ) VIA12SQ_C W
   NEW M1 ( 32664 41328 ) VIA12SQ_C ( 32816 * )
   NEW M2 ( 32816 41328 ) ( * 42696 ) VIA23SQ_C W ( 38440 * ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n49
   ( U0_UART_RX/U0_uart_fsm/U57 Y )
   ( U0_UART_RX/U0_uart_fsm/U56 A3 )
   + ROUTED M1 ( 32512 34488 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 31448 34488 ) ( 32512 * )
   NEW M2 ( 31448 34488 ) VIA23SQ_C W
   NEW M2 ( 31448 32857 ) ( * 34488 )
   NEW M1 ( 31448 32857 ) VIA12SQ_C
   NEW M1 ( 31022 32857 ) ( 31448 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n50
   ( U0_UART_RX/U0_uart_fsm/U66 Y )
   ( U0_UART_RX/U0_uart_fsm/U60 A1 )
   + ROUTED M1 ( 20352 28256 ) VIA12SQ_C ( * 30840 ) VIA23SQ_C W ( 21720 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n51
   ( U0_UART_RX/U0_uart_fsm/U61 Y )
   ( U0_UART_RX/U0_uart_fsm/U60 A2 )
   + ROUTED M1 ( 22176 30663 ) VIA12BAR_C
   NEW M2 ( 22176 30536 ) VIA23SQ_C W
   NEW M3 ( 16248 30536 ) ( 22176 * )
   NEW M2 ( 16248 30536 ) VIA23SQ_C W
   NEW M2 ( 16248 29928 ) ( * 30536 )
   NEW M1 ( 16248 29928 ) VIA12SQ_C
   NEW M1 ( 16096 29928 ) ( 16248 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n52
   ( U0_UART_RX/U0_uart_fsm/U65 Y )
   ( U0_UART_RX/U0_uart_fsm/U61 A1 )
   + ROUTED M1 ( 15944 29168 ) VIA12SQ_C ( * 29928 ) VIA23SQ_C W ( 16856 * ) VIA23SQ_C W ( * 31904 )
   NEW M2 ( 16856 31904 ) ( 17008 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n53
   ( U0_UART_RX/U0_uart_fsm/U64 Y )
   ( U0_UART_RX/U0_uart_fsm/U61 A2 )
   + ROUTED M1 ( 15792 29320 ) VIA12SQ_C ( * 30384 ) VIA12SQ_C ( 16704 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n54
   ( U0_UART_RX/U0_uart_fsm/U63 Y )
   ( U0_UART_RX/U0_uart_fsm/U61 A3 )
   + ROUTED M1 ( 14424 25824 ) ( 15184 * ) VIA12SQ_C ( * 29168 ) VIA12SQ_C ( 15640 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n55
   ( U0_UART_RX/U0_uart_fsm/U62 Y )
   ( U0_UART_RX/U0_uart_fsm/U61 A4 )
   + ROUTED M1 ( 15488 29320 ) VIA12SQ_C
   NEW M2 ( 15488 28712 ) ( * 29320 )
   NEW M2 ( 15488 28712 ) VIA23SQ_C W
   NEW M3 ( 13360 28712 ) ( 15488 * )
   NEW M2 ( 13360 28712 ) VIA23SQ_C W
   NEW M1 ( 13360 28712 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n56
   ( U0_UART_RX/U0_uart_fsm/U70 Y )
   ( U0_UART_RX/U0_uart_fsm/U66 A1 )
   + ROUTED M1 ( 20504 27648 ) VIA12SQ_C
   NEW M2 ( 20504 27800 ) VIA23SQ_C W
   NEW M3 ( 16248 27800 ) ( 20504 * )
   NEW M2 ( 16248 27800 ) VIA23SQ_C W
   NEW M1 ( 16248 27673 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n57
   ( U0_UART_RX/U0_uart_fsm/U69 Y )
   ( U0_UART_RX/U0_uart_fsm/U66 A2 )
   + ROUTED M1 ( 20656 27496 ) VIA12SQ_C
   NEW M2 ( 20656 26280 ) ( * 27496 )
   NEW M2 ( 20656 26280 ) VIA23SQ_C W
   NEW M3 ( 18376 26280 ) ( 20656 * )
   NEW M2 ( 18376 26280 ) VIA23SQ_C W
   NEW M1 ( 18376 26280 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n58
   ( U0_UART_RX/U0_uart_fsm/U68 Y )
   ( U0_UART_RX/U0_uart_fsm/U66 A3 )
   + ROUTED M1 ( 20960 27648 ) VIA12SQ_C
   NEW M2 ( 20960 27192 ) ( * 27648 )
   NEW M2 ( 20960 27192 ) VIA23SQ_C W ( 23544 * ) VIA23SQ_C W
   NEW M1 ( 23544 27303 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/n59
   ( U0_UART_RX/U0_uart_fsm/U77 Y )
   ( U0_UART_RX/U0_uart_fsm/U76 A1 )
   ( U0_UART_RX/U0_uart_fsm/U72 A )
   + ROUTED M3 ( 35856 36312 ) ( 49384 * ) VIA23SQ_C W
   NEW M2 ( 49384 34184 ) ( * 36312 )
   NEW M1 ( 49384 34184 ) VIA12SQ_C
   NEW M1 ( 33454 36008 ) ( 34032 * ) VIA12SQ_C VIA23SQ_C W ( 35704 * )
   NEW M3 ( 35704 36008 ) ( * 36312 )
   NEW M3 ( 35704 36312 ) ( 35856 * ) VIA23SQ_C W VIA12SQ_C
   NEW M1 ( 35552 36312 ) ( 35856 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/check_edge[5]
   ( U0_UART_RX/U0_uart_fsm/U26 Y )
   ( U0_UART_RX/U0_uart_fsm/U69 A2 )
   + ROUTED M1 ( 16856 25976 ) VIA12SQ_C
   NEW M2 ( 16856 25672 ) ( * 25976 )
   NEW M2 ( 16856 25672 ) VIA23SQ_C W
   NEW M3 ( 7432 25672 ) ( 16856 * )
   NEW M2 ( 7432 25672 ) VIA23SQ_C W
   NEW M1 ( 7432 25799 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/check_edge[4]
   ( U0_UART_RX/U0_uart_fsm/U24 Y )
   ( U0_UART_RX/U0_uart_fsm/U63 A2 )
   + ROUTED M1 ( 9408 24912 ) ( 9560 * ) VIA12SQ_C ( * 25976 ) VIA23SQ_C W ( 12752 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/check_edge[3]
   ( U0_UART_RX/U0_uart_fsm/U23 Y )
   ( U0_UART_RX/U0_uart_fsm/U62 A2 )
   + ROUTED M1 ( 7736 28712 ) VIA12SQ_C VIA23SQ_C W ( 11840 * ) VIA23SQ_C W ( * 29320 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/check_edge[2]
   ( U0_UART_RX/U0_uart_fsm/U21 Y )
   ( U0_UART_RX/U0_uart_fsm/U70 A2 )
   + ROUTED M1 ( 12032 27496 ) VIA12SQ_C VIA23SQ_C W ( 14576 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/check_edge[1]
   ( U0_UART_RX/U0_uart_fsm/U19 Y )
   ( U0_UART_RX/U0_uart_fsm/U65 A2 )
   + ROUTED M1 ( 13968 29776 ) VIA12SQ_C ( * 32056 ) VIA23SQ_C W ( 15488 * ) VIA23SQ_C W ( * 32664 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/check_edge[0]
   ( U0_UART_RX/U0_uart_fsm/U17 Y )
   ( U0_UART_RX/U0_uart_fsm/U64 A2 )
   + ROUTED M1 ( 17038 29513 ) ( 18224 * ) VIA12SQ_C ( * 30840 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/next_state[2]
   ( U0_UART_RX/U0_uart_fsm/U29 Y )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_2_ D )
   + ROUTED M1 ( 34640 27496 ) VIA12SQ_C ( * 28560 )
   NEW M2 ( 34640 28560 ) ( 34792 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/next_state[1]
   ( U0_UART_RX/U0_uart_fsm/U33 Y )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_1_ D )
   + ROUTED M1 ( 34944 40872 ) VIA12SQ_C
   NEW M2 ( 34944 40264 ) ( * 40872 )
   NEW M2 ( 34944 40264 ) VIA23SQ_C W ( 36920 * ) VIA23SQ_C W
   NEW M2 ( 36920 36464 ) ( * 40264 )
   NEW M1 ( 36920 36464 ) VIA12SQ_C
   NEW M1 ( 36920 36464 ) ( 37528 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/next_state[0]
   ( U0_UART_RX/U0_uart_fsm/U36 Y )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_0_ D )
   + ROUTED M1 ( 34792 39352 ) VIA12SQ_C
   NEW M2 ( 34792 35704 ) ( * 39352 )
   NEW M2 ( 34792 35704 ) VIA23SQ_C
   NEW M3 ( 31904 35704 ) ( 34792 * )
   NEW M2 ( 31904 35704 ) VIA23SQ_C W
   NEW M1 ( 31904 35704 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/sub_40_carry[5]
   ( U0_UART_RX/U0_uart_fsm/U11 Y )
   ( U0_UART_RX/U0_uart_fsm/U10 A2 )
   + ROUTED M1 ( 5912 22632 ) VIA12SQ_C
   NEW M2 ( 5912 21720 ) ( * 22632 )
   NEW M2 ( 5912 21720 ) VIA23SQ_C W ( 6520 * ) VIA23SQ_C W
   NEW M2 ( 6520 21416 ) ( * 21720 )
   NEW M1 ( 6520 21416 ) VIA12SQ_C
   NEW M1 ( 6368 21416 ) ( 6520 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/sub_40_carry[4]
   ( U0_UART_RX/U0_uart_fsm/U13 Y )
   ( U0_UART_RX/U0_uart_fsm/U12 A1 )
   ( U0_UART_RX/U0_uart_fsm/U11 A2 )
   + ROUTED M1 ( 6064 20783 ) VIA12BAR_C
   NEW M2 ( 6064 19440 ) ( * 20783 )
   NEW M1 ( 6064 19440 ) VIA12SQ_C
   NEW M1 ( 7736 18072 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 6064 18072 ) ( 7736 * )
   NEW M2 ( 6064 18072 ) VIA23SQ_C W
   NEW M2 ( 6064 18072 ) ( * 19440 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_uart_fsm/sub_40_carry[3]
   ( U0_UART_RX/U0_uart_fsm/U15 Y )
   ( U0_UART_RX/U0_uart_fsm/U14 A1 )
   ( U0_UART_RX/U0_uart_fsm/U13 A2 )
   + ROUTED M1 ( 8648 19440 ) VIA12SQ_C
   NEW M2 ( 8648 19592 ) ( * 20504 ) VIA23SQ_C W
   NEW M1 ( 10168 20504 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 8648 20504 ) ( 10168 * )
   NEW M3 ( 8040 20504 ) ( 8648 * )
   NEW M2 ( 8040 20504 ) VIA23SQ_C W
   NEW M2 ( 8040 17439 ) ( * 20504 )
   NEW M1 ( 8040 17439 ) VIA12BAR_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N8
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_1 SO )
   ( U0_UART_RX/U0_edge_bit_counter/U34 A1 )
   + ROUTED M1 ( 21416 34336 ) VIA12SQ_C ( * 34792 ) VIA23SQ_C W VIA34SQ_C VIA45SQ_C W
   NEW M5 ( 18680 34792 ) ( 21416 * )
   NEW M4 ( 18680 34792 ) VIA45SQ_C W
   NEW M3 ( 18680 34792 ) VIA34SQ_C
   NEW M2 ( 18680 34792 ) VIA23SQ_C W
   NEW M2 ( 18680 34792 ) ( * 35856 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N9
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_2 SO )
   ( U0_UART_RX/U0_edge_bit_counter/U33 A1 )
   + ROUTED M1 ( 18832 37705 ) VIA12SQ_C ( * 41024 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N10
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_3 SO )
   ( U0_UART_RX/U0_edge_bit_counter/U32 A1 )
   + ROUTED M1 ( 18072 42519 ) VIA12SQ_C
   NEW M2 ( 18072 42392 ) VIA23SQ_C W ( 18680 * ) VIA23SQ_C W
   NEW M1 ( 18680 42544 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N11
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_4 SO )
   ( U0_UART_RX/U0_edge_bit_counter/U31 A1 )
   + ROUTED M1 ( 17768 47712 ) VIA12SQ_C ( * 49232 ) VIA12SQ_C ( 18528 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N12
   ( U0_UART_RX/U0_edge_bit_counter/U49 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U30 A1 )
   + ROUTED M1 ( 17768 45280 ) VIA12SQ_C
   NEW M2 ( 17768 44368 ) ( * 45280 )
   NEW M1 ( 17768 44368 ) VIA12SQ_C
   NEW M1 ( 17768 44368 ) ( 18984 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N19
   ( U0_UART_RX/U0_edge_bit_counter/U35 Y )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ D )
   + ROUTED M1 ( 22176 36185 ) VIA12SQ_C
   NEW M2 ( 22176 36312 ) VIA23SQ_C W
   NEW M3 ( 20352 36312 ) ( 22176 * )
   NEW M2 ( 20352 36312 ) VIA23SQ_C W
   NEW M2 ( 20352 36312 ) ( * 37528 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N20
   ( U0_UART_RX/U0_edge_bit_counter/U34 Y )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ D )
   + ROUTED M1 ( 19896 32664 ) VIA12SQ_C
   NEW M2 ( 19744 32664 ) ( 19896 * )
   NEW M2 ( 19744 32664 ) ( * 34792 ) VIA23SQ_C W ( 20200 * ) VIA23SQ_C W
   NEW M2 ( 20200 34032 ) ( * 34792 )
   NEW M1 ( 20200 34032 ) VIA12SQ_C
   NEW M1 ( 20200 34032 ) ( 20778 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N21
   ( U0_UART_RX/U0_edge_bit_counter/U33 Y )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ D )
   + ROUTED M1 ( 20352 39352 ) VIA12SQ_C ( * 40416 ) VIA12SQ_C
   NEW M1 ( 19288 40416 ) ( 20352 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N22
   ( U0_UART_RX/U0_edge_bit_counter/U32 Y )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ D )
   + ROUTED M1 ( 20352 42696 ) VIA12SQ_C
   NEW M2 ( 20352 42392 ) ( * 42696 )
   NEW M2 ( 20352 42392 ) VIA23SQ_C W
   NEW M3 ( 19136 42392 ) ( 20352 * )
   NEW M2 ( 19136 42392 ) VIA23SQ_C W
   NEW M1 ( 19136 42392 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N23
   ( U0_UART_RX/U0_edge_bit_counter/U31 Y )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ D )
   + ROUTED M1 ( 19288 47560 ) VIA12SQ_C ( * 48624 ) VIA12SQ_C
   NEW M1 ( 18984 48624 ) ( 19288 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N24
   ( U0_UART_RX/U0_edge_bit_counter/U30 Y )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ D )
   + ROUTED M1 ( 19896 46040 ) VIA12SQ_C
   NEW M2 ( 19896 44976 ) ( * 46040 )
   NEW M1 ( 19896 44976 ) VIA12SQ_C
   NEW M1 ( 19440 44976 ) ( 19896 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N26
   ( U0_UART_RX/U0_edge_bit_counter/U41 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U56 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U15 A )
   + ROUTED M1 ( 23696 20808 ) VIA12SQ_C
   NEW M2 ( 23544 20808 ) ( 23696 * )
   NEW M2 ( 23544 20808 ) ( * 23544 ) VIA23SQ_C W
   NEW M3 ( 21416 23544 ) ( 23544 * )
   NEW M2 ( 21416 23544 ) VIA23SQ_C W
   NEW M2 ( 21416 23544 ) ( * 24152 )
   NEW M1 ( 12144 24456 ) VIA12SQ_C VIA23SQ_C W ( 21416 * ) VIA23SQ_C W
   NEW M2 ( 21416 24152 ) ( * 24456 )
   NEW M1 ( 21416 24152 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N27
   ( U0_UART_RX/U0_edge_bit_counter/U43 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U51 A1 )
   + ROUTED M1 ( 11840 17920 ) VIA12SQ_C
   NEW M2 ( 11840 17160 ) ( * 17920 )
   NEW M2 ( 11840 17160 ) VIA23SQ_C W ( 15184 * ) VIA23SQ_C W
   NEW M2 ( 15184 16096 ) ( * 17160 )
   NEW M1 ( 15184 16096 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N28
   ( U0_UART_RX/U0_edge_bit_counter/U45 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U50 A1 )
   + ROUTED M1 ( 10806 12144 ) ( 13056 * ) VIA12SQ_C ( * 13968 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N29
   ( U0_UART_RX/U0_edge_bit_counter/U46 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U52 A1 )
   + ROUTED M1 ( 8344 11992 ) VIA12SQ_C VIA23SQ_C W ( 12296 * ) VIA23SQ_C W
   NEW M2 ( 12296 10624 ) ( * 11992 )
   NEW M1 ( 12296 10624 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N30
   ( U0_UART_RX/U0_edge_bit_counter/U48 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U54 A1 )
   + ROUTED M1 ( 17160 16096 ) VIA12SQ_C
   NEW M2 ( 17160 16248 ) VIA23SQ_C W
   NEW M3 ( 7280 16248 ) ( 17160 * )
   NEW M2 ( 7280 16248 ) VIA23SQ_C W
   NEW M1 ( 7280 16248 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/N31
   ( U0_UART_RX/U0_edge_bit_counter/U59 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U36 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U18 A1 )
   + ROUTED M1 ( 23848 22480 ) VIA12SQ_C
   NEW M2 ( 23848 22632 ) VIA23SQ_C W ( 29472 * ) VIA23SQ_C W
   NEW M1 ( 29472 22657 ) VIA12BAR_C
   NEW M1 ( 23392 22480 ) ( 23848 * )
   NEW M1 ( 23392 22480 ) VIA12SQ_C
   NEW M2 ( 23392 21568 ) ( * 22480 )
   NEW M1 ( 23392 21568 ) VIA12SQ_C
   NEW M1 ( 22936 21568 ) ( 23392 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/dftopt5_gOb16
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ QN )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ SI )
   ( U0_UART_RX/U0_edge_bit_counter/U19 A3 )
   ( U0_UART_RX/U0_edge_bit_counter/U18 A2 )
   + ROUTED M1 ( 20140 32056 ) VIA12SQ_C_1_2
   NEW M2 ( 20200 32056 ) ( * 32664 ) VIA23SQ_C W ( 22784 * ) VIA23SQ_C W
   NEW M2 ( 22784 24608 ) ( * 32664 )
   NEW M1 ( 22784 24608 ) VIA12SQ_C
   NEW M2 ( 22784 23240 ) ( * 24608 )
   NEW M2 ( 22784 23240 ) VIA23SQ_C W ( 23696 * )
   NEW M1 ( 28712 23544 ) VIA12SQ_C
   NEW M2 ( 28712 23240 ) ( * 23544 )
   NEW M2 ( 28712 23240 ) VIA23SQ_C W
   NEW M3 ( 23696 23240 ) ( 28712 * )
   NEW M1 ( 23696 22632 ) VIA12SQ_C ( * 23240 ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n18
   ( U0_UART_RX/U0_edge_bit_counter/U19 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U16 A1 )
   + ROUTED M1 ( 26432 22328 ) VIA12SQ_C W VIA23SQ_C W ( 27648 * ) VIA23SQ_C W ( * 23696 )
   NEW M2 ( 27648 23696 ) ( 28408 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n19
   ( U0_UART_RX/U0_edge_bit_counter/U17 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U16 A2 )
   + ROUTED M1 ( 26432 22632 ) VIA12SQ_C ( * 23240 )
   NEW M2 ( 26432 23240 ) ( 26584 * )
   NEW M2 ( 26584 23240 ) ( * 25216 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n20
   ( U0_UART_RX/U0_edge_bit_counter/U21 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U20 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U17 A2 )
   + ROUTED M1 ( 26280 25976 ) VIA12SQ_C ( * 26280 ) VIA23SQ_C W
   NEW M3 ( 24912 26280 ) ( 26280 * )
   NEW M1 ( 24000 25824 ) VIA12SQ_C ( * 26280 ) VIA23SQ_C W ( 24912 * )
   NEW M1 ( 24912 26888 ) ( 25216 * )
   NEW M1 ( 24912 26888 ) VIA12SQ_C
   NEW M2 ( 24912 26280 ) ( * 26888 )
   NEW M2 ( 24912 26280 ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n21
   ( U0_UART_RX/U0_edge_bit_counter/U18 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U17 A3 )
   + ROUTED M1 ( 25824 25824 ) ( 26128 * )
   NEW M1 ( 25824 25824 ) VIA12SQ_C
   NEW M2 ( 25824 23240 ) ( * 25824 )
   NEW M1 ( 25824 23240 ) VIA12SQ_C
   NEW M1 ( 24304 23240 ) ( 25824 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n22
   ( U0_UART_RX/U0_edge_bit_counter/U36 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U6 A )
   ( U0_UART_RX/U0_edge_bit_counter/U29 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U26 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U19 A1 )
   + ROUTED M1 ( 29016 24304 ) VIA12SQ_C ( * 24760 ) VIA23SQ_C W
   NEW M3 ( 28408 24760 ) ( 29016 * )
   NEW M2 ( 28408 24760 ) VIA23SQ_C W
   NEW M2 ( 28408 24760 ) ( * 25672 ) VIA12SQ_C
   NEW M1 ( 29776 23088 ) VIA12SQ_C ( * 24760 ) VIA23SQ_C W
   NEW M3 ( 29016 24760 ) ( 29776 * )
   NEW M1 ( 23392 34184 ) VIA12SQ_C VIA23SQ_C W ( 24304 * )
   NEW M3 ( 24304 34184 ) ( 27496 * ) VIA23SQ_C W
   NEW M2 ( 27496 25672 ) ( * 34184 )
   NEW M1 ( 27496 25672 ) VIA12SQ_C
   NEW M1 ( 27496 25672 ) ( 28408 * )
   NEW M2 ( 24304 34184 ) VIA23SQ_C W
   NEW M1 ( 24304 34336 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n23
   ( U0_UART_RX/U0_edge_bit_counter/U20 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U19 A2 )
   + ROUTED M1 ( 29320 24152 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 24608 24152 ) ( 29320 * )
   NEW M2 ( 24608 24152 ) VIA23SQ_C W
   NEW M2 ( 24608 24152 ) ( * 25216 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n24
   ( U0_UART_RX/U0_edge_bit_counter/U24 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U22 A2 )
   + ROUTED M1 ( 29320 28560 ) ( 29776 * ) VIA12SQ_C
   NEW M2 ( 29776 27800 ) ( * 28560 )
   NEW M1 ( 29776 27800 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n25
   ( U0_UART_RX/U0_edge_bit_counter/U23 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U22 A3 )
   + ROUTED M1 ( 30232 26888 ) VIA12SQ_C
   NEW M2 ( 30232 24912 ) ( * 26888 )
   NEW M2 ( 30232 24912 ) VIA23SQ_C W ( 31448 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n26
   ( U0_UART_RX/U0_edge_bit_counter/U26 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U25 A3 )
   ( U0_UART_RX/U0_edge_bit_counter/U22 A4 )
   + ROUTED M1 ( 30080 27344 ) VIA12SQ_C
   NEW M2 ( 30080 27192 ) ( * 27344 )
   NEW M2 ( 29776 27192 ) ( 30080 * )
   NEW M1 ( 26888 29928 ) VIA12SQ_C
   NEW M2 ( 26888 27496 ) ( * 29928 )
   NEW M2 ( 26888 27496 ) VIA23SQ_C W ( 29776 * )
   NEW M3 ( 29776 27192 ) ( * 27496 )
   NEW M2 ( 29776 27192 ) VIA23SQ_C W
   NEW M1 ( 29016 26584 ) ( 29776 * ) VIA12SQ_C ( * 27192 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n27
   ( U0_UART_RX/U0_edge_bit_counter/U27 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U25 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U24 A3 )
   + ROUTED M1 ( 27222 29016 ) ( 28256 * ) VIA12SQ_C ( * 29928 )
   NEW M1 ( 28256 31904 ) VIA12SQ_C
   NEW M2 ( 28256 29928 ) ( * 31904 )
   NEW M1 ( 28560 29928 ) ( 28864 * )
   NEW M1 ( 28560 29928 ) VIA12SQ_C
   NEW M2 ( 28256 29928 ) ( 28560 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n28
   ( U0_UART_RX/U0_edge_bit_counter/U29 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U28 A3 )
   + ROUTED M1 ( 26432 33576 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 24760 33576 ) ( 26432 * )
   NEW M2 ( 24760 33576 ) VIA23SQ_C W
   NEW M1 ( 24760 33576 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n29
   ( U0_UART_RX/U0_edge_bit_counter/U16 Y )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ D )
   + ROUTED M1 ( 26584 22784 ) ( 26888 * ) VIA12SQ_C ( * 24152 ) VIA12SQ_C ( 27093 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n30
   ( U0_UART_RX/U0_edge_bit_counter/U22 Y )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ D )
   + ROUTED M1 ( 31600 25976 ) VIA12SQ_C ( * 27040 ) VIA12SQ_C
   NEW M1 ( 30688 27040 ) ( 31600 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n31
   ( U0_UART_RX/U0_edge_bit_counter/U25 Y )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ D )
   + ROUTED M1 ( 24456 30840 ) VIA12SQ_C
   NEW M2 ( 24456 30232 ) ( * 30840 )
   NEW M2 ( 24456 30232 ) VIA23SQ_C W ( 26280 * ) VIA23SQ_C W
   NEW M2 ( 26280 29776 ) ( * 30232 )
   NEW M1 ( 26280 29776 ) VIA12SQ_C
   NEW M1 ( 26280 29776 ) ( 26432 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n32
   ( U0_UART_RX/U0_edge_bit_counter/U28 Y )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ D )
   + ROUTED M1 ( 25520 36008 ) VIA12SQ_C
   NEW M2 ( 25520 34944 ) ( * 36008 )
   NEW M1 ( 25520 34944 ) VIA12SQ_C
   NEW M1 ( 25520 34944 ) ( 26128 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n1
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ QN )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ SI )
   ( U0_UART_RX/U0_edge_bit_counter/U35 A1 )
   + ROUTED M1 ( 24608 36947 ) VIA12SQ_C
   NEW M2 ( 24608 36616 ) ( * 36947 )
   NEW M1 ( 22814 35856 ) ( 23240 * ) VIA12SQ_C ( * 36616 ) VIA23SQ_C W ( 24608 * ) VIA23SQ_C W
   NEW M2 ( 24608 31448 ) ( * 36616 )
   NEW M1 ( 24608 31448 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n2
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_ QN )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ SI )
   ( U0_UART_RX/U0_edge_bit_counter/U56 A4 )
   + ROUTED M1 ( 24304 32208 ) VIA12SQ_C
   NEW M1 ( 25764 35400 ) VIA12SQ_C_1_2
   NEW M2 ( 25824 32664 ) ( * 35400 )
   NEW M2 ( 25824 32664 ) VIA23SQ_C W
   NEW M3 ( 24304 32664 ) ( 25824 * )
   NEW M2 ( 24304 32664 ) VIA23SQ_C W
   NEW M2 ( 24304 32208 ) ( * 32664 )
   NEW M1 ( 21720 24304 ) VIA12SQ_C ( 21872 * )
   NEW M2 ( 21872 24304 ) ( * 31752 ) VIA23SQ_C W ( 24304 * ) VIA23SQ_C W ( * 32208 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n13
   ( U0_UART_RX/U0_edge_bit_counter/U40 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U43 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U42 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U37 A )
   + ROUTED M1 ( 10776 23848 ) VIA12SQ_C
   NEW M1 ( 10320 17616 ) ( 10776 * )
   NEW M1 ( 10928 17494 ) ( * 17616 )
   NEW M1 ( 10776 17616 ) ( 10928 * )
   NEW M2 ( 10776 23848 ) ( * 24912 )
   NEW M2 ( 10624 24912 ) ( 10776 * )
   NEW M2 ( 10624 24912 ) ( * 25976 ) VIA12SQ_C
   NEW M2 ( 10776 17616 ) ( * 23848 )
   NEW M1 ( 10776 17616 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n17
   ( U0_UART_RX/U0_edge_bit_counter/U42 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U45 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U44 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U38 A )
   + ROUTED M1 ( 8952 17464 ) VIA12SQ_C
   NEW M2 ( 8952 17160 ) ( * 17464 )
   NEW M2 ( 8952 17160 ) VIA23SQ_C W ( 9560 * ) VIA23SQ_C W VIA12SQ_C
   NEW M2 ( 9560 14120 ) ( 9712 * )
   NEW M2 ( 9560 14120 ) ( * 17160 )
   NEW M2 ( 9712 12600 ) ( * 14120 )
   NEW M1 ( 9712 12600 ) VIA12SQ_C
   NEW M1 ( 9772 14120 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n33
   ( U0_UART_RX/U0_edge_bit_counter/U44 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U47 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U46 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U45 A3 )
   + ROUTED M1 ( 10320 13208 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 10320 12600 ) ( * 13208 )
   NEW M3 ( 8192 12600 ) ( 10320 * )
   NEW M1 ( 6824 12600 ) VIA12SQ_C VIA23SQ_C W ( 8192 * ) VIA23SQ_C W ( * 14424 ) VIA12SQ_C
   NEW M1 ( 7006 14424 ) ( 8192 * )
   NEW M1 ( 8192 14424 ) ( 8800 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n34
   ( U0_UART_RX/U0_edge_bit_counter/U47 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U48 A1 )
   + ROUTED M1 ( 6824 14880 ) VIA12SQ_C ( * 16007 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n35
   ( U0_UART_RX/U0_edge_bit_counter/U37 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U41 A3 )
   + ROUTED M1 ( 10776 25216 ) VIA12SQ_C ( 11080 * )
   NEW M2 ( 11080 23544 ) ( * 25216 )
   NEW M2 ( 11080 23544 ) ( 11688 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n36
   ( U0_UART_RX/U0_edge_bit_counter/U38 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U43 A3 )
   + ROUTED M1 ( 9256 17312 ) VIA12SQ_C
   NEW M2 ( 9256 17464 ) VIA23SQ_C W ( 11384 * ) VIA23SQ_C W
   NEW M2 ( 11384 16856 ) ( * 17464 )
   NEW M1 ( 11384 16856 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n37
   ( U0_UART_RX/U0_edge_bit_counter/U39 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U47 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U46 A1 )
   + ROUTED M1 ( 6520 13968 ) VIA12SQ_C ( 7128 * )
   NEW M1 ( 7128 14120 ) VIA12SQ_C W
   NEW M2 ( 7128 13968 ) ( * 14120 )
   NEW M1 ( 7128 12752 ) VIA12SQ_C ( * 13968 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n38
   ( U0_UART_RX/U0_edge_bit_counter/U52 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U53 A3 )
   + ROUTED M1 ( 13512 11536 ) ( 13664 * ) VIA12SQ_C ( * 13816 ) VIA23SQ_C W ( 15336 * ) VIA23SQ_C W ( * 14272 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n39
   ( U0_UART_RX/U0_edge_bit_counter/U51 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U53 A2 )
   + ROUTED M1 ( 13968 15184 ) VIA12SQ_C
   NEW M2 ( 13968 14120 ) ( * 15184 )
   NEW M2 ( 13968 14120 ) VIA23SQ_C W ( 15032 * ) VIA23SQ_C W
   NEW M1 ( 15032 14272 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n40
   ( U0_UART_RX/U0_edge_bit_counter/U50 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U53 A1 )
   + ROUTED M1 ( 14880 14120 ) VIA12SQ_C
   NEW M2 ( 14728 14120 ) ( 14880 * )
   NEW M2 ( 14728 13816 ) ( * 14120 )
   NEW M1 ( 14728 13816 ) VIA12SQ_C
   NEW M1 ( 14300 13816 ) ( 14728 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n41
   ( U0_UART_RX/U0_edge_bit_counter/U55 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U56 A3 )
   ( U0_UART_RX/U0_edge_bit_counter/U56 A2 )
   + ROUTED M1 ( 19136 25216 ) VIA12SQ_C
   NEW M2 ( 19136 24760 ) ( * 25216 )
   NEW M2 ( 19136 24760 ) VIA23SQ_C W ( 21568 * ) VIA23SQ_C W
   NEW M1 ( 21568 24912 ) VIA12SQ_C
   NEW M3 ( 21568 24760 ) ( 22024 * ) VIA23SQ_C W
   NEW M2 ( 22024 24456 ) ( * 24760 )
   NEW M1 ( 22024 24456 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n42
   ( U0_UART_RX/U0_edge_bit_counter/U57 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U58 A4 )
   ( U0_UART_RX/U0_edge_bit_counter/U58 A1 )
   + ROUTED M1 ( 21112 22480 ) VIA12SQ_C
   NEW M2 ( 20960 22632 ) ( 21112 * )
   NEW M1 ( 20960 22632 ) VIA12SQ_C
   NEW M1 ( 19744 24000 ) ( 20960 * ) VIA12SQ_C
   NEW M2 ( 20960 22632 ) ( * 24000 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n43
   ( U0_UART_RX/U0_edge_bit_counter/U58 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U59 A4 )
   + ROUTED M1 ( 21720 22024 ) ( 22328 * ) VIA12SQ_C
   NEW M2 ( 22328 20808 ) ( * 22024 )
   NEW M1 ( 22328 20808 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n44
   ( U0_UART_RX/U0_edge_bit_counter/U56 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U59 A3 )
   + ROUTED M1 ( 22328 23696 ) VIA12SQ_C
   NEW M2 ( 22176 23696 ) ( 22328 * )
   NEW M2 ( 22176 21112 ) ( * 23696 )
   NEW M1 ( 22176 21112 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n45
   ( U0_UART_RX/U0_edge_bit_counter/U54 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U59 A2 )
   + ROUTED M1 ( 18528 16400 ) ( 18832 * ) VIA12SQ_C ( * 20504 ) VIA23SQ_C W ( 21872 * ) VIA23SQ_C W ( * 20960 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n46
   ( U0_UART_RX/U0_edge_bit_counter/U53 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U59 A1 )
   + ROUTED M1 ( 21720 20656 ) VIA12SQ_C
   NEW M2 ( 21720 20808 ) VIA23SQ_C W
   NEW M3 ( 14728 20808 ) ( 21720 * )
   NEW M2 ( 14728 20808 ) VIA23SQ_C W
   NEW M2 ( 14728 14272 ) ( * 20808 )
   NEW M1 ( 14728 14272 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n47
   ( U0_UART_RX/U0_edge_bit_counter/U15 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U58 A2 )
   + ROUTED M1 ( 23696 21568 ) VIA12SQ_C
   NEW M2 ( 23696 21720 ) VIA23SQ_C W
   NEW M3 ( 21022 21720 ) ( 23696 * )
   NEW M2 ( 21022 21720 ) VIA23SQ_C W
   NEW M1 ( 21022 21872 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n48
   ( U0_UART_RX/U0_edge_bit_counter/U6 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U35 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U34 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U33 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U32 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U31 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U30 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U28 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U27 A3 )
   + ROUTED M1 ( 27040 34184 ) ( 27648 * ) VIA12SQ_C
   NEW M2 ( 27648 33272 ) ( * 34184 )
   NEW M1 ( 27648 33272 ) VIA12SQ_C
   NEW M1 ( 18376 49384 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 18376 44216 ) ( * 49384 )
   NEW M3 ( 18376 44216 ) VIA34SQ_C
   NEW M1 ( 18832 44216 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 18528 44216 ) ( 18832 * )
   NEW M1 ( 18528 42696 ) VIA12SQ_C
   NEW M1 ( 22936 36008 ) VIA12SQ_C
   NEW M2 ( 22936 34792 ) ( * 36008 )
   NEW M2 ( 22936 34792 ) VIA23SQ_C W
   NEW M1 ( 23696 34032 ) VIA12SQ_C ( * 34488 ) VIA23SQ_C W ( 23848 * )
   NEW M3 ( 23848 34488 ) ( * 34792 )
   NEW M3 ( 22936 34792 ) ( 23848 * )
   NEW M1 ( 18680 40872 ) VIA12SQ_C ( * 41480 )
   NEW M2 ( 18528 41480 ) ( 18680 * )
   NEW M2 ( 18528 42696 ) ( * 44216 ) VIA23SQ_C W
   NEW M2 ( 18528 41480 ) ( * 42696 )
   NEW M3 ( 21568 34792 ) ( 22936 * )
   NEW M1 ( 21568 34184 ) VIA12SQ_C ( * 34792 ) VIA23SQ_C
   NEW M3 ( 23848 34792 ) ( 27040 * ) VIA23SQ_C W
   NEW M2 ( 27040 34184 ) ( * 34792 )
   NEW M1 ( 27040 34184 ) VIA12SQ_C
   NEW M2 ( 18528 35096 ) ( * 41480 )
   NEW M2 ( 18528 35096 ) VIA23SQ_C W ( 21568 * )
   NEW M3 ( 21568 34792 ) ( * 35096 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n49
   ( U0_UART_RX/U0_edge_bit_counter/U14 Y )
   ( U0_UART_RX/U0_edge_bit_counter/U36 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/U20 A3 )
   + ROUTED M1 ( 24304 26584 ) VIA12SQ_C ( * 26888 ) VIA23SQ_C W ( 26736 * ) VIA23SQ_C W
   NEW M1 ( 26736 27303 ) VIA12SQ_C
   NEW M2 ( 26736 26888 ) ( * 27303 )
   NEW M1 ( 29168 22480 ) VIA12SQ_C
   NEW M2 ( 29168 22024 ) ( * 22480 )
   NEW M2 ( 29168 22024 ) VIA23SQ_C W
   NEW M3 ( 26736 22024 ) ( 29168 * )
   NEW M2 ( 26736 22024 ) VIA23SQ_C W
   NEW M2 ( 26736 22024 ) ( * 26888 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n52
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_ QN )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_ SI )
   + ROUTED M1 ( 20140 45432 ) VIA12SQ_C_1_2
   NEW M2 ( 20200 45432 ) ( * 46040 ) VIA23SQ_C W ( 23696 * ) VIA23SQ_C W ( * 46979 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/n53
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ QN )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ SI )
   + ROUTED M1 ( 24760 42240 ) VIA12SQ_C
   NEW M2 ( 24760 42392 ) VIA23SQ_C W
   NEW M3 ( 20808 42392 ) ( 24760 * )
   NEW M2 ( 20808 42392 ) VIA23SQ_C W
   NEW M2 ( 20808 38744 ) ( * 42392 )
   NEW M1 ( 20808 38744 ) VIA12SQ_C
   NEW M1 ( 20600 38744 ) ( 20808 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/dftopt2_gOb10
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_ QN )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_ SI )
   + ROUTED M1 ( 20444 38136 ) VIA12SQ_C_1_2
   NEW M2 ( 20504 38136 ) ( * 39352 ) VIA23SQ_C W ( 24608 * ) VIA23SQ_C W
   NEW M2 ( 24608 38896 ) ( * 39352 )
   NEW M1 ( 24608 38896 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/add_31_carry[5]
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_4 C1 )
   ( U0_UART_RX/U0_edge_bit_counter/U49 A1 )
   + ROUTED M1 ( 17160 47864 ) VIA12SQ_C W
   NEW M2 ( 17160 46648 ) ( * 47864 )
   NEW M2 ( 17160 46648 ) VIA23SQ_C W
   NEW M3 ( 16552 46648 ) ( 17160 * )
   NEW M2 ( 16552 46648 ) VIA23SQ_C W
   NEW M2 ( 16552 46192 ) ( * 46648 )
   NEW M1 ( 16552 46192 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/add_31_carry[4]
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_3 C1 )
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_4 B0 )
   + ROUTED M1 ( 17593 42392 ) VIA12SQ_C W ( * 43304 ) VIA23SQ_C W
   NEW M3 ( 16400 43304 ) ( 17593 * )
   NEW M2 ( 16400 43304 ) VIA23SQ_C W
   NEW M2 ( 16400 43304 ) ( * 47408 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/add_31_carry[3]
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_2 C1 )
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_3 B0 )
   + ROUTED M1 ( 18224 37832 ) VIA12SQ_C W ( * 41784 ) VIA23SQ_C W
   NEW M3 ( 17008 41784 ) ( 18224 * )
   NEW M2 ( 17008 41784 ) VIA23SQ_C W
   NEW M2 ( 17008 41784 ) ( * 42848 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_edge_bit_counter/add_31_carry[2]
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_1 C1 )
   ( U0_UART_RX/U0_edge_bit_counter/add_31_U1_1_2 B0 )
   + ROUTED M1 ( 18376 35704 ) ( 18802 * )
   NEW M1 ( 18376 35704 ) VIA12SQ_C ( * 36312 ) VIA23SQ_C W
   NEW M3 ( 17616 36312 ) ( 18376 * )
   NEW M2 ( 17616 36312 ) VIA23SQ_C W
   NEW M2 ( 17616 36312 ) ( * 37376 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/dftopt12_gOb11
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ QN )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_2_ SI )
   + ROUTED M1 ( 36008 25520 ) VIA12SQ_C
   NEW M2 ( 36008 25672 ) VIA23SQ_C W
   NEW M3 ( 34944 25672 ) ( 36008 * )
   NEW M2 ( 34944 25672 ) VIA23SQ_C W
   NEW M2 ( 34944 25672 ) ( * 28104 )
   NEW M1 ( 34884 28104 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/N58
   ( U0_UART_RX/U0_data_sampling/U62 Y )
   ( U0_UART_RX/U0_data_sampling/sampled_bit_reg D )
   + ROUTED M1 ( 34944 42873 ) VIA12SQ_C
   NEW M2 ( 34944 43000 ) VIA23SQ_C W ( 35400 * ) VIA23SQ_C W ( * 44216 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n23
   ( U0_UART_RX/U0_data_sampling/U46 Y )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_0_ D )
   + ROUTED M1 ( 30840 44216 ) VIA12SQ_C
   NEW M2 ( 30840 43912 ) ( * 44216 )
   NEW M2 ( 30840 43912 ) VIA23SQ_C W
   NEW M3 ( 27800 43912 ) ( 30840 * )
   NEW M3 ( 27800 43912 ) ( * 44216 )
   NEW M3 ( 26128 44216 ) ( 27800 * )
   NEW M2 ( 26128 44216 ) VIA23SQ_C W
   NEW M1 ( 26128 44216 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n24
   ( U0_UART_RX/U0_data_sampling/U37 Y )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_1_ D )
   + ROUTED M1 ( 27649 46040 ) ( 29320 * ) VIA12SQ_C ( * 47560 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n25
   ( U0_UART_RX/U0_data_sampling/U27 Y )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_2_ D )
   + ROUTED M1 ( 25672 39352 ) VIA12SQ_C
   NEW M2 ( 25520 39352 ) ( 25672 * )
   NEW M2 ( 25520 39352 ) ( * 40416 )
   NEW M2 ( 25368 40416 ) ( 25520 * )
   NEW M1 ( 25368 40416 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n1
   ( U0_UART_RX/U0_data_sampling/Samples_reg_0_ Q )
   ( U0_UART_RX/U0_data_sampling/U63 A2 )
   ( U0_UART_RX/U0_data_sampling/U60 A2 )
   + ROUTED M1 ( 31904 44520 ) ( 32482 * )
   NEW M1 ( 31904 44520 ) VIA12SQ_C
   NEW M2 ( 31904 43000 ) ( * 44520 )
   NEW M2 ( 31904 43000 ) VIA23SQ_C W
   NEW M3 ( 28104 43000 ) ( 31904 * )
   NEW M1 ( 28104 42696 ) VIA12SQ_C ( * 43000 ) VIA23SQ_C W
   NEW M3 ( 26888 43000 ) ( 28104 * )
   NEW M2 ( 26888 43000 ) VIA23SQ_C W
   NEW M2 ( 26888 43000 ) ( * 43608 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n2
   ( U0_UART_RX/U0_data_sampling/Samples_reg_1_ Q )
   ( U0_UART_RX/U0_data_sampling/U63 A1 )
   ( U0_UART_RX/U0_data_sampling/U45 A2 )
   + ROUTED M2 ( 32208 46040 ) ( * 46344 ) VIA23SQ_C W ( 33576 * ) VIA23SQ_C W ( * 47104 ) VIA12SQ_C
   NEW M2 ( 32208 44216 ) ( * 46040 )
   NEW M1 ( 32208 44216 ) VIA12SQ_C
   NEW M1 ( 32208 46040 ) VIA12SQ_C
   NEW M1 ( 31600 46040 ) ( 32208 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n3
   ( U0_UART_RX/U0_data_sampling/U12 Y )
   ( U0_UART_RX/U0_data_sampling/U15 A2 )
   ( U0_UART_RX/U0_data_sampling/U14 A1 )
   ( U0_UART_RX/U0_data_sampling/U6 A )
   + ROUTED M1 ( 5912 34184 ) VIA12SQ_C
   NEW M1 ( 6064 32968 ) VIA12SQ_C
   NEW M2 ( 5912 32968 ) ( 6064 * )
   NEW M1 ( 5912 30815 ) VIA12BAR_C ( * 32968 )
   NEW M1 ( 6824 34184 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 5912 34184 ) ( 6824 * )
   NEW M2 ( 5912 34184 ) VIA23SQ_C W
   NEW M2 ( 5912 32968 ) ( * 34184 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n4
   ( U0_UART_RX/U0_data_sampling/U14 Y )
   ( U0_UART_RX/U0_data_sampling/U17 A1 )
   ( U0_UART_RX/U0_data_sampling/U16 A2 )
   ( U0_UART_RX/U0_data_sampling/U15 A3 )
   + ROUTED M2 ( 7280 32664 ) ( 7736 * ) VIA12SQ_C
   NEW M1 ( 6824 31600 ) ( 7280 * ) VIA12SQ_C ( * 32664 )
   NEW M1 ( 7280 33576 ) VIA12SQ_C
   NEW M2 ( 7280 32664 ) ( * 33576 )
   NEW M1 ( 6824 31144 ) ( 7554 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n5
   ( U0_UART_RX/U0_data_sampling/U17 Y )
   ( U0_UART_RX/U0_data_sampling/U18 A1 )
   + ROUTED M1 ( 7736 30536 ) VIA12SQ_C VIA23SQ_C W ( 9104 * ) VIA23SQ_C W
   NEW M1 ( 9104 30688 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n6
   ( U0_UART_RX/U0_data_sampling/U6 Y )
   ( U0_UART_RX/U0_data_sampling/U13 A3 )
   + ROUTED M1 ( 6064 36616 ) VIA12SQ_C
   NEW M2 ( 6064 34944 ) ( * 36616 )
   NEW M1 ( 6064 34944 ) VIA12SQ_C
   NEW M1 ( 5912 34944 ) ( 6064 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n11
   ( U0_UART_RX/U0_data_sampling/U10 Y )
   ( U0_UART_RX/U0_data_sampling/U17 A2 )
   ( U0_UART_RX/U0_data_sampling/U16 A1 )
   + ROUTED M1 ( 8040 32816 ) VIA12SQ_C
   NEW M2 ( 8040 30840 ) ( * 32816 )
   NEW M2 ( 8040 30840 ) VIA23SQ_C W
   NEW M3 ( 7432 30840 ) ( 8040 * )
   NEW M1 ( 7432 30840 ) VIA12SQ_C W VIA23SQ_C W
   NEW M1 ( 5608 28256 ) VIA12SQ_C ( 5760 * )
   NEW M2 ( 5760 28256 ) ( * 30840 ) VIA23SQ_C W ( 7432 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n12
   ( U0_UART_RX/U0_data_sampling/U20 Y )
   ( U0_UART_RX/U0_data_sampling/U23 A2 )
   ( U0_UART_RX/U0_data_sampling/U22 A1 )
   ( U0_UART_RX/U0_data_sampling/U5 A )
   + ROUTED M1 ( 6064 40872 ) VIA12SQ_C
   NEW M2 ( 5912 40872 ) ( 6064 * )
   NEW M1 ( 5244 44216 ) VIA12SQ_C_1_2
   NEW M2 ( 5304 42392 ) ( * 44216 )
   NEW M2 ( 5304 42392 ) VIA23SQ_C W ( 5912 * ) VIA23SQ_C W
   NEW M1 ( 6064 42696 ) VIA12SQ_C
   NEW M2 ( 6064 42392 ) ( * 42696 )
   NEW M2 ( 5912 42392 ) ( 6064 * )
   NEW M2 ( 5912 40872 ) ( * 42392 )
   NEW M1 ( 6672 39656 ) VIA12SQ_C
   NEW M2 ( 5912 39656 ) ( 6672 * )
   NEW M2 ( 5912 39656 ) ( * 40872 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n13
   ( U0_UART_RX/U0_data_sampling/U22 Y )
   ( U0_UART_RX/U0_data_sampling/U25 A1 )
   ( U0_UART_RX/U0_data_sampling/U24 A2 )
   ( U0_UART_RX/U0_data_sampling/U23 A3 )
   + ROUTED M1 ( 6368 43912 ) VIA12SQ_C
   NEW M2 ( 6216 43912 ) ( 6368 * )
   NEW M1 ( 6216 43304 ) ( 6490 * )
   NEW M1 ( 6216 43304 ) VIA12SQ_C ( * 43912 )
   NEW M1 ( 6824 46040 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 7888 47864 ) VIA12SQ_C W
   NEW M2 ( 7888 46040 ) ( * 47864 )
   NEW M2 ( 7888 46040 ) VIA23SQ_C W
   NEW M3 ( 6824 46040 ) ( 7888 * )
   NEW M2 ( 6216 43912 ) ( * 46040 ) VIA23SQ_C W ( 6824 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n14
   ( U0_UART_RX/U0_data_sampling/U25 Y )
   ( U0_UART_RX/U0_data_sampling/U26 A1 )
   + ROUTED M1 ( 7736 47256 ) VIA12SQ_C VIA23SQ_C W ( 9408 * ) VIA23SQ_C W
   NEW M1 ( 9408 47408 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n15
   ( U0_UART_RX/U0_data_sampling/U5 Y )
   ( U0_UART_RX/U0_data_sampling/U21 A3 )
   + ROUTED M1 ( 5608 40264 ) ( 6064 * )
   NEW M1 ( 5608 40264 ) VIA12SQ_C
   NEW M2 ( 5608 39960 ) ( * 40264 )
   NEW M1 ( 5608 39960 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n16
   ( U0_UART_RX/U0_data_sampling/U4 Y )
   ( U0_UART_RX/U0_data_sampling/U25 A2 )
   ( U0_UART_RX/U0_data_sampling/U24 A1 )
   + ROUTED M1 ( 8800 46233 ) VIA12SQ_C
   NEW M2 ( 8800 46344 ) VIA23SQ_C W
   NEW M3 ( 8192 46344 ) ( 8800 * )
   NEW M1 ( 8192 47560 ) VIA12SQ_C
   NEW M2 ( 8192 46344 ) ( * 47560 )
   NEW M2 ( 8192 46344 ) VIA23SQ_C W
   NEW M1 ( 7128 46192 ) VIA12SQ_C
   NEW M2 ( 7128 46344 ) VIA23SQ_C W ( 8192 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n17
   ( U0_UART_RX/U0_data_sampling/U36 Y )
   ( U0_UART_RX/U0_data_sampling/U27 A1 )
   + ROUTED M1 ( 26736 40720 ) VIA12SQ_C
   NEW M2 ( 26736 40568 ) VIA23SQ_C W ( 27952 * ) VIA23SQ_C W
   NEW M1 ( 27952 40720 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n18
   ( U0_UART_RX/U0_data_sampling/U61 Y )
   ( U0_UART_RX/U0_data_sampling/U46 A1 )
   ( U0_UART_RX/U0_data_sampling/U37 A2 )
   ( U0_UART_RX/U0_data_sampling/U27 A2 )
   + ROUTED M1 ( 25672 41176 ) VIA12SQ_C ( * 42696 )
   NEW M2 ( 25672 42696 ) ( 25976 * )
   NEW M1 ( 30628 42848 ) VIA12SQ_C W
   NEW M2 ( 30628 42696 ) ( * 42848 )
   NEW M2 ( 30628 42696 ) VIA23SQ_C W
   NEW M3 ( 25976 42696 ) ( 30628 * )
   NEW M2 ( 25976 42696 ) VIA23SQ_C W
   NEW M1 ( 27192 45736 ) VIA12SQ_C
   NEW M2 ( 27192 43912 ) ( * 45736 )
   NEW M2 ( 27192 43912 ) VIA23SQ_C W
   NEW M3 ( 25976 43912 ) ( 27192 * )
   NEW M2 ( 25976 43912 ) VIA23SQ_C W
   NEW M2 ( 25976 42696 ) ( * 43912 )
   NEW M3 ( 24664 43912 ) ( 25976 * )
   NEW M2 ( 24664 43912 ) VIA23SQ_C W
   NEW M1 ( 24664 44064 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n19
   ( U0_UART_RX/U0_data_sampling/U28 Y )
   ( U0_UART_RX/U0_data_sampling/U27 S0 )
   + ROUTED M1 ( 26103 40872 ) VIA12SQ_C W
   NEW M2 ( 26103 40568 ) ( * 40872 )
   NEW M2 ( 26103 40568 ) VIA23SQ_C W
   NEW M3 ( 17312 40568 ) ( 26103 * )
   NEW M2 ( 17312 40568 ) VIA23SQ_C W
   NEW M2 ( 17312 39656 ) ( * 40568 )
   NEW M1 ( 17312 39656 ) VIA12SQ_C
   NEW M1 ( 16886 39656 ) ( 17312 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n20
   ( U0_UART_RX/U0_data_sampling/U31 Y )
   ( U0_UART_RX/U0_data_sampling/U28 A1 )
   + ROUTED M1 ( 15488 39504 ) VIA12SQ_C
   NEW M2 ( 15488 34944 ) ( * 39504 )
   NEW M1 ( 15488 34944 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n21
   ( U0_UART_RX/U0_data_sampling/U30 Y )
   ( U0_UART_RX/U0_data_sampling/U28 A2 )
   + ROUTED M1 ( 15640 39200 ) VIA12SQ_C ( * 40264 ) VIA12SQ_C
   NEW M1 ( 15184 40264 ) ( 15640 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n22
   ( U0_UART_RX/U0_data_sampling/U38 Y )
   ( U0_UART_RX/U0_data_sampling/U37 S0 )
   ( U0_UART_RX/U0_data_sampling/U28 A3 )
   + ROUTED M1 ( 15944 39048 ) VIA12SQ_C ( * 43912 ) VIA23SQ_C W ( 16704 * )
   NEW M3 ( 16704 43912 ) ( * 44824 )
   NEW M3 ( 16704 44824 ) ( 26584 * ) VIA23SQ_C W ( * 46040 ) VIA12SQ_C
   NEW M3 ( 14880 43912 ) ( 15944 * )
   NEW M2 ( 14880 43912 ) VIA23SQ_C W
   NEW M1 ( 14880 44039 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n26
   ( U0_UART_RX/U0_data_sampling/U29 Y )
   ( U0_UART_RX/U0_data_sampling/U28 A4 )
   + ROUTED M1 ( 16096 39352 ) VIA12SQ_C
   NEW M2 ( 16096 38440 ) ( * 39352 )
   NEW M2 ( 15944 38440 ) ( 16096 * )
   NEW M2 ( 15944 38288 ) ( * 38440 )
   NEW M1 ( 15944 38288 ) VIA12SQ_C
   NEW M1 ( 15792 38288 ) ( 15944 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n27
   ( U0_UART_RX/U0_data_sampling/U47 Y )
   ( U0_UART_RX/U0_data_sampling/U46 S0 )
   ( U0_UART_RX/U0_data_sampling/U39 A3 )
   ( U0_UART_RX/U0_data_sampling/U30 A1 )
   + ROUTED M1 ( 15032 41176 ) VIA12SQ_C W VIA23SQ_C W
   NEW M1 ( 12448 41176 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 11232 41190 ) VIA12SQ_C
   NEW M2 ( 11232 41176 ) VIA23SQ_C W ( 12448 * )
   NEW M3 ( 12448 41176 ) ( 15032 * )
   NEW M1 ( 25216 44216 ) VIA12SQ_C
   NEW M2 ( 25216 41176 ) ( * 44216 )
   NEW M2 ( 25216 41176 ) VIA23SQ_C W
   NEW M3 ( 15032 41176 ) ( 25216 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n28
   ( U0_UART_RX/U0_data_sampling/U51 Y )
   ( U0_UART_RX/U0_data_sampling/U48 A2 )
   ( U0_UART_RX/U0_data_sampling/U39 A4 )
   ( U0_UART_RX/U0_data_sampling/U30 A2 )
   + ROUTED M1 ( 14880 40872 ) VIA12SQ_C W
   NEW M1 ( 12296 40872 ) VIA12SQ_C
   NEW M1 ( 12296 42392 ) VIA12SQ_C
   NEW M2 ( 12296 40872 ) ( * 42392 )
   NEW M1 ( 15184 44023 ) ( 15458 * )
   NEW M1 ( 15184 44023 ) VIA12SQ_C
   NEW M2 ( 15184 40872 ) ( * 44023 )
   NEW M2 ( 14880 40872 ) ( 15184 * )
   NEW M2 ( 14880 40872 ) VIA23SQ_C W
   NEW M3 ( 12296 40872 ) ( 14880 * )
   NEW M2 ( 12296 40872 ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n29
   ( U0_UART_RX/U0_data_sampling/U35 Y )
   ( U0_UART_RX/U0_data_sampling/U31 A1 )
   + ROUTED M1 ( 15944 34336 ) VIA12SQ_C ( * 34792 ) VIA23SQ_C W ( 17312 * ) VIA23SQ_C W ( * 35248 ) VIA12SQ_C
   NEW M1 ( 17160 35248 ) ( 17312 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n30
   ( U0_UART_RX/U0_data_sampling/U34 Y )
   ( U0_UART_RX/U0_data_sampling/U31 A2 )
   + ROUTED M1 ( 16248 33880 ) ( 16828 * )
   NEW M1 ( 16248 33880 ) VIA12SQ_C
   NEW M2 ( 15944 33880 ) ( 16248 * )
   NEW M1 ( 15944 33880 ) VIA12SQ_C
   NEW M1 ( 15792 33880 ) ( 15944 * )
   NEW M1 ( 15792 33880 ) ( * 34184 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n31
   ( U0_UART_RX/U0_data_sampling/U33 Y )
   ( U0_UART_RX/U0_data_sampling/U31 A3 )
   + ROUTED M1 ( 15032 34336 ) ( 15610 * )
   NEW M1 ( 15032 34336 ) VIA12SQ_C
   NEW M2 ( 15032 33576 ) ( * 34336 )
   NEW M2 ( 15032 33576 ) VIA23SQ_C W
   NEW M3 ( 14576 33576 ) ( 15032 * )
   NEW M2 ( 14576 33576 ) VIA23SQ_C W
   NEW M2 ( 14576 33120 ) ( * 33576 )
   NEW M1 ( 14576 33120 ) VIA12SQ_C
   NEW M1 ( 14424 33120 ) ( 14576 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n32
   ( U0_UART_RX/U0_data_sampling/U32 Y )
   ( U0_UART_RX/U0_data_sampling/U31 A4 )
   + ROUTED M1 ( 15184 34184 ) ( 15458 * )
   NEW M1 ( 15184 34184 ) VIA12SQ_C ( * 34792 ) VIA23SQ_C W
   NEW M3 ( 13968 34792 ) ( 15184 * )
   NEW M2 ( 13968 34792 ) VIA23SQ_C W
   NEW M2 ( 13968 34792 ) ( * 35248 ) VIA12SQ_C
   NEW M1 ( 13816 35248 ) ( 13968 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n33
   ( U0_UART_RX/U0_data_sampling/Samples_reg_2_ Q )
   ( U0_UART_RX/U0_data_sampling/U63 A4 )
   ( U0_UART_RX/U0_data_sampling/U36 A2 )
   + ROUTED M1 ( 29928 39048 ) VIA12SQ_C
   NEW M2 ( 29776 39048 ) ( 29928 * )
   NEW M2 ( 29776 39048 ) ( * 40872 ) VIA23SQ_C W
   NEW M1 ( 28712 40872 ) VIA12SQ_C VIA23SQ_C W ( 29776 * )
   NEW M3 ( 29776 40872 ) ( 32512 * ) VIA23SQ_C W ( * 44064 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n34
   ( U0_UART_RX/U0_data_sampling/U45 Y )
   ( U0_UART_RX/U0_data_sampling/U37 A1 )
   + ROUTED M1 ( 30840 46217 ) VIA12SQ_C
   NEW M2 ( 30840 46344 ) VIA23SQ_C W
   NEW M3 ( 26184 46344 ) ( 30840 * )
   NEW M2 ( 26184 46344 ) VIA23SQ_C W
   NEW M1 ( 26184 46192 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n35
   ( U0_UART_RX/U0_data_sampling/U44 Y )
   ( U0_UART_RX/U0_data_sampling/U38 A1 )
   + ROUTED M1 ( 14272 44520 ) VIA12SQ_C
   NEW M2 ( 14272 43608 ) ( * 44520 )
   NEW M2 ( 14272 43608 ) VIA23SQ_C W
   NEW M3 ( 11080 43608 ) ( 14272 * )
   NEW M2 ( 11080 43608 ) VIA23SQ_C W
   NEW M2 ( 11080 43152 ) ( * 43608 )
   NEW M1 ( 11080 43152 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n36
   ( U0_UART_RX/U0_data_sampling/U43 Y )
   ( U0_UART_RX/U0_data_sampling/U38 A2 )
   + ROUTED M1 ( 14728 46952 ) VIA12SQ_C
   NEW M2 ( 14728 43456 ) ( * 46952 )
   NEW M2 ( 14120 43456 ) ( 14728 * )
   NEW M2 ( 14120 43456 ) ( * 44216 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n37
   ( U0_UART_RX/U0_data_sampling/U42 Y )
   ( U0_UART_RX/U0_data_sampling/U38 A3 )
   + ROUTED M1 ( 13968 44520 ) VIA12SQ_C ( 14120 * )
   NEW M2 ( 14120 44520 ) ( * 45280 )
   NEW M2 ( 14120 45280 ) ( 14272 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n38
   ( U0_UART_RX/U0_data_sampling/U39 Y )
   ( U0_UART_RX/U0_data_sampling/U38 A4 )
   + ROUTED M1 ( 13512 44216 ) ( 13786 * )
   NEW M1 ( 13512 44216 ) VIA12SQ_C
   NEW M2 ( 13512 41632 ) ( * 44216 )
   NEW M1 ( 13512 41632 ) VIA12SQ_C
   NEW M1 ( 13208 41632 ) ( 13512 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n39
   ( U0_UART_RX/U0_data_sampling/U41 Y )
   ( U0_UART_RX/U0_data_sampling/U39 A1 )
   + ROUTED M1 ( 12752 41176 ) VIA12SQ_C
   NEW M2 ( 12752 39352 ) ( * 41176 )
   NEW M2 ( 12752 39352 ) VIA23SQ_C W
   NEW M3 ( 11080 39352 ) ( 12752 * )
   NEW M2 ( 11080 39352 ) VIA23SQ_C W
   NEW M1 ( 11080 39352 ) VIA12SQ_C
   NEW M1 ( 10502 39352 ) ( 11080 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n40
   ( U0_UART_RX/U0_data_sampling/U40 Y )
   ( U0_UART_RX/U0_data_sampling/U39 A2 )
   + ROUTED M1 ( 12600 40720 ) ( * 40872 )
   NEW M1 ( 12600 40720 ) VIA12SQ_C
   NEW M2 ( 12600 39200 ) ( * 40720 )
   NEW M2 ( 12600 39200 ) ( 13512 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n41
   ( U0_UART_RX/U0_data_sampling/U55 Y )
   ( U0_UART_RX/U0_data_sampling/U54 A1 )
   ( U0_UART_RX/U0_data_sampling/U40 A1 )
   + ROUTED M1 ( 12144 39504 ) VIA12SQ_C
   NEW M2 ( 12144 36920 ) ( * 39504 )
   NEW M2 ( 12144 36920 ) VIA23SQ_C W
   NEW M1 ( 11688 37376 ) VIA12SQ_C
   NEW M2 ( 11688 36920 ) ( * 37376 )
   NEW M2 ( 11688 36920 ) VIA23SQ_C W ( 12144 * )
   NEW M1 ( 17768 36201 ) VIA12SQ_C ( * 36616 ) VIA23SQ_C W
   NEW M3 ( 12144 36616 ) ( 17768 * )
   NEW M3 ( 12144 36616 ) ( * 36920 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n42
   ( U0_UART_RX/U0_data_sampling/U57 Y )
   ( U0_UART_RX/U0_data_sampling/U56 A1 )
   ( U0_UART_RX/U0_data_sampling/U41 A1 )
   + ROUTED M2 ( 9104 36008 ) ( * 39504 )
   NEW M2 ( 9104 36008 ) VIA23SQ_C W ( 14272 * ) VIA23SQ_C W
   NEW M1 ( 14272 36160 ) VIA12SQ_C
   NEW M2 ( 9104 39504 ) ( * 39960 ) VIA23SQ_C W
   NEW M3 ( 8192 39960 ) ( 9104 * )
   NEW M2 ( 8192 39960 ) VIA23SQ_C W
   NEW M2 ( 8192 39960 ) ( * 40720 ) VIA12SQ_C
   NEW M1 ( 9104 39504 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n43
   ( U0_UART_RX/U0_data_sampling/U53 Y )
   ( U0_UART_RX/U0_data_sampling/U52 A1 )
   ( U0_UART_RX/U0_data_sampling/U42 A1 )
   + ROUTED M1 ( 13816 41328 ) ( 14120 * )
   NEW M1 ( 13816 41328 ) VIA12SQ_C ( * 46040 ) VIA23SQ_C W
   NEW M3 ( 12904 46040 ) ( 13816 * )
   NEW M2 ( 12904 46040 ) VIA23SQ_C W
   NEW M1 ( 12904 46192 ) VIA12SQ_C
   NEW M1 ( 10320 46192 ) VIA12SQ_C ( * 46648 ) VIA23SQ_C W ( 12904 * ) VIA23SQ_C W
   NEW M2 ( 12904 46192 ) ( * 46648 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n44
   ( U0_UART_RX/U0_data_sampling/U59 Y )
   ( U0_UART_RX/U0_data_sampling/U58 A1 )
   ( U0_UART_RX/U0_data_sampling/U43 A1 )
   + ROUTED M1 ( 13360 47408 ) VIA12SQ_C ( * 47864 ) VIA23SQ_C W
   NEW M1 ( 12144 49536 ) VIA12SQ_C
   NEW M2 ( 12144 47864 ) ( * 49536 )
   NEW M2 ( 12144 47864 ) VIA23SQ_C W ( 13360 * )
   NEW M1 ( 15336 47864 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 13360 47864 ) ( 15336 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n45
   ( U0_UART_RX/U0_data_sampling/U50 Y )
   ( U0_UART_RX/U0_data_sampling/U49 A1 )
   ( U0_UART_RX/U0_data_sampling/U44 A1 )
   + ROUTED M1 ( 9712 42848 ) VIA12SQ_C
   NEW M1 ( 7693 44064 ) VIA12SQ_C W
   NEW M2 ( 7693 43608 ) ( * 44064 )
   NEW M2 ( 7693 43608 ) VIA23SQ_C W ( 9712 * ) VIA23SQ_C W
   NEW M2 ( 9712 43000 ) ( * 43608 )
   NEW M1 ( 14120 42889 ) VIA12SQ_C
   NEW M2 ( 14120 43000 ) VIA23SQ_C W
   NEW M3 ( 9712 43000 ) ( 14120 * )
   NEW M2 ( 9712 43000 ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n46
   ( U0_UART_RX/U0_data_sampling/U60 Y )
   ( U0_UART_RX/U0_data_sampling/U46 A2 )
   + ROUTED M1 ( 25672 44520 ) VIA12SQ_C
   NEW M2 ( 25672 43000 ) ( * 44520 )
   NEW M1 ( 25672 43000 ) VIA12SQ_C
   NEW M1 ( 25672 43000 ) ( 27496 * )
   NEW M1 ( 27496 42879 ) ( * 43000 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n47
   ( U0_UART_RX/U0_data_sampling/U58 Y )
   ( U0_UART_RX/U0_data_sampling/U47 A1 )
   + ROUTED M1 ( 10776 41024 ) VIA12SQ_C ( * 48624 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n48
   ( U0_UART_RX/U0_data_sampling/U56 Y )
   ( U0_UART_RX/U0_data_sampling/U47 A2 )
   + ROUTED M1 ( 10928 40872 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 9560 40872 ) ( 10928 * )
   NEW M2 ( 9560 40872 ) VIA23SQ_C W
   NEW M1 ( 9560 40872 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n49
   ( U0_UART_RX/U0_data_sampling/U54 Y )
   ( U0_UART_RX/U0_data_sampling/U47 A3 )
   + ROUTED M1 ( 11080 41024 ) VIA12SQ_C
   NEW M2 ( 11080 40264 ) ( * 41024 )
   NEW M2 ( 10928 40264 ) ( 11080 * )
   NEW M2 ( 10928 38288 ) ( * 40264 )
   NEW M2 ( 10928 38288 ) VIA23SQ_C W
   NEW M3 ( 10320 38288 ) ( 10928 * )
   NEW M2 ( 10320 38288 ) VIA23SQ_C W
   NEW M1 ( 10320 38288 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n50
   ( U0_UART_RX/U0_data_sampling/U48 Y )
   ( U0_UART_RX/U0_data_sampling/U47 A4 )
   + ROUTED M1 ( 11384 40872 ) VIA12SQ_C ( * 42088 ) VIA12SQ_C ( 11688 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n51
   ( U0_UART_RX/U0_data_sampling/U52 Y )
   ( U0_UART_RX/U0_data_sampling/U48 A1 )
   + ROUTED M1 ( 12144 42696 ) VIA12SQ_C ( * 45280 ) VIA12SQ_C
   NEW M1 ( 11688 45280 ) ( 12144 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n52
   ( U0_UART_RX/U0_data_sampling/U49 Y )
   ( U0_UART_RX/U0_data_sampling/U48 A3 )
   + ROUTED M1 ( 8952 43760 ) ( 12448 * ) VIA12SQ_C
   NEW M2 ( 12448 42696 ) ( * 43760 )
   NEW M1 ( 12448 42696 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n53
   ( U0_UART_RX/U0_data_sampling/U63 Y )
   ( U0_UART_RX/U0_data_sampling/U62 A2 )
   + ROUTED M1 ( 34184 42696 ) VIA12SQ_C ( * 43000 ) VIA23SQ_C W
   NEW M3 ( 33272 43000 ) ( 34184 * )
   NEW M2 ( 33272 43000 ) VIA23SQ_C W
   NEW M2 ( 33272 43000 ) ( * 43760 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n54
   ( U0_UART_RX/U0_data_sampling/U64 Y )
   ( U0_UART_RX/U0_data_sampling/U63 A3 )
   + ROUTED M1 ( 32816 43608 ) VIA12SQ_C ( * 45280 ) VIA12SQ_C ( 33272 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/n56
   ( U0_UART_RX/U0_data_sampling/Samples_reg_1_ QN )
   ( U0_UART_RX/U0_data_sampling/sampled_bit_reg SI )
   ( U0_UART_RX/U0_data_sampling/U64 A2 )
   + ROUTED M1 ( 35644 44824 ) VIA12SQ_C_1_2
   NEW M2 ( 35704 43608 ) ( * 44824 )
   NEW M2 ( 35704 43608 ) VIA23SQ_C W
   NEW M3 ( 33880 43608 ) ( 35704 * )
   NEW M2 ( 33880 43608 ) VIA23SQ_C W
   NEW M2 ( 33880 43608 ) ( * 46040 )
   NEW M1 ( 33576 46040 ) VIA12SQ_C W VIA23SQ_C W ( 33880 * ) VIA23SQ_C W
   NEW M1 ( 33758 46979 ) ( 33882 * )
   NEW M1 ( 33758 46984 ) ( 33882 * )
   NEW M1 ( 33880 46979 ) VIA12SQ_C
   NEW M2 ( 33880 46040 ) ( * 46979 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges[4]
   ( U0_UART_RX/U0_data_sampling/U18 Y )
   ( U0_UART_RX/U0_data_sampling/U43 A2 )
   ( U0_UART_RX/U0_data_sampling/U26 A2 )
   ( U0_UART_RX/U0_data_sampling/U19 A2 )
   + ROUTED M1 ( 10320 31600 ) ( 10472 * ) VIA12SQ_C ( * 32664 ) VIA23SQ_C W
   NEW M1 ( 10168 32664 ) VIA12SQ_C VIA23SQ_C W ( 10472 * )
   NEW M1 ( 9104 47560 ) VIA12SQ_C VIA23SQ_C W ( 11536 * ) VIA23SQ_C W
   NEW M2 ( 11536 32664 ) ( * 47560 )
   NEW M2 ( 11536 32664 ) VIA23SQ_C W
   NEW M3 ( 10472 32664 ) ( 11536 * )
   NEW M1 ( 13056 47560 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 11536 47560 ) ( 13056 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges[3]
   ( U0_UART_RX/U0_data_sampling/U16 Y )
   ( U0_UART_RX/U0_data_sampling/U42 A2 )
   ( U0_UART_RX/U0_data_sampling/U4 A )
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_3 A0 )
   + ROUTED M1 ( 10168 34184 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 9104 46040 ) VIA12SQ_C VIA23SQ_C W ( 10472 * )
   NEW M1 ( 9256 33120 ) ( 9408 * ) VIA12SQ_C ( * 34184 ) VIA23SQ_C W ( 10168 * )
   NEW M3 ( 10168 34184 ) ( 10472 * ) VIA23SQ_C W ( * 46040 ) VIA23SQ_C W
   NEW M1 ( 12600 46040 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 10472 46040 ) ( 12600 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges[2]
   ( U0_UART_RX/U0_data_sampling/U15 Y )
   ( U0_UART_RX/U0_data_sampling/U44 A2 )
   ( U0_UART_RX/U0_data_sampling/U23 A1 )
   ( U0_UART_RX/U0_data_sampling/U22 A2 )
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_2 A0 )
   + ROUTED M1 ( 8800 36008 ) VIA12SQ_C
   NEW M1 ( 5608 44089 ) VIA12BAR_C
   NEW M2 ( 5608 42088 ) ( * 44089 )
   NEW M2 ( 5608 42088 ) VIA23SQ_C W ( 6368 * )
   NEW M1 ( 6368 42544 ) VIA12SQ_C
   NEW M2 ( 6368 42088 ) ( * 42544 )
   NEW M2 ( 6368 42088 ) VIA23SQ_C W
   NEW M1 ( 9408 42696 ) VIA12SQ_C
   NEW M2 ( 9408 42088 ) ( * 42696 )
   NEW M2 ( 9408 42088 ) VIA23SQ_C W
   NEW M3 ( 8800 42088 ) ( 9408 * )
   NEW M3 ( 6368 42088 ) ( 8800 * ) VIA23SQ_C W
   NEW M2 ( 8800 36008 ) ( * 42088 )
   NEW M2 ( 8800 34944 ) ( * 36008 )
   NEW M1 ( 8800 34944 ) VIA12SQ_C
   NEW M1 ( 7736 34944 ) ( 8800 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges[1]
   ( U0_UART_RX/U0_data_sampling/U13 Y )
   ( U0_UART_RX/U0_data_sampling/U41 A2 )
   ( U0_UART_RX/U0_data_sampling/U21 A1 )
   ( U0_UART_RX/U0_data_sampling/U20 A1 )
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_1 A0 )
   + ROUTED M1 ( 7432 39200 ) VIA12SQ_C
   NEW M1 ( 6368 36464 ) VIA12SQ_C ( * 39048 ) VIA23SQ_C W
   NEW M2 ( 7432 39048 ) VIA23SQ_C W
   NEW M1 ( 8648 39352 ) VIA12SQ_C
   NEW M2 ( 8648 39048 ) ( * 39352 )
   NEW M2 ( 8648 39048 ) VIA23SQ_C W
   NEW M3 ( 7432 39048 ) ( 8648 * )
   NEW M1 ( 7280 37528 ) VIA12SQ_C ( * 39048 )
   NEW M2 ( 7280 39048 ) ( 7432 * )
   NEW M3 ( 6368 39048 ) ( 7432 * )
   NEW M3 ( 5608 39048 ) ( 6368 * )
   NEW M2 ( 5608 39048 ) VIA23SQ_C W
   NEW M1 ( 5608 39200 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges[0]
   ( U0_UART_RX/U0_data_sampling/U11 Y )
   ( U0_UART_RX/U0_data_sampling/U40 A2 )
   ( U0_UART_RX/U0_data_sampling/U21 A2 )
   ( U0_UART_RX/U0_data_sampling/U20 A2 )
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_1 B0 )
   + ROUTED M1 ( 5304 39352 ) VIA12SQ_C ( * 39656 ) VIA23SQ_C W ( 7128 * )
   NEW M1 ( 11840 39352 ) VIA12SQ_C ( * 39656 ) VIA23SQ_C W
   NEW M3 ( 7128 39656 ) ( 11840 * )
   NEW M2 ( 7128 37376 ) ( * 39377 )
   NEW M2 ( 7128 39377 ) ( * 39656 ) VIA23SQ_C W
   NEW M1 ( 6672 37376 ) VIA12SQ_C
   NEW M2 ( 6672 37224 ) ( * 37376 )
   NEW M2 ( 6672 37224 ) ( 7128 * )
   NEW M2 ( 7128 37224 ) ( * 37376 )
   NEW M1 ( 7128 39377 ) VIA12BAR_C
   NEW M1 ( 7432 37376 ) VIA12SQ_C
   NEW M2 ( 7128 37376 ) ( 7432 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_p1[4]
   ( U0_UART_RX/U0_data_sampling/U19 Y )
   ( U0_UART_RX/U0_data_sampling/U33 A2 )
   + ROUTED M1 ( 12904 32664 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 12296 32664 ) ( 12904 * )
   NEW M2 ( 12296 32664 ) VIA23SQ_C W
   NEW M1 ( 12296 32664 ) VIA12SQ_C
   NEW M1 ( 11992 32664 ) ( 12296 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_p1[3]
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_3 SO )
   ( U0_UART_RX/U0_data_sampling/U32 A2 )
   + ROUTED M1 ( 11718 34361 ) ( 12296 * ) VIA12SQ_C ( * 36008 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_p1[2]
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_2 SO )
   ( U0_UART_RX/U0_data_sampling/U29 A1 )
   + ROUTED M1 ( 10350 35856 ) ( 10776 * ) VIA12SQ_C ( * 36312 ) VIA23SQ_C W ( 14424 * ) VIA23SQ_C W ( * 37376 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_p1[1]
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_1 SO )
   ( U0_UART_RX/U0_data_sampling/U35 A2 )
   + ROUTED M1 ( 8952 37680 ) VIA12SQ_C
   NEW M2 ( 8952 37224 ) ( * 37680 )
   NEW M2 ( 8952 37224 ) VIA23SQ_C W ( 15640 * ) VIA23SQ_C W
   NEW M2 ( 15640 36008 ) ( * 37224 )
   NEW M1 ( 15640 36008 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_n1[4]
   ( U0_UART_RX/U0_data_sampling/U26 Y )
   ( U0_UART_RX/U0_data_sampling/U58 A2 )
   + ROUTED M1 ( 11536 49384 ) VIA12SQ_C
   NEW M2 ( 11536 48320 ) ( * 49384 )
   NEW M1 ( 11536 48320 ) VIA12SQ_C
   NEW M1 ( 10624 48320 ) ( 11536 * )
   NEW M1 ( 11519 49379 ) ( 11631 * )
   NEW M1 ( 11519 49414 ) ( 11631 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_n1[3]
   ( U0_UART_RX/U0_data_sampling/U24 Y )
   ( U0_UART_RX/U0_data_sampling/U52 A2 )
   + ROUTED M1 ( 10016 46040 ) VIA12SQ_C
   NEW M2 ( 10016 45736 ) ( * 46040 )
   NEW M2 ( 10016 45736 ) VIA23SQ_C W
   NEW M3 ( 8496 45736 ) ( 10016 * )
   NEW M2 ( 8496 45736 ) VIA23SQ_C W
   NEW M1 ( 8496 45863 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_n1[2]
   ( U0_UART_RX/U0_data_sampling/U23 Y )
   ( U0_UART_RX/U0_data_sampling/U49 A2 )
   + ROUTED M1 ( 6976 43152 ) ( 7280 * ) VIA12SQ_C ( * 44216 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/half_edges_n1[1]
   ( U0_UART_RX/U0_data_sampling/U21 Y )
   ( U0_UART_RX/U0_data_sampling/U56 A2 )
   + ROUTED M1 ( 7736 40872 ) VIA12SQ_C
   NEW M2 ( 7736 38440 ) ( * 40872 )
   NEW M2 ( 7736 38440 ) VIA23SQ_C W
   NEW M3 ( 6216 38440 ) ( 7736 * )
   NEW M2 ( 6216 38440 ) VIA23SQ_C W
   NEW M1 ( 6216 38592 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/add_21_carry[4]
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_3 C1 )
   ( U0_UART_RX/U0_data_sampling/U19 A1 )
   + ROUTED M1 ( 10624 32816 ) VIA12SQ_C ( 11232 * )
   NEW M2 ( 11232 32816 ) ( * 34488 ) VIA12SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/add_21_carry[3]
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_2 C1 )
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_3 B0 )
   + ROUTED M1 ( 10168 35704 ) VIA12SQ_C
   NEW M2 ( 10168 34488 ) ( * 35704 )
   NEW M2 ( 10168 34488 ) ( 10320 * )
   NEW M2 ( 10320 34032 ) ( * 34488 )
   NEW M1 ( 10320 34032 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_data_sampling/add_21_carry[2]
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_1 C1 )
   ( U0_UART_RX/U0_data_sampling/add_21_U1_1_2 B0 )
   + ROUTED M1 ( 8526 37832 ) ( 9256 * ) VIA12SQ_C
   NEW M2 ( 9256 36160 ) ( * 37832 )
   NEW M1 ( 9256 36160 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/test_so_gOb3
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_7_ QN )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_5_ SI )
   + ROUTED M1 ( 44368 38592 ) ( 44520 * ) VIA12SQ_C
   NEW M2 ( 44520 37224 ) ( * 38592 )
   NEW M2 ( 44520 37224 ) VIA23SQ_C W ( 45128 * ) VIA23SQ_C W ( * 38136 ) VIA12SQ_C ( 45552 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/N2
   ( U0_UART_RX/U0_deserializer/U19 Y )
   ( U0_UART_RX/U0_deserializer/U41 A1 )
   ( U0_UART_RX/U0_deserializer/U7 A )
   + ROUTED M1 ( 18224 20808 ) VIA12SQ_C ( * 21416 ) VIA23SQ_C W
   NEW M3 ( 16704 21416 ) ( 18224 * )
   NEW M1 ( 14424 23696 ) VIA12SQ_C
   NEW M2 ( 14424 21416 ) ( * 23696 )
   NEW M2 ( 14424 21416 ) VIA23SQ_C W ( 16704 * )
   NEW M1 ( 16704 20808 ) VIA12SQ_C ( * 21416 ) VIA23SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/N3
   ( U0_UART_RX/U0_deserializer/U29 Y )
   ( U0_UART_RX/U0_deserializer/U36 A1 )
   + ROUTED M1 ( 13056 15184 ) VIA12SQ_C
   NEW M2 ( 13056 14728 ) ( * 15184 )
   NEW M2 ( 13056 14728 ) VIA23SQ_C W ( 16400 * ) VIA23SQ_C W
   NEW M2 ( 16400 14057 ) ( * 14728 )
   NEW M1 ( 16400 14057 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/N4
   ( U0_UART_RX/U0_deserializer/U31 Y )
   ( U0_UART_RX/U0_deserializer/U35 A1 )
   + ROUTED M1 ( 14880 10624 ) VIA12SQ_C
   NEW M2 ( 14880 10776 ) VIA23SQ_C W
   NEW M3 ( 10968 10776 ) ( 14880 * )
   NEW M2 ( 10968 10776 ) VIA23SQ_C W
   NEW M1 ( 10968 10776 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/N5
   ( U0_UART_RX/U0_deserializer/U32 Y )
   ( U0_UART_RX/U0_deserializer/U37 A1 )
   + ROUTED M1 ( 10928 9104 ) VIA12SQ_C
   NEW M2 ( 10928 9256 ) VIA23SQ_C W ( 12752 * ) VIA23SQ_C W
   NEW M1 ( 12752 9408 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/N6
   ( U0_UART_RX/U0_deserializer/U34 Y )
   ( U0_UART_RX/U0_deserializer/U39 A1 )
   + ROUTED M1 ( 15792 17312 ) VIA12SQ_C
   NEW M2 ( 15792 15640 ) ( * 17312 )
   NEW M2 ( 15792 15640 ) VIA23SQ_C W
   NEW M3 ( 10016 15640 ) ( 15792 * )
   NEW M2 ( 10016 15640 ) VIA23SQ_C W
   NEW M1 ( 10016 15767 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/N7
   ( U0_UART_RX/U0_deserializer/U44 Y )
   ( U0_UART_RX/U0_deserializer/U9 A1 )
   + ROUTED M1 ( 29016 37832 ) VIA12SQ_C W
   NEW M2 ( 28864 37832 ) ( 29016 * )
   NEW M2 ( 28864 19592 ) ( * 37832 )
   NEW M2 ( 28864 19592 ) VIA23SQ_C W
   NEW M3 ( 19744 19592 ) ( 28864 * )
   NEW M2 ( 19744 19592 ) VIA23SQ_C W
   NEW M1 ( 19744 19592 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n1
   ( U0_UART_RX/U0_deserializer/U9 Y )
   ( U0_UART_RX/U0_deserializer/U5 A )
   ( U0_UART_RX/U0_deserializer/U16 A1 )
   ( U0_UART_RX/U0_deserializer/U14 A1 )
   ( U0_UART_RX/U0_deserializer/U12 A1 )
   ( U0_UART_RX/U0_deserializer/U10 A1 )
   ( U0_UART_RX/U0_deserializer/U8 A1 )
   ( U0_UART_RX/U0_deserializer/U6 A1 )
   ( U0_UART_RX/U0_deserializer/U4 A1 )
   ( U0_UART_RX/U0_deserializer/U3 A1 )
   + ROUTED M3 ( 44520 45128 ) VIA34SQ_C
   NEW M1 ( 41784 46040 ) VIA12SQ_C
   NEW M1 ( 45888 42696 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 44520 42696 ) ( 45888 * )
   NEW M3 ( 44520 42696 ) VIA34SQ_C
   NEW M1 ( 44216 47560 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 44216 46344 ) ( * 47560 )
   NEW M4 ( 44216 46344 ) ( 44520 * )
   NEW M4 ( 44520 45128 ) ( * 46344 )
   NEW M2 ( 44672 45128 ) VIA23SQ_C W
   NEW M2 ( 44672 45128 ) ( * 46040 ) VIA12SQ_C
   NEW M1 ( 44368 46040 ) ( 44672 * )
   NEW M3 ( 44520 40872 ) VIA34SQ_C
   NEW M1 ( 46040 39352 ) VIA12SQ_C ( * 39960 ) VIA23SQ_C W
   NEW M3 ( 44520 39960 ) ( 46040 * )
   NEW M3 ( 44520 39960 ) VIA34SQ_C ( * 40872 )
   NEW M2 ( 41784 46040 ) ( * 47256 ) VIA12SQ_C
   NEW M1 ( 40568 47256 ) ( 41784 * )
   NEW M1 ( 40568 47256 ) ( * 47560 )
   NEW M1 ( 39656 47560 ) ( 40568 * )
   NEW M4 ( 44520 40872 ) ( * 42696 )
   NEW M4 ( 44520 42696 ) ( * 45128 )
   NEW M3 ( 42848 40872 ) ( 44343 * )
   NEW M2 ( 42848 40872 ) VIA23SQ_C W
   NEW M1 ( 42848 40872 ) VIA12SQ_C
   NEW M1 ( 41784 40872 ) ( 42848 * )
   NEW M1 ( 44368 40872 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 42544 45128 ) ( 44495 * )
   NEW M2 ( 41784 45128 ) ( * 46040 )
   NEW M2 ( 41784 45128 ) VIA23SQ_C W ( 42544 * )
   NEW M1 ( 42544 46040 ) VIA12SQ_C
   NEW M2 ( 42544 45128 ) ( * 46040 )
   NEW M2 ( 42544 45128 ) VIA23SQ_C W
   NEW M1 ( 29168 38288 ) ( 29624 * ) VIA12SQ_C ( * 40568 ) VIA23SQ_C W ( 34792 * ) VIA34SQ_C ( * 40872 ) VIA45SQ_C W ( 41784 * ) VIA45SQ_C W VIA34SQ_C VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n18
   ( U0_UART_RX/U0_deserializer/U3 Y )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_0_ D )
   + ROUTED M1 ( 33728 49384 ) VIA12SQ_C
   NEW M2 ( 33728 48168 ) ( * 49384 )
   NEW M1 ( 33728 48168 ) VIA12SQ_C
   NEW M1 ( 33728 48168 ) ( 38744 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n20
   ( U0_UART_RX/U0_deserializer/U4 Y )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_1_ D )
   + ROUTED M1 ( 36008 46040 ) VIA12SQ_C VIA23SQ_C W ( 40832 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n22
   ( U0_UART_RX/U0_deserializer/U6 Y )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_2_ D )
   + ROUTED M1 ( 45888 49384 ) VIA12SQ_C
   NEW M2 ( 45888 48016 ) ( * 49384 )
   NEW M1 ( 45888 48016 ) VIA12SQ_C
   NEW M1 ( 45158 48016 ) ( 45888 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n24
   ( U0_UART_RX/U0_deserializer/U8 Y )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_3_ D )
   + ROUTED M1 ( 46192 46040 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 43456 46040 ) ( 46192 * )
   NEW M2 ( 43456 46040 ) VIA23SQ_C W
   NEW M2 ( 43456 45584 ) ( * 46040 )
   NEW M1 ( 43456 45584 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n26
   ( U0_UART_RX/U0_deserializer/U10 Y )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_4_ D )
   + ROUTED M1 ( 44520 44216 ) VIA12SQ_C
   NEW M2 ( 44520 42392 ) ( * 44216 )
   NEW M2 ( 44520 42392 ) VIA23SQ_C W ( 46800 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n28
   ( U0_UART_RX/U0_deserializer/U12 Y )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_5_ D )
   + ROUTED M1 ( 45432 37528 ) VIA12SQ_C ( * 41480 ) VIA23SQ_C W
   NEW M3 ( 43456 41480 ) ( 45432 * )
   NEW M2 ( 43456 41480 ) VIA23SQ_C W
   NEW M1 ( 43456 41480 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n30
   ( U0_UART_RX/U0_deserializer/U14 Y )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_6_ D )
   + ROUTED M1 ( 45280 36008 ) VIA12SQ_C ( * 38896 )
   NEW M2 ( 45128 38896 ) ( 45280 * )
   NEW M1 ( 45128 38896 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n32
   ( U0_UART_RX/U0_deserializer/U16 Y )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_7_ D )
   + ROUTED M1 ( 40264 39352 ) VIA12SQ_C ( * 40416 ) VIA12SQ_C ( 40872 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n2
   ( U0_UART_RX/U0_deserializer/U18 Y )
   ( U0_UART_RX/U0_deserializer/U29 A2 )
   ( U0_UART_RX/U0_deserializer/U28 A1 )
   ( U0_UART_RX/U0_deserializer/U13 A )
   + ROUTED M1 ( 13816 22632 ) VIA12SQ_C ( * 22936 ) VIA23SQ_C W
   NEW M3 ( 12600 22936 ) ( 13816 * )
   NEW M2 ( 12600 22936 ) VIA23SQ_C W
   NEW M1 ( 12752 22936 ) VIA12SQ_C
   NEW M2 ( 12600 22936 ) ( 12752 * )
   NEW M1 ( 11536 15792 ) VIA12SQ_C ( * 16552 ) VIA23SQ_C W ( 12448 * ) VIA23SQ_C W
   NEW M1 ( 12296 15944 ) VIA12SQ_C ( * 16552 )
   NEW M2 ( 12296 16552 ) ( 12448 * )
   NEW M2 ( 12448 22936 ) ( 12600 * )
   NEW M2 ( 12448 16552 ) ( * 22936 )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n3
   ( U0_UART_RX/U0_deserializer/U28 Y )
   ( U0_UART_RX/U0_deserializer/U31 A2 )
   ( U0_UART_RX/U0_deserializer/U30 A1 )
   ( U0_UART_RX/U0_deserializer/U15 A )
   + ROUTED M1 ( 11384 14120 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 10776 14120 ) ( 11384 * )
   NEW M1 ( 10776 15336 ) ( 10928 * )
   NEW M1 ( 10776 15336 ) VIA12SQ_C
   NEW M2 ( 10776 14120 ) ( * 15336 )
   NEW M2 ( 10776 14120 ) VIA23SQ_C W
   NEW M3 ( 10168 14120 ) ( 10776 * )
   NEW M2 ( 10168 14120 ) VIA23SQ_C W
   NEW M2 ( 10168 10776 ) ( * 14120 )
   NEW M2 ( 10016 10776 ) ( 10168 * )
   NEW M1 ( 10016 10776 ) VIA12SQ_C
   NEW M1 ( 9408 10776 ) ( 10016 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n4
   ( U0_UART_RX/U0_deserializer/U30 Y )
   ( U0_UART_RX/U0_deserializer/U33 A1 )
   ( U0_UART_RX/U0_deserializer/U32 A2 )
   ( U0_UART_RX/U0_deserializer/U31 A3 )
   + ROUTED M1 ( 8344 10472 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 10472 10168 ) VIA12SQ_C ( * 10472 ) VIA23SQ_C W
   NEW M3 ( 9256 10472 ) ( 10472 * )
   NEW M1 ( 9256 9256 ) VIA12SQ_C ( * 10472 ) VIA23SQ_C W
   NEW M1 ( 7736 11080 ) VIA12SQ_C W
   NEW M2 ( 7736 10472 ) ( * 11080 )
   NEW M2 ( 7736 10472 ) VIA23SQ_C W ( 8344 * )
   NEW M3 ( 8344 10472 ) ( 9256 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n5
   ( U0_UART_RX/U0_deserializer/U33 Y )
   ( U0_UART_RX/U0_deserializer/U34 A1 )
   + ROUTED M1 ( 7888 11536 ) VIA12SQ_C ( * 15032 ) VIA23SQ_C W ( 8648 * ) VIA23SQ_C W ( * 16096 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n6
   ( U0_UART_RX/U0_deserializer/U13 Y )
   ( U0_UART_RX/U0_deserializer/U19 A3 )
   + ROUTED M1 ( 13816 23240 ) VIA12SQ_C ( * 23544 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n7
   ( U0_UART_RX/U0_deserializer/U15 Y )
   ( U0_UART_RX/U0_deserializer/U29 A3 )
   + ROUTED M1 ( 11384 14880 ) VIA12SQ_C ( 12600 * )
   NEW M2 ( 12600 14880 ) ( * 16552 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n8
   ( U0_UART_RX/U0_deserializer/U17 Y )
   ( U0_UART_RX/U0_deserializer/U33 A2 )
   ( U0_UART_RX/U0_deserializer/U32 A1 )
   + ROUTED M1 ( 7006 10624 ) ( 7584 * )
   NEW M1 ( 7584 10624 ) ( * 10746 )
   NEW M1 ( 9560 9408 ) VIA12SQ_C
   NEW M2 ( 9560 9560 ) VIA23SQ_C W
   NEW M3 ( 6976 9560 ) ( 9560 * )
   NEW M2 ( 6976 9560 ) VIA23SQ_C W
   NEW M2 ( 6976 9560 ) ( * 10168 )
   NEW M2 ( 6672 10168 ) ( 6976 * )
   NEW M1 ( 6672 10168 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n9
   ( U0_UART_RX/U0_deserializer/U37 Y )
   ( U0_UART_RX/U0_deserializer/U38 A3 )
   + ROUTED M1 ( 13968 9712 ) ( 14120 * ) VIA12SQ_C ( * 12448 ) VIA12SQ_C ( 16218 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n10
   ( U0_UART_RX/U0_deserializer/U36 Y )
   ( U0_UART_RX/U0_deserializer/U38 A2 )
   + ROUTED M1 ( 15944 13664 ) VIA12SQ_C ( 16552 * )
   NEW M2 ( 16552 12448 ) ( * 13664 )
   NEW M1 ( 16552 12448 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n11
   ( U0_UART_RX/U0_deserializer/U35 Y )
   ( U0_UART_RX/U0_deserializer/U38 A1 )
   + ROUTED M1 ( 16096 11536 ) ( 16400 * ) VIA12SQ_C ( * 12600 ) VIA12SQ_C ( 16612 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n12
   ( U0_UART_RX/U0_deserializer/U40 Y )
   ( U0_UART_RX/U0_deserializer/U41 A3 )
   ( U0_UART_RX/U0_deserializer/U41 A2 )
   + ROUTED M1 ( 16248 21872 ) ( 16400 * )
   NEW M1 ( 16248 21872 ) VIA12SQ_C
   NEW M2 ( 16248 21112 ) ( * 21872 )
   NEW M2 ( 16248 21112 ) VIA23SQ_C W ( 16856 * )
   NEW M1 ( 16856 21568 ) VIA12SQ_C
   NEW M2 ( 16856 21112 ) ( * 21568 )
   NEW M2 ( 16856 21112 ) VIA23SQ_C W
   NEW M1 ( 17312 21112 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 16856 21112 ) ( 17312 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n13
   ( U0_UART_RX/U0_deserializer/U42 Y )
   ( U0_UART_RX/U0_deserializer/U43 A4 )
   ( U0_UART_RX/U0_deserializer/U43 A1 )
   + ROUTED M1 ( 19136 21872 ) VIA12SQ_C
   NEW M2 ( 19136 21416 ) ( * 21872 )
   NEW M1 ( 19136 20808 ) VIA12SQ_C ( * 21416 )
   NEW M2 ( 19136 21416 ) ( 19288 * )
   NEW M2 ( 19288 20960 ) ( * 21416 )
   NEW M1 ( 19288 20960 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n14
   ( U0_UART_RX/U0_deserializer/U43 Y )
   ( U0_UART_RX/U0_deserializer/U44 A4 )
   + ROUTED M1 ( 20200 20504 ) VIA12SQ_C
   NEW M2 ( 20200 18984 ) ( * 20504 )
   NEW M2 ( 20200 18984 ) VIA23SQ_C W
   NEW M3 ( 18984 18984 ) ( 20200 * )
   NEW M2 ( 18984 18984 ) VIA23SQ_C W
   NEW M2 ( 18984 18984 ) ( * 19288 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n15
   ( U0_UART_RX/U0_deserializer/U41 Y )
   ( U0_UART_RX/U0_deserializer/U44 A3 )
   + ROUTED M1 ( 17768 20504 ) VIA12SQ_C
   NEW M2 ( 17768 19896 ) ( * 20504 )
   NEW M2 ( 17768 19896 ) VIA23SQ_C W ( 18680 * ) VIA23SQ_C W
   NEW M2 ( 18680 18984 ) ( * 19896 )
   NEW M1 ( 18680 18984 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n16
   ( U0_UART_RX/U0_deserializer/U39 Y )
   ( U0_UART_RX/U0_deserializer/U44 A2 )
   + ROUTED M1 ( 17312 17464 ) VIA12SQ_C VIA23SQ_C W ( 18528 * ) VIA23SQ_C W ( * 19136 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n33
   ( U0_UART_RX/U0_deserializer/U38 Y )
   ( U0_UART_RX/U0_deserializer/U44 A1 )
   + ROUTED M1 ( 16704 13208 ) ( 17920 * ) VIA12SQ_C ( * 19440 ) VIA12SQ_C ( 18346 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n34
   ( U0_UART_RX/U0_deserializer/U7 Y )
   ( U0_UART_RX/U0_deserializer/U43 A2 )
   + ROUTED M1 ( 18528 20656 ) VIA12SQ_C ( * 21112 ) VIA23SQ_C W ( 19440 * ) VIA23SQ_C W ( * 21568 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n35
   ( U0_UART_RX/U0_deserializer/U11 Y )
   ( U0_UART_RX/U0_deserializer/U41 A4 )
   + ROUTED M1 ( 20352 18680 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 17008 18680 ) ( 20352 * )
   NEW M2 ( 17008 18680 ) VIA23SQ_C W
   NEW M2 ( 17008 18680 ) ( * 20960 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n43
   ( U0_UART_RX/U0_deserializer/U5 Y )
   ( U0_UART_RX/U0_deserializer/U16 A4 )
   ( U0_UART_RX/U0_deserializer/U14 A3 )
   ( U0_UART_RX/U0_deserializer/U12 A3 )
   ( U0_UART_RX/U0_deserializer/U10 A3 )
   ( U0_UART_RX/U0_deserializer/U8 A3 )
   ( U0_UART_RX/U0_deserializer/U6 A3 )
   ( U0_UART_RX/U0_deserializer/U4 A3 )
   ( U0_UART_RX/U0_deserializer/U3 A3 )
   + ROUTED M1 ( 41328 46648 ) VIA12SQ_C
   NEW M1 ( 39200 46952 ) VIA12SQ_C ( * 47256 ) VIA23SQ_C W ( 41328 * ) VIA23SQ_C W
   NEW M2 ( 41328 46648 ) ( * 47256 )
   NEW M1 ( 46344 43304 ) VIA12SQ_C
   NEW M2 ( 46344 43000 ) ( * 43304 )
   NEW M2 ( 46344 43000 ) VIA23SQ_C W
   NEW M3 ( 45584 43000 ) ( 46344 * )
   NEW M1 ( 43912 40264 ) VIA12SQ_C ( * 41176 )
   NEW M2 ( 43760 41176 ) ( 43912 * )
   NEW M1 ( 45584 39960 ) VIA12SQ_C ( * 43000 ) VIA23SQ_C W
   NEW M1 ( 41480 40720 ) VIA12SQ_C ( * 41176 ) VIA23SQ_C W ( 43760 * ) VIA23SQ_C W
   NEW M2 ( 43760 46344 ) VIA23SQ_C W
   NEW M2 ( 41328 46648 ) VIA23SQ_C W ( 42848 * )
   NEW M3 ( 42848 46344 ) ( * 46648 )
   NEW M3 ( 42848 46344 ) ( 43760 * )
   NEW M1 ( 43912 46648 ) VIA12SQ_C
   NEW M2 ( 43760 46648 ) ( 43912 * )
   NEW M2 ( 43760 46344 ) ( * 46648 )
   NEW M3 ( 43760 43000 ) ( 45584 * )
   NEW M2 ( 43760 43000 ) VIA23SQ_C W
   NEW M2 ( 43760 41176 ) ( * 43000 )
   NEW M2 ( 43760 43000 ) ( * 46344 )
   NEW M1 ( 42848 46192 ) VIA12SQ_C
   NEW M2 ( 42848 46344 ) VIA23SQ_C W
   NEW M3 ( 43760 46344 ) ( * 46648 )
   NEW M3 ( 43760 46648 ) ( 44672 * ) VIA23SQ_C W ( * 46952 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n47
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_5_ QN )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_6_ SI )
   + ROUTED M1 ( 45524 35400 ) VIA12SQ_C_1_2
   NEW M2 ( 45584 35400 ) ( * 36008 ) VIA23SQ_C W ( 49688 * ) VIA23SQ_C W ( * 36947 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n48
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_4_ QN )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_3_ SI )
   + ROUTED M1 ( 48776 44976 ) ( 48928 * ) VIA12SQ_C ( * 46040 ) VIA23SQ_C W
   NEW M3 ( 46496 46040 ) ( 48928 * )
   NEW M2 ( 46496 46040 ) VIA23SQ_C W
   NEW M2 ( 46496 45432 ) ( * 46040 )
   NEW M1 ( 46436 45432 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n49
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_3_ QN )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_2_ SI )
   + ROUTED M1 ( 50600 46621 ) VIA12SQ_C ( * 49080 ) VIA23SQ_C W
   NEW M3 ( 46192 49080 ) ( 50600 * )
   NEW M2 ( 46192 49080 ) VIA23SQ_C W
   NEW M2 ( 46192 48776 ) ( * 49080 )
   NEW M1 ( 46132 48776 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/n50
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_2_ QN )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_0_ SI )
   + ROUTED M1 ( 50326 49688 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 34032 49688 ) ( 50326 * )
   NEW M2 ( 34032 49688 ) VIA23SQ_C W
   NEW M2 ( 34032 48776 ) ( * 49688 )
   NEW M1 ( 33972 48776 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - U0_UART_RX/U0_deserializer/dftopt4_gOb14
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_1_ QN )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_4_ SI )
   + ROUTED M1 ( 40264 45432 ) VIA12SQ_C VIA23SQ_C W ( 44368 * ) VIA23SQ_C W
   NEW M2 ( 44368 44824 ) ( * 45432 )
   NEW M1 ( 44368 44824 ) VIA12SQ_C
   NEW M1 ( 44368 44824 ) ( 44824 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_strt_chk/n3
   ( U0_UART_RX/U0_strt_chk/U2 Y )
   ( U0_UART_RX/U0_strt_chk/strt_glitch_reg D )
   + ROUTED M1 ( 39352 30536 ) ( 40720 * )
   NEW M1 ( 39352 30536 ) VIA12SQ_C
   NEW M2 ( 39352 29320 ) ( * 30536 )
   NEW M1 ( 39352 29320 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_strt_chk/n1
   ( U0_UART_RX/U0_strt_chk/U3 Y )
   ( U0_UART_RX/U0_strt_chk/U2 A4 )
   + ROUTED M1 ( 41480 30688 ) VIA12SQ_C ( * 32512 ) VIA12SQ_C ( 42544 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_par_chk/n2
   ( U0_UART_RX/U0_par_chk/U3 Y )
   ( U0_UART_RX/U0_par_chk/U2 A4 )
   + ROUTED M1 ( 43760 34032 ) VIA12SQ_C ( * 37224 ) VIA12SQ_C
   NEW M1 ( 43486 37224 ) ( 43760 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_par_chk/n3
   ( U0_UART_RX/U0_par_chk/U7 Y )
   ( U0_UART_RX/U0_par_chk/U3 A1 )
   + ROUTED M1 ( 41054 38288 ) ( 41480 * ) VIA12SQ_C ( * 39656 ) VIA23SQ_C W ( 47104 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_par_chk/n4
   ( U0_UART_RX/U0_par_chk/U5 Y )
   ( U0_UART_RX/U0_par_chk/U3 A2 )
   + ROUTED M1 ( 41556 37528 ) VIA12SQ_C
   NEW M2 ( 41556 36920 ) ( * 37528 )
   NEW M2 ( 41556 36920 ) VIA23SQ_C W ( 43152 * ) VIA23SQ_C W ( * 43760 )
   NEW M2 ( 43152 43760 ) ( 43304 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_par_chk/n5
   ( U0_UART_RX/U0_par_chk/U8 Y )
   ( U0_UART_RX/U0_par_chk/U3 A3 )
   + ROUTED M1 ( 42088 28256 ) VIA12SQ_C ( * 28712 )
   NEW M2 ( 42088 28712 ) ( 42544 * )
   NEW M2 ( 42544 28712 ) ( * 37376 ) VIA12SQ_C ( 42691 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_par_chk/n6
   ( U0_UART_RX/U0_par_chk/U6 Y )
   ( U0_UART_RX/U0_par_chk/U5 A3 )
   + ROUTED M1 ( 42848 44064 ) VIA12SQ_C ( 43152 * )
   NEW M2 ( 43152 44064 ) ( * 48624 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_par_chk/n7
   ( U0_UART_RX/U0_par_chk/U4 Y )
   ( U0_UART_RX/U0_par_chk/U7 A3 )
   + ROUTED M1 ( 47712 39504 ) VIA12SQ_C ( * 41936 ) VIA12SQ_C ( 48624 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_par_chk/n9
   ( U0_UART_RX/U0_par_chk/U2 Y )
   ( U0_UART_RX/U0_par_chk/par_err_reg D )
   + ROUTED M1 ( 44976 32664 ) VIA12SQ_C ( * 33728 ) VIA12SQ_C
   NEW M1 ( 44368 33728 ) ( 44976 * )
   + USE SIGNAL ;
 - U0_UART_RX/U0_par_chk/n1
   ( U0_UART_RX/U0_par_chk/U9 Y )
   ( U0_UART_RX/U0_par_chk/U2 A2 )
   + ROUTED M1 ( 42118 34032 ) ( 42848 * ) VIA12SQ_C ( * 34488 ) VIA23SQ_C W ( 43456 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_stp_chk/n2
   ( U0_UART_RX/U0_stp_chk/stp_err_reg QN )
   ( U0_UART_RX/U0_stp_chk/U2 A4 )
   + ROUTED M1 ( 49232 30259 ) VIA12SQ_C
   NEW M2 ( 49232 29624 ) ( * 30259 )
   NEW M2 ( 49232 29624 ) VIA23SQ_C W
   NEW M3 ( 45630 29624 ) ( 49232 * )
   NEW M2 ( 45630 29624 ) VIA23SQ_C W
   NEW M2 ( 45630 29168 ) ( * 29624 )
   NEW M1 ( 45630 29168 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/U0_stp_chk/n4
   ( U0_UART_RX/U0_stp_chk/U2 Y )
   ( U0_UART_RX/U0_stp_chk/stp_err_reg D )
   + ROUTED M1 ( 44824 30840 ) VIA12SQ_C
   NEW M2 ( 44824 29320 ) ( * 30840 )
   NEW M2 ( 44824 29320 ) VIA23SQ_C W ( 46605 * ) VIA23SQ_C W ( * 29624 ) VIA12SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/U0_stp_chk/n1
   ( U0_UART_RX/U0_stp_chk/U3 Y )
   ( U0_UART_RX/U0_stp_chk/U2 A2 )
   + ROUTED M1 ( 45432 28560 ) VIA12SQ_C
   NEW M2 ( 45432 27800 ) ( * 28560 )
   NEW M2 ( 45432 27800 ) VIA23SQ_C W
   NEW M3 ( 40872 27800 ) ( 45432 * )
   NEW M2 ( 40872 27800 ) VIA23SQ_C W
   NEW M2 ( 40872 27344 ) ( * 27800 )
   NEW M1 ( 40872 27344 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/dftopt4
   ( U0_UART_RX/U0_data_sampling/sampled_bit_reg QN )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_7_ SI )
   + ROUTED M1 ( 39960 38744 ) ( 40416 * )
   NEW M1 ( 39960 38744 ) VIA12SQ_C
   NEW M2 ( 39808 38744 ) ( 39960 * )
   NEW M2 ( 39808 38744 ) ( * 43608 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/dftopt1
   ( U0_UART_RX/U0_data_sampling/Samples_reg_2_ QN )
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_0_ SI )
   + ROUTED M1 ( 34428 38744 ) VIA12SQ_C_1_2
   NEW M2 ( 34488 38440 ) ( * 38744 )
   NEW M2 ( 34488 38440 ) VIA23SQ_C W
   NEW M3 ( 30080 38440 ) ( 34488 * )
   NEW M2 ( 30080 38440 ) VIA23SQ_C W
   NEW M2 ( 30080 38440 ) ( * 38871 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/dftopt2
   ( U0_UART_RX/U0_uart_fsm/current_state_reg_1_ QN )
   ( U0_UART_RX/U0_uart_fsm/U78 A1 )
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_1_ SI )
   + ROUTED M1 ( 39200 41632 ) ( 39352 * ) VIA12SQ_C ( * 42392 ) VIA23SQ_C W
   NEW M3 ( 38744 42392 ) ( 39352 * )
   NEW M2 ( 38744 42392 ) VIA23SQ_C W
   NEW M1 ( 36252 45432 ) VIA12SQ_C_1_2
   NEW M2 ( 36312 45432 ) ( * 45736 ) VIA23SQ_C W ( 38744 * ) VIA23SQ_C W
   NEW M2 ( 38744 42392 ) ( * 45736 )
   NEW M2 ( 38592 42392 ) ( 38744 * )
   NEW M1 ( 38592 42392 ) VIA12SQ_C W
   + USE SIGNAL ;
 - U0_UART_RX/dftopt3
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_6_ QN )
   ( U0_UART_RX/U0_par_chk/par_err_reg SI )
   + ROUTED M1 ( 49536 35248 ) ( 49688 * ) VIA12SQ_C
   NEW M2 ( 49688 32968 ) ( * 35248 )
   NEW M2 ( 49688 32968 ) VIA23SQ_C W
   NEW M3 ( 45280 32968 ) ( 49688 * )
   NEW M2 ( 45280 32968 ) VIA23SQ_C W
   NEW M2 ( 45280 32056 ) ( * 32968 )
   NEW M1 ( 45220 32056 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - U0_UART_TX/dftopt13
   ( U0_UART_TX/U0_Serializer/ser_count_reg_2_ QN )
   ( U0_UART_TX/U0_Serializer/U31 A4 )
   ( U0_UART_TX/U0_fsm/current_state_reg_2_ SI )
   + ROUTED M1 ( 48168 17920 ) VIA12SQ_C
   NEW M1 ( 41936 14728 ) VIA12SQ_C
   NEW M2 ( 41936 13816 ) ( * 14728 )
   NEW M2 ( 41936 13816 ) VIA23SQ_C W ( 48168 * ) VIA23SQ_C W ( * 17920 )
   NEW M2 ( 48168 17920 ) ( * 18224 )
   NEW M2 ( 48168 18224 ) ( 48776 * )
   NEW M2 ( 48776 18224 ) ( * 19592 ) VIA12SQ_C ( 50448 * ) VIA12SQ_C ( * 20808 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/dftopt2
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_0_ QN )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_1_ SI )
   + ROUTED M1 ( 36768 15336 ) VIA12SQ_C
   NEW M2 ( 36768 13816 ) ( * 15336 )
   NEW M2 ( 36464 13816 ) ( 36768 * )
   NEW M2 ( 36464 13208 ) ( * 13816 )
   NEW M1 ( 36464 13208 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/dftopt3
   ( U0_UART_TX/U0_fsm/busy_reg QN )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_3_ SI )
   + ROUTED M1 ( 33972 8040 ) VIA12SQ_C_1_2
   NEW M2 ( 34032 7128 ) ( * 8040 )
   NEW M2 ( 34032 7128 ) VIA23SQ_C W ( 39808 * ) VIA23SQ_C W
   NEW M2 ( 39808 6368 ) ( * 7128 )
   NEW M2 ( 39808 6368 ) ( 39930 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/dftopt21
   ( U0_UART_TX/U0_fsm/current_state_reg_0_ QN )
   ( U0_UART_TX/U0_fsm/U21 A2 )
   ( U0_UART_TX/U0_fsm/U15 A1 )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_0_ SI )
   + ROUTED M1 ( 49080 7432 ) ( 49506 * )
   NEW M1 ( 49080 7432 ) VIA12SQ_C ( * 10472 ) VIA23SQ_C W
   NEW M3 ( 48016 10472 ) ( 49080 * )
   NEW M3 ( 48016 10472 ) ( * 10776 )
   NEW M1 ( 40356 11992 ) VIA12SQ_C_1_2
   NEW M2 ( 40416 9837 ) ( * 11992 )
   NEW M1 ( 40416 9837 ) VIA12SQ_C
   NEW M1 ( 40416 9837 ) ( 41784 * ) VIA12SQ_C ( * 10776 ) VIA23SQ_C W ( 48016 * ) VIA23SQ_C W
   NEW M1 ( 48016 10928 ) VIA12SQ_C
   + USE SIGNAL ;
 - dftopt22
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_3_ QN )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_ SI )
   + ROUTED M1 ( 30207 18832 ) VIA12SQ_C W ( * 18984 ) VIA23SQ_C W
   NEW M3 ( 27344 18984 ) ( 30207 * )
   NEW M2 ( 27344 18984 ) VIA23SQ_C W
   NEW M2 ( 27344 18984 ) ( * 24760 ) VIA12SQ_C
   NEW M1 ( 26920 24760 ) ( 27344 * )
   + USE SIGNAL ;
 - U0_UART_RX/dftopt5
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_ QN )
   ( U0_UART_RX/U0_edge_bit_counter/U29 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U27 A2 )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_2_ SI )
   + ROUTED M1 ( 29776 35400 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 27344 35400 ) ( 29776 * )
   NEW M2 ( 27344 35400 ) VIA23SQ_C W
   NEW M1 ( 24152 34184 ) VIA12SQ_C
   NEW M2 ( 24152 33880 ) ( * 34184 )
   NEW M2 ( 24152 33880 ) VIA23SQ_C W ( 27192 * ) VIA23SQ_C W
   NEW M1 ( 25916 38744 ) VIA12SQ_C_1_2
   NEW M2 ( 25976 38744 ) ( * 39352 ) VIA23SQ_C W ( 27344 * ) VIA23SQ_C W
   NEW M2 ( 27344 35400 ) ( * 39352 )
   NEW M2 ( 27192 33880 ) ( 27344 * )
   NEW M2 ( 27344 33880 ) ( * 35400 )
   NEW M2 ( 27192 32664 ) ( * 33880 )
   NEW M1 ( 27192 32664 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/dftopt10
   ( U0_UART_RX/U0_deserializer/P_DATA_reg_0_ QN )
   ( U0_UART_RX/U0_data_sampling/Samples_reg_0_ SI )
   + ROUTED M1 ( 30536 44672 ) ( 30690 * )
   NEW M1 ( 30536 44677 ) ( 30690 * )
   NEW M1 ( 30688 44672 ) VIA12SQ_C
   NEW M2 ( 30688 44216 ) ( * 44672 )
   NEW M2 ( 30688 44216 ) VIA23SQ_C W ( 32056 * ) VIA34SQ_C
   NEW M4 ( 32056 43912 ) ( * 44216 )
   NEW M4 ( 32056 43912 ) VIA45SQ_C W ( 37984 * ) VIA45SQ_C W VIA34SQ_C VIA23SQ_C W ( * 48624 ) VIA12SQ_C
   + USE SIGNAL ;
 - dftopt17
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_ QN )
   ( U0_UART_RX/U0_edge_bit_counter/U25 A4 )
   ( U0_UART_RX/U0_edge_bit_counter/U24 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/U23 A1 )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_2_ SI )
   + ROUTED M1 ( 28894 30259 ) ( 29018 * )
   NEW M1 ( 28894 30264 ) ( 29018 * )
   NEW M1 ( 29016 30259 ) VIA12SQ_C
   NEW M2 ( 29016 29320 ) ( * 30259 )
   NEW M2 ( 29016 29320 ) VIA23SQ_C W ( 30536 * ) VIA23SQ_C W
   NEW M2 ( 30536 24152 ) ( * 29320 )
   NEW M3 ( 27040 29320 ) ( 28408 * )
   NEW M2 ( 27040 29320 ) VIA23SQ_C W
   NEW M1 ( 27040 29472 ) VIA12SQ_C
   NEW M1 ( 28408 29320 ) VIA12SQ_C VIA23SQ_C W ( 29016 * )
   NEW M2 ( 30536 22024 ) ( * 24152 )
   NEW M2 ( 30536 22024 ) VIA23SQ_C W ( 31904 * ) VIA23SQ_C W VIA12SQ_C
   NEW M1 ( 30476 24152 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - U0_UART_TX/dftopt25
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_7_ Q )
   ( U0_UART_TX/U0_parity_calc/U23 A2 )
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_4_ SI )
   + ROUTED M1 ( 27648 14424 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 25672 14424 ) ( 27648 * )
   NEW M2 ( 25672 14424 ) VIA23SQ_C W
   NEW M2 ( 25672 11992 ) ( * 14424 )
   NEW M1 ( 25672 11992 ) VIA12SQ_C
   NEW M1 ( 25672 11992 ) ( 26128 * )
   NEW M1 ( 29624 15640 ) VIA12SQ_C
   NEW M2 ( 29624 14424 ) ( * 15640 )
   NEW M1 ( 29624 14424 ) VIA12SQ_C
   NEW M1 ( 27648 14424 ) ( 29624 * )
   + USE SIGNAL ;
 - U0_UART_TX/dftopt26
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_1_ QN )
   ( U0_UART_TX/U0_fsm/current_state_reg_1_ SI )
   + ROUTED M1 ( 46436 5304 ) VIA12SQ_C_1_2
   NEW M2 ( 46496 5304 ) ( * 6216 ) VIA23SQ_C W
   NEW M3 ( 39686 6216 ) ( 46496 * )
   NEW M2 ( 39686 6216 ) VIA23SQ_C W
   NEW M1 ( 39686 6216 ) VIA12SQ_C
   + USE SIGNAL ;
 - SO
   ( PIN SO )
   ( U0_UART_TX/U0_Serializer/ser_count_reg_1_ QN )
   ( U0_UART_TX/U0_Serializer/U17 A1 )
   ( U0_UART_TX/U0_Serializer/U32 A2 )
   + ROUTED M3 ( 49232 29320 ) ( 55798 * )
   NEW M2 ( 49232 29320 ) VIA23SQ_C W
   NEW M2 ( 49232 25520 ) ( * 29320 )
   NEW M1 ( 49232 25520 ) VIA12SQ_C
   NEW M2 ( 49232 24000 ) ( * 25520 )
   NEW M1 ( 48958 22632 ) ( 49232 * ) VIA12SQ_C ( * 24000 )
   NEW M2 ( 49232 24000 ) ( 49992 * ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_RX/dftopt15
   ( U0_UART_RX/U0_data_sampling/Samples_reg_0_ QN )
   ( U0_UART_RX/U0_data_sampling/U64 A1 )
   ( U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_ SI )
   + ROUTED M1 ( 26432 44672 ) VIA12SQ_C
   NEW M1 ( 20504 42088 ) VIA12SQ_C ( * 44520 ) VIA23SQ_C W ( 26432 * ) VIA23SQ_C W
   NEW M1 ( 33424 45736 ) VIA12SQ_C W VIA23SQ_C W
   NEW M3 ( 26432 45736 ) ( 33424 * )
   NEW M2 ( 26432 45736 ) VIA23SQ_C W
   NEW M2 ( 26432 44672 ) ( * 45736 )
   + USE SIGNAL ;
 - optlc_net_427
   ( optlc_1020 Y )
   ( U0_UART_TX/U0_mux/U7 A3 )
   + ROUTED M1 ( 43152 16400 ) VIA12SQ_C
   NEW M2 ( 43152 16552 ) VIA23SQ_C W
   NEW M3 ( 41936 16552 ) ( 43152 * )
   NEW M2 ( 41936 16552 ) VIA23SQ_C W
   NEW M1 ( 41936 16552 ) VIA12SQ_C
   + USE SIGNAL ;
 - U0_UART_TX/dftopt27
   ( U0_UART_TX/U0_Serializer/DATA_V_reg_5_ QN )
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_4_ SI )
   + ROUTED M1 ( 16704 11384 ) VIA12SQ_C VIA23SQ_C W ( 19440 * ) VIA23SQ_C W ( * 14728 )
   NEW M1 ( 19380 14728 ) VIA12SQ_C_1_2
   + USE SIGNAL ;
 - dftopt28
   ( U0_UART_TX/U0_parity_calc/DATA_V_reg_6_ Q )
   ( U0_UART_TX/U0_parity_calc/U21 A2 )
   ( U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_ SI )
   + ROUTED M1 ( 29168 18984 ) VIA12SQ_C
   NEW M2 ( 29168 18376 ) ( * 18984 )
   NEW M2 ( 29168 18376 ) VIA23SQ_C W
   NEW M1 ( 27222 17768 ) ( 27496 * ) VIA12SQ_C ( * 18376 ) VIA23SQ_C W ( 29168 * )
   NEW M1 ( 32056 25368 ) VIA12SQ_C
   NEW M2 ( 32056 18376 ) ( * 25368 )
   NEW M2 ( 32056 18376 ) VIA23SQ_C W
   NEW M3 ( 29168 18376 ) ( 32056 * )
   + USE SIGNAL ;
 - dftopt0
   ( U0_UART_RX/U0_strt_chk/strt_glitch_reg QN )
   ( U0_UART_TX/U0_mux/OUT_reg SI )
   + ROUTED M1 ( 42180 24760 ) VIA12SQ_C_1_2
   NEW M2 ( 42240 24760 ) ( * 28560 ) VIA23SQ_C W ( 43456 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
END NETS
END DESIGN
