C:/Efinity/2019.3/bin/efx_map --project DEMO --root top --write-efx-verilog C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/outflow/DEMO.map.v --binary-db C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/DEMO.vdb --device T20F169 --family Trion --syn_options mode=speed --veri_option verilog_mode=verilog_2k,vhdl_mode=vhdl_2008 --work-dir C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/work_syn --output-dir C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/outflow --v C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/top.v,t:verilog_2k --v C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/debug_top.v,t:verilog_2k --I C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop