INFO: [VRFC 10-163] Analyzing VHDL file "/home/davide/git/tb-generator/gen_testbench_no_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
